
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sat Dec  2 11:48:53 2023
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                         
********************************************************************************************************************************************************
                                                                                     Clock   Non-clock                                                  
 Clock                          Period       Waveform       Type                     Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                        20.000       {0 10}         Declared                   234          10  {sys_clk}                                       
   ddrphy_clkin                 10.000       {0 5}          Generated (sys_clk)       5312           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
   ioclk0                       2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                       2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                       2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk               10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
   pix_clk                      12.821       {0 6.41}       Generated (sys_clk)        266           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                      100.000      {0 50}         Generated (sys_clk)        239           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
   clk_25M                      40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                 
   clk_200m                     5.000        {0 2.5}        Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                 
   clk_125m                     8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT4}                 
 cmos1_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                                    
   cmos1_pclk_16bit             23.800       {0 11.9}       Generated (cmos1_pclk)    3073           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 cmos2_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                                    
   cmos2_pclk_16bit             23.800       {0 11.9}       Generated (cmos2_pclk)    2188           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 pix_clk_in                     6.734        {0 3.367}      Declared                 11176           0  {pix_clk_in}                                    
 hdmi_ddr_ov5640_top|rgmii_rxc  1000.000     {0 500}        Declared                  1710           1  {rgmii_rxc}                                     
========================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|rgmii_rxc             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     136.986 MHz         20.000          7.300         12.700
 ddrphy_clkin               100.000 MHz     111.657 MHz         10.000          8.956          1.044
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     346.021 MHz         11.900          2.890          9.010
 cmos2_pclk                  84.034 MHz     351.247 MHz         11.900          2.847          9.053
 cmos1_pclk_16bit            42.017 MHz      71.144 MHz         23.800         14.056          4.872
 cmos2_pclk_16bit            42.017 MHz      56.612 MHz         23.800         17.664          3.068
 pix_clk                     78.000 MHz     119.756 MHz         12.821          8.350          4.470
 cfg_clk                     10.000 MHz     149.165 MHz        100.000          6.704         93.296
 clk_25M                     25.000 MHz     277.085 MHz         40.000          3.609         36.391
 pix_clk_in                 148.500 MHz     126.390 MHz          6.734          7.912         -1.178
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz     129.266 MHz       1000.000          7.736        992.264
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.700       0.000              0            773
 ddrphy_clkin           ddrphy_clkin                 1.044       0.000              0          19694
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.010       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.053       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             4.872       0.000              0          20274
 cmos2_pclk_16bit       cmos2_pclk_16bit             3.068       0.000              0          14151
 pix_clk                pix_clk                      4.470       0.000              0           1576
 cfg_clk                cfg_clk                     93.296       0.000              0           1099
 clk_25M                clk_25M                     36.391       0.000              0             31
 pix_clk_in             pix_clk_in                  -1.178      -6.827             17          14574
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   992.264       0.000              0           5468
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.233       0.000              0            773
 ddrphy_clkin           ddrphy_clkin                 0.201       0.000              0          19694
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.201       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.456       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.168      -1.179             13          20274
 cmos2_pclk_16bit       cmos2_pclk_16bit            -0.063      -0.323             12          14151
 pix_clk                pix_clk                      0.342       0.000              0           1576
 cfg_clk                cfg_clk                      0.341       0.000              0           1099
 clk_25M                clk_25M                      0.428       0.000              0             31
 pix_clk_in             pix_clk_in                   0.173       0.000              0          14574
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.312       0.000              0           5468
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.635       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 4.559       0.000              0           2358
 cmos1_pclk_16bit       cmos1_pclk_16bit             5.806       0.000              0            395
 cmos2_pclk_16bit       cmos2_pclk_16bit             5.805       0.000              0            347
 pix_clk                pix_clk                      8.278       0.000              0             56
 cfg_clk                cfg_clk                     96.625       0.000              0              1
 pix_clk_in             pix_clk_in                   3.295       0.000              0             16
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.737       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.484       0.000              0           2358
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.324       0.000              0            395
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.598       0.000              0            347
 pix_clk                pix_clk                      0.990       0.000              0             56
 cfg_clk                cfg_clk                      1.517       0.000              0              1
 pix_clk_in             pix_clk_in                   0.770       0.000              0             16
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            234
 ddrphy_clkin                                        3.100       0.000              0           5312
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
 cmos2_pclk                                          5.530       0.000              0             41
 cmos1_pclk_16bit                                   10.000       0.000              0           3073
 cmos2_pclk_16bit                                   10.000       0.000              0           2188
 pix_clk                                             4.893       0.000              0            266
 cfg_clk                                            49.102       0.000              0            239
 clk_25M                                            19.580       0.000              0              7
 pix_clk_in                                          2.229       0.000              0          11176
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           1710
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.767       0.000              0            773
 ddrphy_clkin           ddrphy_clkin                 3.568       0.000              0          19694
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.761       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.826       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             6.879       0.000              0          20274
 cmos2_pclk_16bit       cmos2_pclk_16bit             5.701       0.000              0          14151
 pix_clk                pix_clk                      6.831       0.000              0           1576
 cfg_clk                cfg_clk                     95.351       0.000              0           1099
 clk_25M                clk_25M                     37.351       0.000              0             31
 pix_clk_in             pix_clk_in                   0.975       0.000              0          14574
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   994.503       0.000              0           5468
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.260       0.000              0            773
 ddrphy_clkin           ddrphy_clkin                 0.114       0.000              0          19694
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.109       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.259       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.173      -1.920             27          20274
 cmos2_pclk_16bit       cmos2_pclk_16bit            -0.102      -1.016             20          14151
 pix_clk                pix_clk                      0.267       0.000              0           1576
 cfg_clk                cfg_clk                      0.265       0.000              0           1099
 clk_25M                clk_25M                      0.337       0.000              0             31
 pix_clk_in             pix_clk_in                   0.103       0.000              0          14574
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.251       0.000              0           5468
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.202       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.988       0.000              0           2358
 cmos1_pclk_16bit       cmos1_pclk_16bit             7.537       0.000              0            395
 cmos2_pclk_16bit       cmos2_pclk_16bit             7.513       0.000              0            347
 pix_clk                pix_clk                      9.615       0.000              0             56
 cfg_clk                cfg_clk                     97.555       0.000              0              1
 pix_clk_in             pix_clk_in                   4.261       0.000              0             16
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.537       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.281       0.000              0           2358
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.193       0.000              0            395
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.379       0.000              0            347
 pix_clk                pix_clk                      0.680       0.000              0             56
 cfg_clk                cfg_clk                      1.088       0.000              0              1
 pix_clk_in             pix_clk_in                   0.466       0.000              0             16
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            234
 ddrphy_clkin                                        3.480       0.000              0           5312
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cmos1_pclk                                          5.454       0.000              0             41
 cmos2_pclk                                          5.614       0.000              0             41
 cmos1_pclk_16bit                                   10.380       0.000              0           3073
 cmos2_pclk_16bit                                   10.380       0.000              0           2188
 pix_clk                                             5.197       0.000              0            266
 cfg_clk                                            49.282       0.000              0            239
 clk_25M                                            19.664       0.000              0              7
 pix_clk_in                                          2.457       0.000              0          11176
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.480       0.000              0           1710
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         u_DDR3_50H/pll_clkin
 CLMS_34_273/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_34_273/Q0                    tco                   0.287       5.837 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.506       8.343         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.288       8.631 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        2.374      11.005         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_276/Y3                    td                    0.468      11.473 r       _N26616_inv/gateop_perm/Z
                                   net (fanout=8)        0.564      12.037         _N26616          
 CLMA_30_281/COUT                  td                    0.502      12.539 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.539         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18860
                                   td                    0.058      12.597 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.597         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18862
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  12.597         Logic Levels: 3  
                                                                                   Logic: 1.603ns(22.747%), Route: 5.444ns(77.253%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMA_30_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.298      25.514                          
 clock uncertainty                                      -0.050      25.464                          

 Setup time                                             -0.167      25.297                          

 Data required time                                                 25.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.297                          
 Data arrival time                                                  12.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         u_DDR3_50H/pll_clkin
 CLMS_34_273/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_34_273/Q0                    tco                   0.287       5.837 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.506       8.343         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.288       8.631 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        2.374      11.005         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_276/Y3                    td                    0.468      11.473 r       _N26616_inv/gateop_perm/Z
                                   net (fanout=8)        0.564      12.037         _N26616          
 CLMA_30_281/COUT                  td                    0.502      12.539 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.539         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18860
 CLMA_30_285/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.539         Logic Levels: 3  
                                                                                   Logic: 1.545ns(22.106%), Route: 5.444ns(77.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMA_30_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.298      25.514                          
 clock uncertainty                                      -0.050      25.464                          

 Setup time                                             -0.170      25.294                          

 Data required time                                                 25.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.294                          
 Data arrival time                                                  12.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.755                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         u_DDR3_50H/pll_clkin
 CLMS_34_273/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_34_273/Q0                    tco                   0.287       5.837 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.506       8.343         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.288       8.631 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        2.374      11.005         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_276/Y3                    td                    0.468      11.473 r       _N26616_inv/gateop_perm/Z
                                   net (fanout=8)        0.424      11.897         _N26616          
                                   td                    0.477      12.374 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.374         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18858
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.374         Logic Levels: 2  
                                                                                   Logic: 1.520ns(22.274%), Route: 5.304ns(77.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMA_30_281/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.298      25.514                          
 clock uncertainty                                      -0.050      25.464                          

 Setup time                                             -0.150      25.314                          

 Data required time                                                 25.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.314                          
 Data arrival time                                                  12.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.940                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_scaler_height/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl_scaler_height/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.572  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.567
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=168)      1.364       2.567         nt_sys_clk       
 CLMA_302_128/CLK                                                          r       key_ctl_scaler_height/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/CLK

 CLMA_302_128/Q1                   tco                   0.224       2.791 f       key_ctl_scaler_height/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.361       3.152         key_ctl_scaler_height/u_btn_deb/flag [0]
 CLMA_298_136/CE                                                           f       key_ctl_scaler_height/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CE

 Data arrival time                                                   3.152         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.291%), Route: 0.361ns(61.709%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=168)      1.936       3.390         nt_sys_clk       
 CLMA_298_136/CLK                                                          r       key_ctl_scaler_height/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
 clock pessimism                                        -0.251       3.139                          
 clock uncertainty                                       0.000       3.139                          

 Hold time                                              -0.220       2.919                          

 Data required time                                                  2.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.919                          
 Data arrival time                                                   3.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_scaler_width/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl_scaler_width/u_btn_deb/cnt[0][6]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  2.323
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=168)      1.120       2.323         nt_sys_clk       
 CLMA_302_289/CLK                                                          r       key_ctl_scaler_width/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK

 CLMA_302_289/Q0                   tco                   0.222       2.545 f       key_ctl_scaler_width/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       2.632         key_ctl_scaler_width/u_btn_deb/cnt[0] [0]
                                   td                    0.174       2.806 r       key_ctl_scaler_width/u_btn_deb/cnt[0][2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.806         key_ctl_scaler_width/u_btn_deb/_N19005
 CLMA_302_288/COUT                 td                    0.049       2.855 f       key_ctl_scaler_width/u_btn_deb/cnt[0][4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.855         key_ctl_scaler_width/u_btn_deb/_N19007
 CLMA_302_292/CIN                                                          f       key_ctl_scaler_width/u_btn_deb/cnt[0][6]/opit_0_A2Q21/Cin

 Data arrival time                                                   2.855         Logic Levels: 1  
                                                                                   Logic: 0.445ns(83.647%), Route: 0.087ns(16.353%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=168)      1.621       3.075         nt_sys_clk       
 CLMA_302_292/CLK                                                          r       key_ctl_scaler_width/u_btn_deb/cnt[0][6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.387       2.688                          
 clock uncertainty                                       0.000       2.688                          

 Hold time                                              -0.082       2.606                          

 Data required time                                                  2.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.606                          
 Data arrival time                                                   2.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_saturation/u_btn_deb/cnt[0][8]/opit_0_A2Q21/CLK
Endpoint    : key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.398
  Launch Clock Delay      :  2.453
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=168)      1.250       2.453         nt_sys_clk       
 CLMA_302_133/CLK                                                          r       key_ctl_saturation/u_btn_deb/cnt[0][8]/opit_0_A2Q21/CLK

 CLMA_302_133/Q3                   tco                   0.221       2.674 f       key_ctl_saturation/u_btn_deb/cnt[0][8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.437       3.111         key_ctl_saturation/u_btn_deb/cnt[0] [8]
 CLMA_302_133/COUT                 td                    0.238       3.349 f       key_ctl_saturation/u_btn_deb/cnt[0][8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.349         key_ctl_saturation/u_btn_deb/_N19380
 CLMA_302_137/CIN                                                          f       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.349         Logic Levels: 1  
                                                                                   Logic: 0.459ns(51.228%), Route: 0.437ns(48.772%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=168)      1.944       3.398         nt_sys_clk       
 CLMA_302_137/CLK                                                          r       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.251       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Hold time                                              -0.082       3.065                          

 Data required time                                                  3.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.065                          
 Data arrival time                                                   3.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[88]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.585      10.954         ntclkbufg_1      
 CLMS_38_173/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/CLK

 CLMS_38_173/Q3                    tco                   0.286      11.240 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/Q
                                   net (fanout=18)       1.131      12.371         axi_wready       
 CLMS_46_229/Y2                    td                    0.196      12.567 f       fram_buf/wr_buf/wr_cell3/N134/gateop_perm/Z
                                   net (fanout=258)      2.850      15.417         fram_buf/wr_buf/wr_cell3/N134
 CLMS_150_281/Y0                   td                    0.493      15.910 f       fram_buf/wr_buf/N42_19[24]/gateop_perm/Z
                                   net (fanout=1)        0.978      16.888         fram_buf/wr_buf/_N42656
 CLMS_134_321/Y0                   td                    0.196      17.084 f       fram_buf/wr_buf/N42_20[24]/gateop_perm/Z
                                   net (fanout=1)        1.777      18.861         fram_buf/wr_buf/_N42912
 CLMA_30_320/Y0                    td                    0.210      19.071 r       fram_buf/wr_buf/N42_21[24]/gateop_perm/Z
                                   net (fanout=2)        0.436      19.507         axi_wdata[24]    
 CLMA_30_308/D4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[88]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.507         Logic Levels: 4  
                                                                                   Logic: 1.381ns(16.146%), Route: 7.172ns(83.854%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.652      20.507         ntclkbufg_1      
 CLMA_30_308/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[88]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Setup time                                             -0.120      20.551                          

 Data required time                                                 20.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.551                          
 Data arrival time                                                  19.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[216]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.585      10.954         ntclkbufg_1      
 CLMS_38_173/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/CLK

 CLMS_38_173/Q3                    tco                   0.286      11.240 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/Q
                                   net (fanout=18)       1.131      12.371         axi_wready       
 CLMS_46_229/Y2                    td                    0.196      12.567 f       fram_buf/wr_buf/wr_cell3/N134/gateop_perm/Z
                                   net (fanout=258)      2.850      15.417         fram_buf/wr_buf/wr_cell3/N134
 CLMS_150_281/Y0                   td                    0.493      15.910 f       fram_buf/wr_buf/N42_19[24]/gateop_perm/Z
                                   net (fanout=1)        0.978      16.888         fram_buf/wr_buf/_N42656
 CLMS_134_321/Y0                   td                    0.196      17.084 f       fram_buf/wr_buf/N42_20[24]/gateop_perm/Z
                                   net (fanout=1)        1.777      18.861         fram_buf/wr_buf/_N42912
 CLMA_30_320/Y0                    td                    0.210      19.071 r       fram_buf/wr_buf/N42_21[24]/gateop_perm/Z
                                   net (fanout=2)        0.266      19.337         axi_wdata[24]    
 CLMA_30_325/D4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[216]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.337         Logic Levels: 4  
                                                                                   Logic: 1.381ns(16.474%), Route: 7.002ns(83.526%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.652      20.507         ntclkbufg_1      
 CLMA_30_325/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[216]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Setup time                                             -0.120      20.551                          

 Data required time                                                 20.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.551                          
 Data arrival time                                                  19.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[217]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.585      10.954         ntclkbufg_1      
 CLMS_38_173/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/CLK

 CLMS_38_173/Q3                    tco                   0.286      11.240 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/Q
                                   net (fanout=18)       1.131      12.371         axi_wready       
 CLMS_46_229/Y2                    td                    0.196      12.567 f       fram_buf/wr_buf/wr_cell3/N134/gateop_perm/Z
                                   net (fanout=258)      2.710      15.277         fram_buf/wr_buf/wr_cell3/N134
 CLMA_154_280/Y1                   td                    0.290      15.567 f       fram_buf/wr_buf/N42_19[25]/gateop_perm/Z
                                   net (fanout=1)        0.914      16.481         fram_buf/wr_buf/_N42657
 CLMS_150_325/Y0                   td                    0.196      16.677 f       fram_buf/wr_buf/N42_20[25]/gateop_perm/Z
                                   net (fanout=1)        1.475      18.152         fram_buf/wr_buf/_N42913
 CLMA_70_324/Y0                    td                    0.210      18.362 r       fram_buf/wr_buf/N42_21[25]/gateop_perm/Z
                                   net (fanout=2)        0.923      19.285         axi_wdata[25]    
 CLMA_30_321/A4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[217]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.285         Logic Levels: 4  
                                                                                   Logic: 1.178ns(14.140%), Route: 7.153ns(85.860%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.652      20.507         ntclkbufg_1      
 CLMA_30_321/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[217]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Setup time                                             -0.121      20.550                          

 Data required time                                                 20.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.550                          
 Data arrival time                                                  19.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[187]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.507
  Clock Pessimism Removal :  -0.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.652      10.507         ntclkbufg_1      
 CLMA_58_276/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[187]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_276/Q1                    tco                   0.224      10.731 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[187]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084      10.815         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [187]
 CLMA_58_276/C0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.815         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.708      11.077         ntclkbufg_1      
 CLMA_58_276/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.570      10.507                          
 clock uncertainty                                       0.200      10.707                          

 Hold time                                              -0.093      10.614                          

 Data required time                                                 10.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.614                          
 Data arrival time                                                  10.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[49]/opit_0_inv_MUX8TO1Q/I4
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.972
  Launch Clock Delay      :  10.403
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.548      10.403         ntclkbufg_1      
 CLMA_30_77/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/CLK

 CLMA_30_77/Q0                     tco                   0.222      10.625 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/Q
                                   net (fanout=1)        0.084      10.709         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [9]
 CLMA_30_76/BD                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[49]/opit_0_inv_MUX8TO1Q/I4

 Data arrival time                                                  10.709         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.603      10.972         ntclkbufg_1      
 CLMA_30_76/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[49]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                        -0.539      10.433                          
 clock uncertainty                                       0.200      10.633                          

 Hold time                                              -0.139      10.494                          

 Data required time                                                 10.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.494                          
 Data arrival time                                                  10.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.531      10.386         ntclkbufg_1      
 CLMS_46_125/CLK                                                           r       fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/CLK

 CLMS_46_125/Q0                    tco                   0.222      10.608 f       fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/Q0
                                   net (fanout=7)        0.089      10.697         fram_buf/rotate_buf/y_cnt [9]
 CLMS_46_125/A1                                                            f       fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/I01

 Data arrival time                                                  10.697         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.585      10.954         ntclkbufg_1      
 CLMS_46_125/CLK                                                           r       fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.121      10.465                          

 Data required time                                                 10.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.465                          
 Data arrival time                                                  10.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_282_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_282_8/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.777       6.587         cmos1_href_d0    
 CLMA_294_32/Y2                    td                    0.341       6.928 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.580       7.508         cmos1_8_16bit/N11
 CLMA_302_12/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   7.508         Logic Levels: 1  
                                                                                   Logic: 0.630ns(31.706%), Route: 1.357ns(68.294%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N291            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_302_12/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.010                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_282_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_282_8/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.777       6.587         cmos1_href_d0    
 CLMA_294_32/Y2                    td                    0.341       6.928 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.580       7.508         cmos1_8_16bit/N11
 CLMA_302_12/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   7.508         Logic Levels: 1  
                                                                                   Logic: 0.630ns(31.706%), Route: 1.357ns(68.294%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N291            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_302_12/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.010                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_282_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_282_8/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.777       6.587         cmos1_href_d0    
 CLMA_294_32/Y2                    td                    0.341       6.928 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.580       7.508         cmos1_8_16bit/N11
 CLMA_302_12/CE                                                            f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   7.508         Logic Levels: 1  
                                                                                   Logic: 0.630ns(31.706%), Route: 1.357ns(68.294%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N291            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_302_12/CLK                                                           r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.010                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_6      
 CLMA_282_52/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_282_52/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.495         cmos1_8_16bit/de_out1
 CLMA_282_52/A0                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_282_52/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.094       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/enble/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_6      
 CLMA_30_241/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK

 CLMA_30_241/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/enble/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.496         cmos1_8_16bit/enble
 CLMA_30_241/A0                                                            f       cmos1_8_16bit/enble/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.496         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_30_241/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.094       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   5.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[5]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_6      
 CLMS_290_25/CLK                                                           r       cmos1_d_d0[5]/opit_0/CLK

 CLMS_290_25/Q0                    tco                   0.226       5.414 r       cmos1_d_d0[5]/opit_0/Q
                                   net (fanout=2)        0.212       5.626         cmos1_d_d0[5]    
 CLMS_294_29/M0                                                            r       cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/D

 Data arrival time                                                   5.626         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMS_294_29/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.297       5.224                          
 clock uncertainty                                       0.200       5.424                          

 Hold time                                              -0.014       5.410                          

 Data required time                                                  5.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.410                          
 Data arrival time                                                   5.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.556
  Launch Clock Delay      :  6.217
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.172       4.623         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.623 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.594       6.217         ntclkbufg_7      
 CLMA_58_12/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_58_12/Q0                     tco                   0.289       6.506 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.779       7.285         cmos2_href_d0    
 CLMA_70_20/Y2                     td                    0.196       7.481 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.671       8.152         cmos2_8_16bit/N11
 CLMA_90_41/CE                                                             f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   8.152         Logic Levels: 1  
                                                                                   Logic: 0.485ns(25.065%), Route: 1.450ns(74.935%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.825      15.925         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.925 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.456         ntclkbufg_7      
 CLMA_90_41/CLK                                                            r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.072                          
 clock uncertainty                                      -0.250      17.822                          

 Setup time                                             -0.617      17.205                          

 Data required time                                                 17.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.205                          
 Data arrival time                                                   8.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.053                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.556
  Launch Clock Delay      :  6.217
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.172       4.623         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.623 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.594       6.217         ntclkbufg_7      
 CLMA_58_12/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_58_12/Q0                     tco                   0.289       6.506 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.779       7.285         cmos2_href_d0    
 CLMA_70_20/Y2                     td                    0.196       7.481 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.671       8.152         cmos2_8_16bit/N11
 CLMA_90_41/CE                                                             f       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CE

 Data arrival time                                                   8.152         Logic Levels: 1  
                                                                                   Logic: 0.485ns(25.065%), Route: 1.450ns(74.935%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.825      15.925         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.925 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.456         ntclkbufg_7      
 CLMA_90_41/CLK                                                            r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.072                          
 clock uncertainty                                      -0.250      17.822                          

 Setup time                                             -0.617      17.205                          

 Data required time                                                 17.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.205                          
 Data arrival time                                                   8.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.053                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[11]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.556
  Launch Clock Delay      :  6.217
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.172       4.623         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.623 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.594       6.217         ntclkbufg_7      
 CLMA_58_12/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_58_12/Q0                     tco                   0.289       6.506 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.779       7.285         cmos2_href_d0    
 CLMA_70_20/Y2                     td                    0.196       7.481 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.671       8.152         cmos2_8_16bit/N11
 CLMA_90_41/CE                                                             f       cmos2_8_16bit/pdata_out1[11]/opit_0_inv/CE

 Data arrival time                                                   8.152         Logic Levels: 1  
                                                                                   Logic: 0.485ns(25.065%), Route: 1.450ns(74.935%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.825      15.925         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.925 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.456         ntclkbufg_7      
 CLMA_90_41/CLK                                                            r       cmos2_8_16bit/pdata_out1[11]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.072                          
 clock uncertainty                                      -0.250      17.822                          

 Setup time                                             -0.617      17.205                          

 Data required time                                                 17.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.205                          
 Data arrival time                                                   8.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.053                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[4]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.220
  Launch Clock Delay      :  5.565
  Clock Pessimism Removal :  -0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.825       4.025         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.025 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.540       5.565         ntclkbufg_7      
 CLMA_58_12/CLK                                                            r       cmos2_d_d0[4]/opit_0/CLK

 CLMA_58_12/Q1                     tco                   0.229       5.794 r       cmos2_d_d0[4]/opit_0/Q
                                   net (fanout=2)        0.452       6.246         cmos2_d_d0[4]    
 CLMA_62_20/M0                                                             r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/D

 Data arrival time                                                   6.246         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.627%), Route: 0.452ns(66.373%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.172       4.623         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.623 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.597       6.220         ntclkbufg_7      
 CLMA_62_20/CLK                                                            r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                        -0.616       5.604                          
 clock uncertainty                                       0.200       5.804                          

 Hold time                                              -0.014       5.790                          

 Data required time                                                  5.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.790                          
 Data arrival time                                                   6.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.456                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[6]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.250
  Launch Clock Delay      :  5.588
  Clock Pessimism Removal :  -0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.825       4.025         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.025 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.563       5.588         ntclkbufg_7      
 CLMA_74_40/CLK                                                            r       cmos2_d_d0[6]/opit_0/CLK

 CLMA_74_40/Q0                     tco                   0.226       5.814 r       cmos2_d_d0[6]/opit_0/Q
                                   net (fanout=2)        0.477       6.291         cmos2_d_d0[6]    
 CLMA_78_48/M1                                                             r       cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/D

 Data arrival time                                                   6.291         Logic Levels: 0  
                                                                                   Logic: 0.226ns(32.148%), Route: 0.477ns(67.852%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.172       4.623         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.623 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.627       6.250         ntclkbufg_7      
 CLMA_78_48/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
 clock pessimism                                        -0.616       5.634                          
 clock uncertainty                                       0.200       5.834                          

 Hold time                                              -0.014       5.820                          

 Data required time                                                  5.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.820                          
 Data arrival time                                                   6.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.471                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[2]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[2]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.262
  Launch Clock Delay      :  5.556
  Clock Pessimism Removal :  -0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.825       4.025         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.025 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.556         ntclkbufg_7      
 CLMA_90_33/CLK                                                            r       cmos2_d_d0[2]/opit_0/CLK

 CLMA_90_33/Q3                     tco                   0.221       5.777 f       cmos2_d_d0[2]/opit_0/Q
                                   net (fanout=2)        0.516       6.293         cmos2_d_d0[2]    
 CLMA_78_32/M2                                                             f       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/D

 Data arrival time                                                   6.293         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.986%), Route: 0.516ns(70.014%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.172       4.623         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.623 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.639       6.262         ntclkbufg_7      
 CLMA_78_32/CLK                                                            r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                        -0.616       5.646                          
 clock uncertainty                                       0.200       5.846                          

 Hold time                                              -0.024       5.822                          

 Data required time                                                  5.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.822                          
 Data arrival time                                                   6.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.471                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N291            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.610      18.036         ntclkbufg_2      
 CLMA_262_228/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_262_228/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       0.807      19.161         cmos1_mix/saturation_de
 CLMS_242_253/Y1                   td                    0.290      19.451 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N7/gateop_perm/Z
                                   net (fanout=25)       1.988      21.439         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en2
 CLMA_202_284/COUT                 td                    0.502      21.941 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.941         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11712
 CLMA_202_288/Y0                   td                    0.269      22.210 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.550      22.760         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [5]
 CLMS_198_285/Y2                   td                    0.210      22.970 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.715      23.685         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [5]
 CLMA_198_288/COUT                 td                    0.502      24.187 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.187         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_198_292/Y0                   td                    0.159      24.346 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.119      24.465         _N288            
 CLMA_198_292/C2                                                           r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L2

 Data arrival time                                                  24.465         Logic Levels: 6  
                                                                                   Logic: 2.250ns(34.998%), Route: 4.179ns(65.002%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N291            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.652      29.485         ntclkbufg_2      
 CLMA_198_292/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.493      29.978                          
 clock uncertainty                                      -0.250      29.728                          

 Setup time                                             -0.391      29.337                          

 Data required time                                                 29.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.337                          
 Data arrival time                                                  24.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.872                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N291            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.610      18.036         ntclkbufg_2      
 CLMA_262_228/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_262_228/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       0.807      19.161         cmos1_mix/saturation_de
 CLMS_242_253/Y3                   td                    0.210      19.371 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.333      20.704         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                   td                    0.477      21.181 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.181         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13172
 CLMA_282_232/COUT                 td                    0.058      21.239 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.239         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13174
                                   td                    0.058      21.297 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.297         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13176
 CLMA_282_236/Y2                   td                    0.271      21.568 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.400      21.968         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [7]
 CLMA_286_237/Y3                   td                    0.303      22.271 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[7]/gateop_perm/Z
                                   net (fanout=1)        0.818      23.089         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_290_236/COUT                 td                    0.515      23.604 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.604         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_290_240/Y0                   td                    0.159      23.763 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.256      24.019         _N287            
 CLMA_290_240/D0                                                           r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                  24.019         Logic Levels: 6  
                                                                                   Logic: 2.369ns(39.596%), Route: 3.614ns(60.404%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N291            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.531      29.364         ntclkbufg_2      
 CLMA_290_240/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.509      29.873                          
 clock uncertainty                                      -0.250      29.623                          

 Setup time                                             -0.197      29.426                          

 Data required time                                                 29.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.426                          
 Data arrival time                                                  24.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.407                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/I13
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N291            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.610      18.036         ntclkbufg_2      
 CLMA_262_228/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_262_228/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       1.340      19.694         cmos1_mix/saturation_de
 CLMA_230_253/Y3                   td                    0.197      19.891 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_1/opit_0_L5Q_perm/Z
                                   net (fanout=12)       1.123      21.014         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_flag
                                   td                    0.474      21.488 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.488         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N9892
 CLMA_210_284/COUT                 td                    0.058      21.546 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.546         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N9894
                                   td                    0.058      21.604 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.604         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N9896
 CLMA_210_288/COUT                 td                    0.058      21.662 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.662         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N9898
 CLMA_210_292/Y1                   td                    0.498      22.160 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=2)        0.124      22.284         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [10]
 CLMA_210_292/Y3                   td                    0.303      22.587 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[10]/gateop_perm/Z
                                   net (fanout=1)        1.297      23.884         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [10]
 CLMA_198_292/B3                                                           r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  23.884         Logic Levels: 5  
                                                                                   Logic: 1.964ns(33.584%), Route: 3.884ns(66.416%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N291            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.652      29.485         ntclkbufg_2      
 CLMA_198_292/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.493      29.978                          
 clock uncertainty                                      -0.250      29.728                          

 Setup time                                             -0.377      29.351                          

 Data required time                                                 29.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.351                          
 Data arrival time                                                  23.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.467                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_20_0/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N291            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.531       5.564         ntclkbufg_2      
 CLMA_266_84/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_266_84/Q0                    tco                   0.222       5.786 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.226       6.012         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_270_81/CE                                                            f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_20_0/ram32x1dp/WADM4

 Data arrival time                                                   6.012         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.554%), Route: 0.226ns(50.446%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N291            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.585       5.999         ntclkbufg_2      
 CLMS_270_81/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_20_0/ram32x1dp/WCLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                               0.380       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.012                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.168                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_2/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N291            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.531       5.564         ntclkbufg_2      
 CLMA_266_224/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_224/Q3                   tco                   0.221       5.785 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.232       6.017         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_262_225/CE                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_2/ram32x1dp/WADM4

 Data arrival time                                                   6.017         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.786%), Route: 0.232ns(51.214%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N291            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.585       5.999         ntclkbufg_2      
 CLMS_262_225/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_2/ram32x1dp/WCLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                               0.380       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.163                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_4/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N291            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.531       5.564         ntclkbufg_2      
 CLMA_266_224/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_224/Q3                   tco                   0.221       5.785 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.232       6.017         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_262_225/CE                                                           f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_4/ram32x1dp/WADM4

 Data arrival time                                                   6.017         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.786%), Route: 0.232ns(51.214%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N291            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.585       5.999         ntclkbufg_2      
 CLMS_262_225/CLK                                                          r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_4/ram32x1dp/WCLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                               0.380       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.163                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.307
  Launch Clock Delay      :  12.067
  Clock Pessimism Removal :  1.681

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.356      19.821         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.169 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.169         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.169 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.357         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.357 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.610      23.967         ntclkbufg_3      
 CLMS_102_197/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMS_102_197/Q0                   tco                   0.287      24.254 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       2.633      26.887         cmos2_mix/saturation_de
 CLMS_190_25/Y2                    td                    0.210      27.097 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=23)       1.101      28.198         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
 CLMA_250_37/Y6AB                  td                    0.145      28.343 r       CLKROUTE_7/Z     
                                   net (fanout=2)        0.682      29.025         ntR4948          
                                   td                    0.477      29.502 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      29.502         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13313
 CLMA_242_36/Y3                    td                    0.501      30.003 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.496      30.499         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [4]
 CLMS_226_41/Y2                    td                    0.478      30.977 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[4]/gateop_perm/Z
                                   net (fanout=1)        0.736      31.713         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [4]
 CLMA_230_41/COUT                  td                    0.220      31.933 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.933         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_230_45/Y0                    td                    0.159      32.092 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.257      32.349         _N16             
 CLMA_230_44/A4                                                            r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  32.349         Logic Levels: 6  
                                                                                   Logic: 2.477ns(29.551%), Route: 5.905ns(70.449%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175      30.175         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.424 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.424         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.424 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.576         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.576 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.531      34.107         ntclkbufg_3      
 CLMA_230_44/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.681      35.788                          
 clock uncertainty                                      -0.250      35.538                          

 Setup time                                             -0.121      35.417                          

 Data required time                                                 35.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.417                          
 Data arrival time                                                  32.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.068                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.307
  Launch Clock Delay      :  12.067
  Clock Pessimism Removal :  1.681

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.356      19.821         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.169 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.169         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.169 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.357         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.357 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.610      23.967         ntclkbufg_3      
 CLMS_102_197/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMS_102_197/Q0                   tco                   0.287      24.254 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       2.633      26.887         cmos2_mix/saturation_de
 CLMS_190_25/Y2                    td                    0.210      27.097 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=23)       1.101      28.198         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
 CLMA_250_37/Y6AB                  td                    0.145      28.343 r       CLKROUTE_7/Z     
                                   net (fanout=2)        0.682      29.025         ntR4948          
                                   td                    0.477      29.502 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      29.502         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13313
 CLMA_242_36/Y3                    td                    0.501      30.003 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.496      30.499         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [4]
 CLMS_226_41/Y2                    td                    0.478      30.977 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[4]/gateop_perm/Z
                                   net (fanout=1)        0.736      31.713         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [4]
 CLMA_230_41/COUT                  td                    0.207      31.920 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.920         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_230_45/CIN                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  31.920         Logic Levels: 5  
                                                                                   Logic: 2.305ns(28.983%), Route: 5.648ns(71.017%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175      30.175         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.424 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.424         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.424 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.576         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.576 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.531      34.107         ntclkbufg_3      
 CLMA_230_45/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.681      35.788                          
 clock uncertainty                                      -0.250      35.538                          

 Setup time                                             -0.068      35.470                          

 Data required time                                                 35.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.470                          
 Data arrival time                                                  31.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.550                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.307
  Launch Clock Delay      :  12.067
  Clock Pessimism Removal :  1.681

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.356      19.821         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.169 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.169         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.169 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.357         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.357 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.610      23.967         ntclkbufg_3      
 CLMS_102_197/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMS_102_197/Q0                   tco                   0.287      24.254 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       2.633      26.887         cmos2_mix/saturation_de
 CLMS_190_25/Y2                    td                    0.210      27.097 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=23)       1.511      28.608         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                   td                    0.477      29.085 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      29.085         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16632
 CLMA_130_20/COUT                  td                    0.058      29.143 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      29.143         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16634
 CLMA_130_24/Y0                    td                    0.269      29.412 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.266      29.678         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [5]
 CLMA_126_25/Y3                    td                    0.468      30.146 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[5]/gateop_perm/Z
                                   net (fanout=1)        0.559      30.705         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [5]
 CLMA_130_32/COUT                  td                    0.511      31.216 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.216         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_130_36/Y0                    td                    0.159      31.375 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.401      31.776         _N14             
 CLMA_126_37/A4                                                            r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  31.776         Logic Levels: 6  
                                                                                   Logic: 2.439ns(31.233%), Route: 5.370ns(68.767%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175      30.175         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.424 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.424         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.424 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.576         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.576 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.531      34.107         ntclkbufg_3      
 CLMA_126_37/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.681      35.788                          
 clock uncertainty                                      -0.250      35.538                          

 Setup time                                             -0.121      35.417                          

 Data required time                                                 35.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.417                          
 Data arrival time                                                  31.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.641                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_30_4/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.693
  Launch Clock Delay      :  10.428
  Clock Pessimism Removal :  -1.229

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175       6.375         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.624 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.624         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.624 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.776         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.652      10.428         ntclkbufg_3      
 CLMA_102_256/CLK                                                          r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_102_256/Q3                   tco                   0.221      10.649 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=354)      0.332      10.981         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_98_253/CE                                                            f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_30_4/ram32x1dp/WADM4

 Data arrival time                                                  10.981         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.964%), Route: 0.332ns(60.036%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.995       7.446         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.794 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.794         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.794 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.985         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.985 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.708      11.693         ntclkbufg_3      
 CLMS_98_253/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_30_4/ram32x1dp/WCLK
 clock pessimism                                        -1.229      10.464                          
 clock uncertainty                                       0.200      10.664                          

 Hold time                                               0.380      11.044                          

 Data required time                                                 11.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.044                          
 Data arrival time                                                  10.981                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.063                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_0/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.570
  Launch Clock Delay      :  10.307
  Clock Pessimism Removal :  -1.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175       6.375         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.624 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.624         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.624 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.776         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.531      10.307         ntclkbufg_3      
 CLMA_214_44/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_214_44/Q3                    tco                   0.221      10.528 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=162)      0.347      10.875         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_214_45/CE                                                            f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_0/ram32x1dp/WADM4

 Data arrival time                                                  10.875         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.908%), Route: 0.347ns(61.092%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.995       7.446         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.794 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.794         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.794 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.985         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.985 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.585      11.570         ntclkbufg_3      
 CLMS_214_45/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_0/ram32x1dp/WCLK
 clock pessimism                                        -1.234      10.336                          
 clock uncertainty                                       0.200      10.536                          

 Hold time                                               0.380      10.916                          

 Data required time                                                 10.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.916                          
 Data arrival time                                                  10.875                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.041                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_2/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.570
  Launch Clock Delay      :  10.307
  Clock Pessimism Removal :  -1.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175       6.375         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.624 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.624         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.624 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.776         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.531      10.307         ntclkbufg_3      
 CLMA_214_44/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_214_44/Q3                    tco                   0.221      10.528 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=162)      0.347      10.875         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_214_45/CE                                                            f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_2/ram32x1dp/WADM4

 Data arrival time                                                  10.875         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.908%), Route: 0.347ns(61.092%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.995       7.446         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.794 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.794         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.794 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.985         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.985 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.585      11.570         ntclkbufg_3      
 CLMS_214_45/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_2/ram32x1dp/WCLK
 clock pessimism                                        -1.234      10.336                          
 clock uncertainty                                       0.200      10.536                          

 Hold time                                               0.380      10.916                          

 Data required time                                                 10.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.916                          
 Data arrival time                                                  10.875                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.041                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[12]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.991
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.615       4.991         ntclkbufg_4      
 DRM_54_4/CLKB[0]                                                          r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_54_4/QB0[0]                   tco                   2.307       7.298 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        2.407       9.705         fram_buf/rd_buf/rotate_cell/rd_data1 [12]
 CLMA_230_13/Y1                    td                    0.212       9.917 r       fram_buf/rd_buf/rotate_cell/N150_5[12]/gateop_perm/Z
                                   net (fanout=1)        1.692      11.609         fram_buf/rd_buf/rd_data4 [12]
 CLMA_230_120/Y2                   td                    0.210      11.819 r       fram_buf/rd_buf/N32_8[12]/gateop_perm/Z
                                   net (fanout=1)        0.475      12.294         fram_buf/rd_buf/_N41296
 CLMA_242_120/Y1                   td                    0.212      12.506 r       fram_buf/rd_buf/N32_9[12]/gateop_perm/Z
                                   net (fanout=1)        0.404      12.910         fram_buf/rd_buf/_N41362
 CLMA_242_124/D0                                                           r       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.910         Logic Levels: 3  
                                                                                   Logic: 2.941ns(37.139%), Route: 4.978ns(62.861%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 CLMA_242_124/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Setup time                                             -0.197      17.380                          

 Data required time                                                 17.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.380                          
 Data arrival time                                                  12.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.470                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.648       5.024         ntclkbufg_4      
 DRM_82_24/CLKB[0]                                                         r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_82_24/QB0[0]                  tco                   2.307       7.331 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        2.782      10.113         fram_buf/rd_buf/rotate_cell/rd_data1 [10]
 CLMA_230_93/Y3                    td                    0.210      10.323 r       fram_buf/rd_buf/rotate_cell/N150_5[10]/gateop_perm/Z
                                   net (fanout=1)        0.405      10.728         fram_buf/rd_buf/rd_data4 [10]
 CLMS_226_97/Y1                    td                    0.212      10.940 r       fram_buf/rd_buf/N32_8[10]/gateop_perm/Z
                                   net (fanout=1)        0.771      11.711         fram_buf/rd_buf/_N41294
 CLMA_230_121/Y1                   td                    0.212      11.923 r       fram_buf/rd_buf/N32_9[10]/gateop_perm/Z
                                   net (fanout=1)        0.956      12.879         fram_buf/rd_buf/_N41360
 CLMA_274_116/B0                                                           r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.879         Logic Levels: 3  
                                                                                   Logic: 2.941ns(37.441%), Route: 4.914ns(62.559%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 CLMA_274_116/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Setup time                                             -0.198      17.379                          

 Data required time                                                 17.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.379                          
 Data arrival time                                                  12.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.500                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[4]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.982
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.606       4.982         ntclkbufg_4      
 DRM_26_4/CLKB[0]                                                          r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_4/QB0[0]                   tco                   2.307       7.289 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        2.326       9.615         fram_buf/rd_buf/rotate_cell/rd_data1 [4]
 CLMS_170_33/Y2                    td                    0.295       9.910 f       fram_buf/rd_buf/rotate_cell/N150_5[4]/gateop_perm/Z
                                   net (fanout=1)        0.818      10.728         fram_buf/rd_buf/rd_data4 [4]
 CLMA_174_76/Y3                    td                    0.287      11.015 r       fram_buf/rd_buf/N32_8[4]/gateop_perm/Z
                                   net (fanout=1)        0.265      11.280         fram_buf/rd_buf/_N41288
 CLMS_174_73/Y3                    td                    0.465      11.745 f       fram_buf/rd_buf/N32_9[4]/gateop_perm/Z
                                   net (fanout=1)        0.921      12.666         fram_buf/rd_buf/_N41354
 CLMS_174_117/C0                                                           f       fram_buf/rd_buf/genblk1.read_data[4]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.666         Logic Levels: 3  
                                                                                   Logic: 3.354ns(43.649%), Route: 4.330ns(56.351%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 CLMS_174_117/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Setup time                                             -0.200      17.377                          

 Data required time                                                 17.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.377                          
 Data arrival time                                                  12.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.711                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_70_108/CLK                                                           r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_70_108/Q3                    tco                   0.221       4.838 f       sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.087       4.925         sync_vg/h_count [0]
 CLMA_70_108/D4                                                            f       sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_70_108/CLK                                                           r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_90_109/CLK                                                           r       fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/CLK

 CLMA_90_109/Q3                    tco                   0.221       4.838 f       fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/Q
                                   net (fanout=36)       0.092       4.930         fram_buf/rd_buf/rotate_cell/rd_en_buf2
 CLMA_90_109/D4                                                            f       fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.930         Logic Levels: 0  
                                                                                   Logic: 0.221ns(70.607%), Route: 0.092ns(29.393%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_90_109/CLK                                                           r       fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_cnt_buf2/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_addr2[2]/opit_0_L5Q_perm/L0
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_90_109/CLK                                                           r       fram_buf/rd_buf/rotate_cell/rd_cnt_buf2/opit_0_L5Q_perm/CLK

 CLMA_90_109/Q1                    tco                   0.224       4.841 f       fram_buf/rd_buf/rotate_cell/rd_cnt_buf2/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       4.929         fram_buf/rd_buf/rotate_cell/rd_cnt_buf2
 CLMA_90_108/C0                                                            f       fram_buf/rd_buf/rotate_cell/rd_addr2[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.929         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_90_108/CLK                                                           r       fram_buf/rd_buf/rotate_cell/rd_addr2[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.093       4.553                          

 Data required time                                                  4.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.553                          
 Data arrival time                                                   4.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_298_172/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_172/Q2                   tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.310       5.555         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_290_173/Y2                   td                    0.487       6.042 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.397       6.439         ms72xx_ctl/ms7200_ctl/_N94618
 CLMS_290_169/Y1                   td                    0.212       6.651 r       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.602       7.253         ms72xx_ctl/ms7200_ctl/_N94747
 CLMS_294_181/Y2                   td                    0.210       7.463 r       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.990       8.453         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_169/Y1                   td                    0.468       8.921 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.665       9.586         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_176/Y0                   td                    0.210       9.796 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.764      10.560         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_310_192/CECO                 td                    0.184      10.744 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.744         ntR2617          
 CLMA_310_196/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.744         Logic Levels: 6  
                                                                                   Logic: 2.061ns(35.602%), Route: 3.728ns(64.398%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N293            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMA_310_196/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                  10.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.296                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_298_172/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_172/Q2                   tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.310       5.555         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_290_173/Y2                   td                    0.487       6.042 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.397       6.439         ms72xx_ctl/ms7200_ctl/_N94618
 CLMS_290_169/Y1                   td                    0.212       6.651 r       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.602       7.253         ms72xx_ctl/ms7200_ctl/_N94747
 CLMS_294_181/Y2                   td                    0.210       7.463 r       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.990       8.453         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_169/Y1                   td                    0.468       8.921 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.665       9.586         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_176/Y0                   td                    0.210       9.796 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.764      10.560         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_310_192/CECO                 td                    0.184      10.744 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.744         ntR2617          
 CLMA_310_196/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.744         Logic Levels: 6  
                                                                                   Logic: 2.061ns(35.602%), Route: 3.728ns(64.398%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N293            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMA_310_196/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                  10.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.296                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_298_172/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_172/Q2                   tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.310       5.555         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_290_173/Y2                   td                    0.487       6.042 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.397       6.439         ms72xx_ctl/ms7200_ctl/_N94618
 CLMS_290_169/Y1                   td                    0.212       6.651 r       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.602       7.253         ms72xx_ctl/ms7200_ctl/_N94747
 CLMS_294_181/Y2                   td                    0.210       7.463 r       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.990       8.453         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_169/Y1                   td                    0.468       8.921 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.665       9.586         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_176/Y0                   td                    0.210       9.796 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.764      10.560         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_310_192/CECO                 td                    0.184      10.744 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.744         ntR2617          
 CLMA_310_196/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.744         Logic Levels: 6  
                                                                                   Logic: 2.061ns(35.602%), Route: 3.728ns(64.398%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N293            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMA_310_196/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                  10.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.296                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMA_310_172/CLK                                                          r       ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_172/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       4.920         ms72xx_ctl/iic_dri_rx/state_reg [0]
 CLMA_310_172/D4                                                           f       ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_310_172/CLK                                                          r       ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMS_314_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_314_153/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.086       4.920         ms72xx_ctl/iic_dri_tx/twr_cnt [3]
 CLMS_314_153/D4                                                           f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMS_314_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/trans_byte[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/trans_byte[3]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMA_302_152/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[3]/opit_0_L5Q_perm/CLK

 CLMA_302_152/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/trans_byte[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.088       4.922         ms72xx_ctl/iic_dri_tx/trans_byte [3]
 CLMA_302_152/D4                                                           f       ms72xx_ctl/iic_dri_tx/trans_byte[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_302_152/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.290       5.247 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.419       5.666         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y1                    td                    0.468       6.134 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.265       6.399         coms1_reg_config/_N1928
 CLMS_218_17/Y3                    td                    0.468       6.867 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.728       7.595         coms1_reg_config/N8
                                   td                    0.477       8.072 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.072         coms1_reg_config/_N16643
 CLMA_222_12/COUT                  td                    0.058       8.130 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.130         coms1_reg_config/_N16645
                                   td                    0.058       8.188 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.188         coms1_reg_config/_N16647
 CLMA_222_16/COUT                  td                    0.058       8.246 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.246         coms1_reg_config/_N16649
 CLMA_222_20/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.246         Logic Levels: 4  
                                                                                   Logic: 1.877ns(57.069%), Route: 1.412ns(42.931%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N293            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.342      44.957                          
 clock uncertainty                                      -0.150      44.807                          

 Setup time                                             -0.170      44.637                          

 Data required time                                                 44.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.637                          
 Data arrival time                                                   8.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.391                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.290       5.247 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.419       5.666         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y1                    td                    0.468       6.134 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.265       6.399         coms1_reg_config/_N1928
 CLMS_218_17/Y3                    td                    0.468       6.867 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.728       7.595         coms1_reg_config/N8
                                   td                    0.477       8.072 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.072         coms1_reg_config/_N16643
 CLMA_222_12/COUT                  td                    0.058       8.130 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.130         coms1_reg_config/_N16645
                                   td                    0.058       8.188 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.188         coms1_reg_config/_N16647
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.188         Logic Levels: 3  
                                                                                   Logic: 1.819ns(56.298%), Route: 1.412ns(43.702%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N293            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.167      44.611                          

 Data required time                                                 44.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.611                          
 Data arrival time                                                   8.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.423                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.290       5.247 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.419       5.666         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y1                    td                    0.468       6.134 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.265       6.399         coms1_reg_config/_N1928
 CLMS_218_17/Y3                    td                    0.468       6.867 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.728       7.595         coms1_reg_config/N8
                                   td                    0.477       8.072 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.072         coms1_reg_config/_N16643
 CLMA_222_12/COUT                  td                    0.058       8.130 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.130         coms1_reg_config/_N16645
 CLMA_222_16/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.130         Logic Levels: 3  
                                                                                   Logic: 1.761ns(55.500%), Route: 1.412ns(44.500%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N293            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   8.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.478                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_222_16/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMA_222_16/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_222_20/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMA_222_20/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMA_222_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_222_12/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.923         coms1_reg_config/clock_20k_cnt [1]
 CLMA_222_12/A1                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMA_222_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/N727_1/iGopDrm/CLKA
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[26]/opit_0/D
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.558
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.708       6.558         ntclkbufg_0      
 DRM_278_252/CLKA[0]                                                       r       hdmi_in/N727_1/iGopDrm/CLKA

 DRM_278_252/QA0[2]                tco                   0.697       7.255 f       hdmi_in/N727_1/iGopDrm/DOA[2]
                                   net (fanout=640)      3.057      10.312         hdmi_in/offset_x [4]
 CLMA_302_69/L7OUT                 td                    0.533      10.845 f       hdmi_in/u_delay_laps/N3211_142[15]_muxf7/Fother
                                   net (fanout=1)        0.000      10.845         L7OUT36          
 CLMA_302_68/Y3                    td                    0.159      11.004 f       hdmi_in/u_delay_laps/N3211_158[15]_muxf8/F
                                   net (fanout=1)        2.381      13.385         hdmi_in/u_delay_laps/_N31676
 CLMA_174_160/Y6AB                 td                    0.451      13.836 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[10]/opit_0_MUX8TO1Q/F
                                   net (fanout=1)        0.119      13.955         hdmi_rgb[15]     
 CLMS_174_161/M2                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[26]/opit_0/D

 Data arrival time                                                  13.955         Logic Levels: 3  
                                                                                   Logic: 1.840ns(24.875%), Route: 5.557ns(75.125%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N290            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.531      12.685         ntclkbufg_0      
 CLMS_174_161/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[26]/opit_0/CLK
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Setup time                                             -0.088      12.777                          

 Data required time                                                 12.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.777                          
 Data arrival time                                                  13.955                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.178                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/N727_1/iGopDrm/CLKA
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[10]/opit_0_MUX8TO1Q/S00
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.558
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.708       6.558         ntclkbufg_0      
 DRM_278_252/CLKA[0]                                                       r       hdmi_in/N727_1/iGopDrm/CLKA

 DRM_278_252/QA0[2]                tco                   0.697       7.255 f       hdmi_in/N727_1/iGopDrm/DOA[2]
                                   net (fanout=640)      3.057      10.312         hdmi_in/offset_x [4]
 CLMA_302_69/L7OUT                 td                    0.533      10.845 f       hdmi_in/u_delay_laps/N3211_142[15]_muxf7/Fother
                                   net (fanout=1)        0.000      10.845         L7OUT36          
 CLMA_302_68/Y3                    td                    0.159      11.004 f       hdmi_in/u_delay_laps/N3211_158[15]_muxf8/F
                                   net (fanout=1)        2.381      13.385         hdmi_in/u_delay_laps/_N31676
 CLMA_174_160/A3                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[10]/opit_0_MUX8TO1Q/S00

 Data arrival time                                                  13.385         Logic Levels: 2  
                                                                                   Logic: 1.389ns(20.346%), Route: 5.438ns(79.654%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N290            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.531      12.685         ntclkbufg_0      
 CLMA_174_160/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[10]/opit_0_MUX8TO1Q/CLK
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Setup time                                             -0.406      12.459                          

 Data required time                                                 12.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.459                          
 Data arrival time                                                  13.385                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.926                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/N727_1/iGopDrm/CLKA
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/D
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.558
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.708       6.558         ntclkbufg_0      
 DRM_278_252/CLKA[0]                                                       r       hdmi_in/N727_1/iGopDrm/CLKA

 DRM_278_252/QA0[2]                tco                   0.697       7.255 f       hdmi_in/N727_1/iGopDrm/DOA[2]
                                   net (fanout=640)      3.193      10.448         hdmi_in/offset_x [4]
 CLMA_114_228/Y1                   td                    0.608      11.056 f       hdmi_in/u_delay_laps/N3211_31[5]_muxf7/F
                                   net (fanout=1)        1.821      12.877         hdmi_in/u_delay_laps/_N28618
 CLMA_166_140/Y6CD                 td                    0.299      13.176 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[2]/opit_0_MUX8TO1Q/F
                                   net (fanout=1)        0.271      13.447         hdmi_rgb[5]      
 CLMA_166_136/M2                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/D

 Data arrival time                                                  13.447         Logic Levels: 2  
                                                                                   Logic: 1.604ns(23.283%), Route: 5.285ns(76.717%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N290            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.531      12.685         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/CLK
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Setup time                                             -0.088      12.777                          

 Data required time                                                 12.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.777                          
 Data arrival time                                                  13.447                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.670                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.531       5.951         ntclkbufg_0      
 CLMS_150_217/CLK                                                          r       fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/CLK

 CLMS_150_217/Q0                   tco                   0.222       6.173 f       fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.086       6.259         fram_buf/wr_buf/wr_cell2/x_cnt [9]
 CLMA_150_216/A0                                                           f       fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.259         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                              -0.094       6.086                          

 Data required time                                                  6.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.086                          
 Data arrival time                                                   6.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler_g/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]/opit_0/CLK
Endpoint    : hdmi_in/u_image_scaler_g/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]/opit_0_A2Q21/I11
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.531       5.951         ntclkbufg_0      
 CLMA_210_177/CLK                                                          r       hdmi_in/u_image_scaler_g/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]/opit_0/CLK

 CLMA_210_177/Q2                   tco                   0.224       6.175 f       hdmi_in/u_image_scaler_g/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location[17]/opit_0/Q
                                   net (fanout=1)        0.084       6.259         hdmi_in/u_image_scaler_g/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.init_srcx_location [17]
 CLMA_210_176/B1                                                           f       hdmi_in/u_image_scaler_g/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]/opit_0_A2Q21/I11

 Data arrival time                                                   6.259         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_210_176/CLK                                                          r       hdmi_in/u_image_scaler_g/u1_bilinear_gray/u0_cal_bilinear_srcxy/genblk1.temp_srcx_location[17]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                              -0.106       6.074                          

 Data required time                                                  6.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.074                          
 Data arrival time                                                   6.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_delay_laps/data[86][7]/opit_0_inv/CLK
Endpoint    : hdmi_in/u_delay_laps/data[87][7]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.531       5.951         ntclkbufg_0      
 CLMA_154_80/CLK                                                           r       hdmi_in/u_delay_laps/data[86][7]/opit_0_inv/CLK

 CLMA_154_80/Y2                    tco                   0.284       6.235 f       hdmi_in/u_delay_laps/data[86][7]/opit_0_inv/Q
                                   net (fanout=1)        0.185       6.420         hdmi_in/u_delay_laps/data[86] [7]
 CLMA_154_81/AD                                                            f       hdmi_in/u_delay_laps/data[87][7]/opit_0_inv/D

 Data arrival time                                                   6.420         Logic Levels: 0  
                                                                                   Logic: 0.284ns(60.554%), Route: 0.185ns(39.446%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_154_81/CLK                                                           r       hdmi_in/u_delay_laps/data[87][7]/opit_0_inv/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                               0.053       6.233                          

 Data required time                                                  6.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.233                          
 Data arrival time                                                   6.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_230_328/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_230_328/Q1                   tco                   0.291      10.444 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.459      10.903         ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_226_333/Y1                   td                    0.468      11.371 r       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.557      11.928         ethernet_test/eth_udp_test/_N109242
 CLMS_226_341/Y2                   td                    0.322      12.250 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.255      12.505         ethernet_test/eth_udp_test/_N109266
 CLMS_226_341/Y3                   td                    0.210      12.715 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.661      13.376         ethernet_test/eth_udp_test/N710 [5]
 CLMS_242_329/Y2                   td                    0.487      13.863 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.546      14.409         ethernet_test/eth_udp_test/_N41111
                                   td                    0.477      14.886 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.886         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_242_328/COUT                 td                    0.058      14.944 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.944         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_242_332/Y0                   td                    0.269      15.213 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.587      15.800         ethernet_test/eth_udp_test/N94
 CLMA_230_337/Y2                   td                    0.196      15.996 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.391      16.387         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_230_328/RSCO                 td                    0.147      16.534 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.534         ntR497           
 CLMA_230_332/RSCO                 td                    0.147      16.681 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.681         ntR496           
 CLMA_230_336/RSCO                 td                    0.147      16.828 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.828         ntR495           
 CLMA_230_340/RSCO                 td                    0.147      16.975 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.975         ntR494           
 CLMA_230_344/RSCO                 td                    0.147      17.122 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.122         ntR493           
 CLMA_230_348/RSCO                 td                    0.147      17.269 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.269         ntR492           
 CLMA_230_352/RSCO                 td                    0.147      17.416 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.416         ntR491           
 CLMA_230_356/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  17.416         Logic Levels: 14 
                                                                                   Logic: 3.807ns(52.416%), Route: 3.456ns(47.584%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652    1008.567         ethernet_test/rgmii_clk
 CLMA_230_356/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.557    1010.124                          
 clock uncertainty                                      -0.050    1010.074                          

 Setup time                                             -0.394    1009.680                          

 Data required time                                               1009.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.680                          
 Data arrival time                                                  17.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.264                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_230_328/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_230_328/Q1                   tco                   0.291      10.444 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.459      10.903         ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_226_333/Y1                   td                    0.468      11.371 r       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.557      11.928         ethernet_test/eth_udp_test/_N109242
 CLMS_226_341/Y2                   td                    0.322      12.250 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.255      12.505         ethernet_test/eth_udp_test/_N109266
 CLMS_226_341/Y3                   td                    0.210      12.715 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.661      13.376         ethernet_test/eth_udp_test/N710 [5]
 CLMS_242_329/Y2                   td                    0.487      13.863 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.546      14.409         ethernet_test/eth_udp_test/_N41111
                                   td                    0.477      14.886 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.886         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_242_328/COUT                 td                    0.058      14.944 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.944         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_242_332/Y0                   td                    0.269      15.213 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.587      15.800         ethernet_test/eth_udp_test/N94
 CLMA_230_337/Y2                   td                    0.196      15.996 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.391      16.387         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_230_328/RSCO                 td                    0.147      16.534 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.534         ntR497           
 CLMA_230_332/RSCO                 td                    0.147      16.681 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.681         ntR496           
 CLMA_230_336/RSCO                 td                    0.147      16.828 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.828         ntR495           
 CLMA_230_340/RSCO                 td                    0.147      16.975 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.975         ntR494           
 CLMA_230_344/RSCO                 td                    0.147      17.122 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.122         ntR493           
 CLMA_230_348/RSCO                 td                    0.147      17.269 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.269         ntR492           
 CLMA_230_352/RSCO                 td                    0.147      17.416 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.416         ntR491           
 CLMA_230_356/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  17.416         Logic Levels: 14 
                                                                                   Logic: 3.807ns(52.416%), Route: 3.456ns(47.584%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652    1008.567         ethernet_test/rgmii_clk
 CLMA_230_356/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.557    1010.124                          
 clock uncertainty                                      -0.050    1010.074                          

 Setup time                                             -0.394    1009.680                          

 Data required time                                               1009.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.680                          
 Data arrival time                                                  17.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.264                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_230_328/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_230_328/Q1                   tco                   0.291      10.444 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.459      10.903         ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_226_333/Y1                   td                    0.468      11.371 r       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.557      11.928         ethernet_test/eth_udp_test/_N109242
 CLMS_226_341/Y2                   td                    0.322      12.250 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.255      12.505         ethernet_test/eth_udp_test/_N109266
 CLMS_226_341/Y3                   td                    0.210      12.715 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.661      13.376         ethernet_test/eth_udp_test/N710 [5]
 CLMS_242_329/Y2                   td                    0.487      13.863 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.546      14.409         ethernet_test/eth_udp_test/_N41111
                                   td                    0.477      14.886 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.886         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_242_328/COUT                 td                    0.058      14.944 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.944         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_242_332/Y0                   td                    0.269      15.213 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.587      15.800         ethernet_test/eth_udp_test/N94
 CLMA_230_337/Y2                   td                    0.196      15.996 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.391      16.387         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_230_328/RSCO                 td                    0.147      16.534 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.534         ntR497           
 CLMA_230_332/RSCO                 td                    0.147      16.681 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.681         ntR496           
 CLMA_230_336/RSCO                 td                    0.147      16.828 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.828         ntR495           
 CLMA_230_340/RSCO                 td                    0.147      16.975 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.975         ntR494           
 CLMA_230_344/RSCO                 td                    0.147      17.122 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.122         ntR493           
 CLMA_230_348/RSCO                 td                    0.147      17.269 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.269         ntR492           
 CLMA_230_352/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS

 Data arrival time                                                  17.269         Logic Levels: 13 
                                                                                   Logic: 3.660ns(51.433%), Route: 3.456ns(48.567%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652    1008.567         ethernet_test/rgmii_clk
 CLMA_230_352/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/CLK
 clock pessimism                                         1.557    1010.124                          
 clock uncertainty                                      -0.050    1010.074                          

 Setup time                                             -0.394    1009.680                          

 Data required time                                               1009.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.680                          
 Data arrival time                                                  17.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.411                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_tx_data[5]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652       8.567         ethernet_test/rgmii_clk
 CLMA_274_304/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[5]/opit_0_L5Q_perm/CLK

 CLMA_274_304/Q0                   tco                   0.222       8.789 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       8.873         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp_tx_data [5]
 CLMS_274_305/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_tx_data[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.873         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMS_274_305/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_tx_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[14]/opit_0_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[22]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652       8.567         ethernet_test/rgmii_clk
 CLMA_302_357/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[14]/opit_0_L5Q_perm/CLK

 CLMA_302_357/Q2                   tco                   0.224       8.791 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[14]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       8.875         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp [14]
 CLMA_302_356/A4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[22]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.875         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_302_356/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[22]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[23]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[23]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652       8.567         ethernet_test/rgmii_clk
 CLMA_310_344/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[23]/opit_0_inv/CLK

 CLMA_310_344/Q0                   tco                   0.222       8.789 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[23]/opit_0_inv/Q
                                   net (fanout=2)        0.088       8.877         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [23]
 CLMS_310_345/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[23]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.877         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMS_310_345/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_294_144/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_294_144/Q1                   tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=747)      4.476      10.192         u_DDR3_50H/ddr_rstn
 CLMA_30_324/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                  10.192         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.065%), Route: 4.476ns(93.935%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMA_30_324/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Recovery time                                          -0.617      24.827                          

 Data required time                                                 24.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.827                          
 Data arrival time                                                  10.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_294_144/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_294_144/Q1                   tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=747)      4.476      10.192         u_DDR3_50H/ddr_rstn
 CLMA_30_324/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.192         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.065%), Route: 4.476ns(93.935%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMA_30_324/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Recovery time                                          -0.617      24.827                          

 Data required time                                                 24.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.827                          
 Data arrival time                                                  10.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_294_144/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_294_144/Q1                   tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=747)      4.476      10.192         u_DDR3_50H/ddr_rstn
 CLMA_30_324/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.192         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.065%), Route: 4.476ns(93.935%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMA_30_324/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Recovery time                                          -0.617      24.827                          

 Data required time                                                 24.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.827                          
 Data arrival time                                                  10.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652       5.216         u_DDR3_50H/pll_clkin
 CLMA_30_276/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_276/Q1                    tco                   0.224       5.440 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.444       5.884         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_34_284/RSCO                  td                    0.105       5.989 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.989         ntR2228          
 CLMA_34_288/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.989         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.561%), Route: 0.444ns(57.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         u_DDR3_50H/pll_clkin
 CLMA_34_288/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652       5.216         u_DDR3_50H/pll_clkin
 CLMA_30_276/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_276/Q1                    tco                   0.224       5.440 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.444       5.884         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_34_284/RSCO                  td                    0.105       5.989 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.989         ntR2228          
 CLMA_34_288/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.989         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.561%), Route: 0.444ns(57.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         u_DDR3_50H/pll_clkin
 CLMA_34_288/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652       5.216         u_DDR3_50H/pll_clkin
 CLMA_30_276/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_276/Q1                    tco                   0.224       5.440 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.444       5.884         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_34_284/RSCO                  td                    0.105       5.989 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.989         ntR2228          
 CLMA_34_288/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.989         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.561%), Route: 0.444ns(57.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         u_DDR3_50H/pll_clkin
 CLMA_34_288/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[1]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.708      11.077         ntclkbufg_1      
 CLMS_34_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_285/Q1                    tco                   0.291      11.368 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=780)      1.824      13.192         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_201/RSCO                  td                    0.147      13.339 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.339         ntR1819          
 CLMS_10_205/RSCO                  td                    0.147      13.486 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.486         ntR1818          
 CLMS_10_209/RSCO                  td                    0.147      13.633 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.633         ntR1817          
 CLMS_10_213/RSCO                  td                    0.147      13.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.780         ntR1816          
 CLMS_10_217/RSCO                  td                    0.147      13.927 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.927         ntR1815          
 CLMS_10_221/RSCO                  td                    0.147      14.074 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.074         ntR1814          
 CLMS_10_225/RSCO                  td                    0.147      14.221 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.221         ntR1813          
 CLMS_10_229/RSCO                  td                    0.147      14.368 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000      14.368         ntR1812          
 CLMS_10_233/RSCO                  td                    0.147      14.515 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.515         ntR1811          
 CLMS_10_237/RSCO                  td                    0.147      14.662 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.662         ntR1810          
 CLMS_10_241/RSCO                  td                    0.147      14.809 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.809         ntR1809          
 CLMS_10_245/RSCO                  td                    0.147      14.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.956         ntR1808          
 CLMS_10_249/RSCO                  td                    0.147      15.103 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.103         ntR1807          
 CLMS_10_253/RSCO                  td                    0.147      15.250 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000      15.250         ntR1806          
 CLMS_10_257/RSCO                  td                    0.147      15.397 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.397         ntR1805          
 CLMS_10_261/RSCO                  td                    0.147      15.544 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.544         ntR1804          
 CLMS_10_265/RSCO                  td                    0.147      15.691 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.691         ntR1803          
 CLMS_10_269/RSCO                  td                    0.147      15.838 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      15.838         ntR1802          
 CLMS_10_273/RSCO                  td                    0.147      15.985 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      15.985         ntR1801          
 CLMS_10_277/RSCO                  td                    0.147      16.132 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000      16.132         ntR1800          
 CLMS_10_281/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[1]/opit_0_inv/RS

 Data arrival time                                                  16.132         Logic Levels: 20 
                                                                                   Logic: 3.231ns(63.917%), Route: 1.824ns(36.083%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.652      20.507         ntclkbufg_1      
 CLMS_10_281/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[1]/opit_0_inv/CLK
 clock pessimism                                         0.534      21.041                          
 clock uncertainty                                      -0.350      20.691                          

 Recovery time                                           0.000      20.691                          

 Data required time                                                 20.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.691                          
 Data arrival time                                                  16.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.708      11.077         ntclkbufg_1      
 CLMS_34_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_285/Q1                    tco                   0.291      11.368 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=780)      1.824      13.192         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_201/RSCO                  td                    0.147      13.339 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.339         ntR1819          
 CLMS_10_205/RSCO                  td                    0.147      13.486 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.486         ntR1818          
 CLMS_10_209/RSCO                  td                    0.147      13.633 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.633         ntR1817          
 CLMS_10_213/RSCO                  td                    0.147      13.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.780         ntR1816          
 CLMS_10_217/RSCO                  td                    0.147      13.927 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.927         ntR1815          
 CLMS_10_221/RSCO                  td                    0.147      14.074 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.074         ntR1814          
 CLMS_10_225/RSCO                  td                    0.147      14.221 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.221         ntR1813          
 CLMS_10_229/RSCO                  td                    0.147      14.368 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000      14.368         ntR1812          
 CLMS_10_233/RSCO                  td                    0.147      14.515 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.515         ntR1811          
 CLMS_10_237/RSCO                  td                    0.147      14.662 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.662         ntR1810          
 CLMS_10_241/RSCO                  td                    0.147      14.809 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.809         ntR1809          
 CLMS_10_245/RSCO                  td                    0.147      14.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.956         ntR1808          
 CLMS_10_249/RSCO                  td                    0.147      15.103 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.103         ntR1807          
 CLMS_10_253/RSCO                  td                    0.147      15.250 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000      15.250         ntR1806          
 CLMS_10_257/RSCO                  td                    0.147      15.397 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.397         ntR1805          
 CLMS_10_261/RSCO                  td                    0.147      15.544 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.544         ntR1804          
 CLMS_10_265/RSCO                  td                    0.147      15.691 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.691         ntR1803          
 CLMS_10_269/RSCO                  td                    0.147      15.838 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      15.838         ntR1802          
 CLMS_10_273/RSCO                  td                    0.147      15.985 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      15.985         ntR1801          
 CLMS_10_277/RSCO                  td                    0.147      16.132 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000      16.132         ntR1800          
 CLMS_10_281/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RS

 Data arrival time                                                  16.132         Logic Levels: 20 
                                                                                   Logic: 3.231ns(63.917%), Route: 1.824ns(36.083%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.652      20.507         ntclkbufg_1      
 CLMS_10_281/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/CLK
 clock pessimism                                         0.534      21.041                          
 clock uncertainty                                      -0.350      20.691                          

 Recovery time                                           0.000      20.691                          

 Data required time                                                 20.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.691                          
 Data arrival time                                                  16.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.708      11.077         ntclkbufg_1      
 CLMS_34_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_285/Q1                    tco                   0.291      11.368 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=780)      1.824      13.192         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_201/RSCO                  td                    0.147      13.339 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.339         ntR1819          
 CLMS_10_205/RSCO                  td                    0.147      13.486 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.486         ntR1818          
 CLMS_10_209/RSCO                  td                    0.147      13.633 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.633         ntR1817          
 CLMS_10_213/RSCO                  td                    0.147      13.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.780         ntR1816          
 CLMS_10_217/RSCO                  td                    0.147      13.927 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.927         ntR1815          
 CLMS_10_221/RSCO                  td                    0.147      14.074 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.074         ntR1814          
 CLMS_10_225/RSCO                  td                    0.147      14.221 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.221         ntR1813          
 CLMS_10_229/RSCO                  td                    0.147      14.368 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000      14.368         ntR1812          
 CLMS_10_233/RSCO                  td                    0.147      14.515 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.515         ntR1811          
 CLMS_10_237/RSCO                  td                    0.147      14.662 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.662         ntR1810          
 CLMS_10_241/RSCO                  td                    0.147      14.809 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.809         ntR1809          
 CLMS_10_245/RSCO                  td                    0.147      14.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.956         ntR1808          
 CLMS_10_249/RSCO                  td                    0.147      15.103 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.103         ntR1807          
 CLMS_10_253/RSCO                  td                    0.147      15.250 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000      15.250         ntR1806          
 CLMS_10_257/RSCO                  td                    0.147      15.397 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.397         ntR1805          
 CLMS_10_261/RSCO                  td                    0.147      15.544 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.544         ntR1804          
 CLMS_10_265/RSCO                  td                    0.147      15.691 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.691         ntR1803          
 CLMS_10_269/RSCO                  td                    0.147      15.838 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      15.838         ntR1802          
 CLMS_10_273/RSCO                  td                    0.147      15.985 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      15.985         ntR1801          
 CLMS_10_277/RSCO                  td                    0.147      16.132 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000      16.132         ntR1800          
 CLMS_10_281/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/RS

 Data arrival time                                                  16.132         Logic Levels: 20 
                                                                                   Logic: 3.231ns(63.917%), Route: 1.824ns(36.083%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.652      20.507         ntclkbufg_1      
 CLMS_10_281/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/CLK
 clock pessimism                                         0.534      21.041                          
 clock uncertainty                                      -0.350      20.691                          

 Recovery time                                           0.000      20.691                          

 Data required time                                                 20.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.691                          
 Data arrival time                                                  16.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.531      10.386         ntclkbufg_1      
 CLMS_14_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_14_193/Q3                    tco                   0.221      10.607 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.490      11.097         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_180/RST_TRAINING_N                                                 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                  11.097         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.083%), Route: 0.490ns(68.917%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.585      10.954         ntclkbufg_1      
 DQSL_6_180/CLK_REGIONAL                                                   r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.009      10.613                          

 Data required time                                                 10.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.613                          
 Data arrival time                                                  11.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.507
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.652      10.507         ntclkbufg_1      
 CLMA_14_280/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_280/Q1                    tco                   0.224      10.731 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=8)        0.310      11.041         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_280/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.041         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.948%), Route: 0.310ns(58.052%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.708      11.077         ntclkbufg_1      
 CLMA_10_280/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.534      10.543                          
 clock uncertainty                                       0.200      10.743                          

 Removal time                                           -0.220      10.523                          

 Data required time                                                 10.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.523                          
 Data arrival time                                                  11.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.507
  Clock Pessimism Removal :  -0.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.652      10.507         ntclkbufg_1      
 CLMA_14_280/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_280/Q1                    tco                   0.224      10.731 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=8)        0.314      11.045         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_14_276/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.045         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.636%), Route: 0.314ns(58.364%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.708      11.077         ntclkbufg_1      
 CLMA_14_276/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.541      10.536                          
 clock uncertainty                                       0.200      10.736                          

 Removal time                                           -0.220      10.516                          

 Data required time                                                 10.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.516                          
 Data arrival time                                                  11.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/dy[0]/opit_0_A2Q0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N291            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.610      18.036         ntclkbufg_2      
 CLMS_18_241/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_18_241/Q0                    tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.664      19.018         cmos1_mix/saturation_vs
 CLMS_46_245/Y3                    td                    0.315      19.333 f       cmos1_mix/N7/gateop_perm/Z
                                   net (fanout=160)      3.851      23.184         cmos1_mix/median_filter_rst
 CLMA_254_80/RS                                                            f       cmos1_mix/u_sobel/dy[0]/opit_0_A2Q0/RS

 Data arrival time                                                  23.184         Logic Levels: 1  
                                                                                   Logic: 0.633ns(12.296%), Route: 4.515ns(87.704%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N291            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.531      29.364         ntclkbufg_2      
 CLMA_254_80/CLK                                                           r       cmos1_mix/u_sobel/dy[0]/opit_0_A2Q0/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Recovery time                                          -0.617      28.990                          

 Data required time                                                 28.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.990                          
 Data arrival time                                                  23.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.806                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/dx[2]/opit_0_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N291            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.610      18.036         ntclkbufg_2      
 CLMS_18_241/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_18_241/Q0                    tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.664      19.018         cmos1_mix/saturation_vs
 CLMS_46_245/Y3                    td                    0.315      19.333 f       cmos1_mix/N7/gateop_perm/Z
                                   net (fanout=160)      3.849      23.182         cmos1_mix/median_filter_rst
 CLMA_250_89/RS                                                            f       cmos1_mix/u_sobel/dx[2]/opit_0_A2Q21/RS

 Data arrival time                                                  23.182         Logic Levels: 1  
                                                                                   Logic: 0.633ns(12.301%), Route: 4.513ns(87.699%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N291            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.531      29.364         ntclkbufg_2      
 CLMA_250_89/CLK                                                           r       cmos1_mix/u_sobel/dx[2]/opit_0_A2Q21/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Recovery time                                          -0.617      28.990                          

 Data required time                                                 28.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.990                          
 Data arrival time                                                  23.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.808                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/dx[4]/opit_0_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N291            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.610      18.036         ntclkbufg_2      
 CLMS_18_241/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_18_241/Q0                    tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.664      19.018         cmos1_mix/saturation_vs
 CLMS_46_245/Y3                    td                    0.315      19.333 f       cmos1_mix/N7/gateop_perm/Z
                                   net (fanout=160)      3.849      23.182         cmos1_mix/median_filter_rst
 CLMA_250_89/RS                                                            f       cmos1_mix/u_sobel/dx[4]/opit_0_A2Q21/RS

 Data arrival time                                                  23.182         Logic Levels: 1  
                                                                                   Logic: 0.633ns(12.301%), Route: 4.513ns(87.699%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N291            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.531      29.364         ntclkbufg_2      
 CLMA_250_89/CLK                                                           r       cmos1_mix/u_sobel/dx[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Recovery time                                          -0.617      28.990                          

 Data required time                                                 28.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.990                          
 Data arrival time                                                  23.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.808                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N291            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.531       5.564         ntclkbufg_2      
 CLMS_18_237/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_18_237/Q1                    tco                   0.224       5.788 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.336       6.124         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.124         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.000%), Route: 0.336ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N291            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.585       5.999         ntclkbufg_2      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                   6.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.122
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N291            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.531       5.564         ntclkbufg_2      
 CLMS_18_237/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_18_237/Q1                    tco                   0.224       5.788 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.607       6.395         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_252/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.395         Logic Levels: 0  
                                                                                   Logic: 0.224ns(26.955%), Route: 0.607ns(73.045%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N291            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.708       6.122         ntclkbufg_2      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.381       5.741                          
 clock uncertainty                                       0.200       5.941                          

 Removal time                                            0.000       5.941                          

 Data required time                                                  5.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.941                          
 Data arrival time                                                   6.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.122
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N291            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.531       5.564         ntclkbufg_2      
 CLMS_18_237/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_18_237/Q1                    tco                   0.224       5.788 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.817       6.605         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_272/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.605         Logic Levels: 0  
                                                                                   Logic: 0.224ns(21.518%), Route: 0.817ns(78.482%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N291            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.708       6.122         ntclkbufg_2      
 DRM_26_272/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.381       5.741                          
 clock uncertainty                                       0.200       5.941                          

 Removal time                                            0.000       5.941                          

 Data required time                                                  5.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.941                          
 Data arrival time                                                   6.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.664                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.307
  Launch Clock Delay      :  12.185
  Clock Pessimism Removal :  1.681

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.356      19.821         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.169 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.169         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.169 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.357         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.357 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.728      24.085         ntclkbufg_3      
 CLMA_114_292/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_114_292/Q0                   tco                   0.318      24.403 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.403      24.806         cmos2_mix/saturation_vs
 CLMA_114_296/Y0                   td                    0.196      25.002 f       cmos2_mix/N7/gateop_perm/Z
                                   net (fanout=160)      4.114      29.116         cmos2_mix/median_filter_rst
 CLMA_242_36/RS                                                            f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  29.116         Logic Levels: 1  
                                                                                   Logic: 0.514ns(10.217%), Route: 4.517ns(89.783%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175      30.175         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.424 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.424         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.424 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.576         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.576 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.531      34.107         ntclkbufg_3      
 CLMA_242_36/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.681      35.788                          
 clock uncertainty                                      -0.250      35.538                          

 Recovery time                                          -0.617      34.921                          

 Data required time                                                 34.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.921                          
 Data arrival time                                                  29.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.805                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.307
  Launch Clock Delay      :  12.185
  Clock Pessimism Removal :  1.681

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.356      19.821         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.169 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.169         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.169 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.357         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.357 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.728      24.085         ntclkbufg_3      
 CLMA_114_292/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_114_292/Q0                   tco                   0.318      24.403 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.403      24.806         cmos2_mix/saturation_vs
 CLMA_114_296/Y0                   td                    0.196      25.002 f       cmos2_mix/N7/gateop_perm/Z
                                   net (fanout=160)      4.114      29.116         cmos2_mix/median_filter_rst
 CLMA_242_36/RS                                                            f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  29.116         Logic Levels: 1  
                                                                                   Logic: 0.514ns(10.217%), Route: 4.517ns(89.783%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175      30.175         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.424 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.424         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.424 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.576         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.576 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.531      34.107         ntclkbufg_3      
 CLMA_242_36/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.681      35.788                          
 clock uncertainty                                      -0.250      35.538                          

 Recovery time                                          -0.617      34.921                          

 Data required time                                                 34.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.921                          
 Data arrival time                                                  29.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.805                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.307
  Launch Clock Delay      :  12.185
  Clock Pessimism Removal :  1.681

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.356      19.821         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.169 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.169         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.169 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.357         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.357 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.728      24.085         ntclkbufg_3      
 CLMA_114_292/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_114_292/Q0                   tco                   0.318      24.403 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.403      24.806         cmos2_mix/saturation_vs
 CLMA_114_296/Y0                   td                    0.196      25.002 f       cmos2_mix/N7/gateop_perm/Z
                                   net (fanout=160)      4.105      29.107         cmos2_mix/median_filter_rst
 CLMA_226_36/RS                                                            f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  29.107         Logic Levels: 1  
                                                                                   Logic: 0.514ns(10.235%), Route: 4.508ns(89.765%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175      30.175         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.424 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.424         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.424 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.576         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.576 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.531      34.107         ntclkbufg_3      
 CLMA_226_36/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.681      35.788                          
 clock uncertainty                                      -0.250      35.538                          

 Recovery time                                          -0.617      34.921                          

 Data required time                                                 34.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.921                          
 Data arrival time                                                  29.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.814                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.570
  Launch Clock Delay      :  10.307
  Clock Pessimism Removal :  -1.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175       6.375         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.624 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.624         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.624 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.776         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.531      10.307         ntclkbufg_3      
 CLMA_70_184/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_70_184/Q1                    tco                   0.224      10.531 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.610      11.141         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.141         Logic Levels: 0  
                                                                                   Logic: 0.224ns(26.859%), Route: 0.610ns(73.141%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.995       7.446         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.794 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.794         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.794 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.985         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.985 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.585      11.570         ntclkbufg_3      
 DRM_82_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.227      10.343                          
 clock uncertainty                                       0.200      10.543                          

 Removal time                                            0.000      10.543                          

 Data required time                                                 10.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.543                          
 Data arrival time                                                  11.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.598                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.570
  Launch Clock Delay      :  10.307
  Clock Pessimism Removal :  -1.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175       6.375         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.624 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.624         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.624 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.776         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.531      10.307         ntclkbufg_3      
 CLMA_70_184/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_70_184/Q1                    tco                   0.224      10.531 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.645      11.176         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_168/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.176         Logic Levels: 0  
                                                                                   Logic: 0.224ns(25.777%), Route: 0.645ns(74.223%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.995       7.446         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.794 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.794         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.794 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.985         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.985 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.585      11.570         ntclkbufg_3      
 DRM_54_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.227      10.343                          
 clock uncertainty                                       0.200      10.543                          

 Removal time                                            0.000      10.543                          

 Data required time                                                 10.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.543                          
 Data arrival time                                                  11.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.633                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.570
  Launch Clock Delay      :  10.307
  Clock Pessimism Removal :  -1.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.175       6.375         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.624 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.624         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.624 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.776         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.531      10.307         ntclkbufg_3      
 CLMA_70_184/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_70_184/Q1                    tco                   0.229      10.536 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.959      11.495         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.495         Logic Levels: 0  
                                                                                   Logic: 0.229ns(19.276%), Route: 0.959ns(80.724%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.995       7.446         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.794 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.794         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.794 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.985         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.985 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.585      11.570         ntclkbufg_3      
 DRM_54_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.227      10.343                          
 clock uncertainty                                       0.200      10.543                          

 Removal time                                           -0.028      10.515                          

 Data required time                                                 10.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.515                          
 Data arrival time                                                  11.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.980                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       4.128       9.378         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_306_356/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   9.378         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.543%), Route: 4.128ns(93.457%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.652      17.558         ntclkbufg_4      
 DRM_306_356/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.656                          
 Data arrival time                                                   9.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.278                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       3.200       8.450         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_44/RSTB[0]                                                        f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.450         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.283%), Route: 3.200ns(91.717%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531      17.437         ntclkbufg_4      
 DRM_234_44/CLKB[0]                                                        r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Recovery time                                          -0.042      17.535                          

 Data required time                                                 17.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.535                          
 Data arrival time                                                   8.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.085                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.642
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       3.209       8.459         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_24/RSTB[0]                                                         f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.459         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.262%), Route: 3.209ns(91.738%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.556      17.462         ntclkbufg_4      
 DRM_26_24/CLKB[0]                                                         r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.752                          
 clock uncertainty                                      -0.150      17.602                          

 Recovery time                                          -0.042      17.560                          

 Data required time                                                 17.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.560                          
 Data arrival time                                                   8.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.101                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.814       5.655         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_142_128/RSTB[0]                                                       f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.655         Logic Levels: 0  
                                                                                   Logic: 0.224ns(21.580%), Route: 0.814ns(78.420%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 DRM_142_128/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                            0.012       4.665                          

 Data required time                                                  4.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.665                          
 Data arrival time                                                   5.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.896       5.737         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_148/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.737         Logic Levels: 0  
                                                                                   Logic: 0.224ns(20.000%), Route: 0.896ns(80.000%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 DRM_178_148/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                            0.012       4.683                          

 Data required time                                                  4.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.683                          
 Data arrival time                                                   5.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.054                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.531       4.617         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.229       4.846 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.928       5.774         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_142_108/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.774         Logic Levels: 0  
                                                                                   Logic: 0.229ns(19.793%), Route: 0.928ns(80.207%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.585       4.961         ntclkbufg_4      
 DRM_142_108/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.044       4.627                          

 Data required time                                                  4.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.627                          
 Data arrival time                                                   5.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.147                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_298_144/CLK                                                          r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMA_298_144/Q0                   tco                   0.289       5.244 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.555       5.799         rstn_1ms[5]      
 CLMA_298_136/Y2                   td                    0.341       6.140 f       N160_9/gateop_perm/Z
                                   net (fanout=2)        0.539       6.679         _N105455         
 CLMS_294_145/Y3                   td                    0.315       6.994 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.533       7.527         ms72xx_ctl/N0_rnmt
 CLMS_294_145/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.527         Logic Levels: 2  
                                                                                   Logic: 0.945ns(36.742%), Route: 1.627ns(63.258%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N293            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMS_294_145/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Recovery time                                          -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   7.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.625                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N293            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMA_298_152/CLK                                                          r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMA_298_152/Q0                   tco                   0.222       4.835 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=3)        0.471       5.306         rstn_1ms[13]     
 CLMS_294_145/Y3                   td                    0.194       5.500 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.446       5.946         ms72xx_ctl/N0_rnmt
 CLMS_294_145/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.946         Logic Levels: 1  
                                                                                   Logic: 0.416ns(31.208%), Route: 0.917ns(68.792%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N293            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMS_294_145/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                           -0.220       4.429                          

 Data required time                                                  4.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.429                          
 Data arrival time                                                   5.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.517                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.288       6.723 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.893       9.616         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_278_316/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.616         Logic Levels: 0  
                                                                                   Logic: 0.288ns(9.054%), Route: 2.893ns(90.946%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N290            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.652      12.806         ntclkbufg_0      
 DRM_278_316/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.075      12.911                          

 Data required time                                                 12.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.911                          
 Data arrival time                                                   9.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.295                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.286       6.721 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.811       9.532         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_234_356/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.532         Logic Levels: 0  
                                                                                   Logic: 0.286ns(9.235%), Route: 2.811ns(90.765%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N290            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.652      12.806         ntclkbufg_0      
 DRM_234_356/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                   9.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.399                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.585       6.435         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.286       6.721 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.758       9.479         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_278_336/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.479         Logic Levels: 0  
                                                                                   Logic: 0.286ns(9.396%), Route: 2.758ns(90.604%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N290            
 USCM_84_108/CLK_USCM              td                    0.000      11.154 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.652      12.806         ntclkbufg_0      
 DRM_278_336/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                   9.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.452                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.531       5.951         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.221       6.172 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.803       6.975         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_192/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.975         Logic Levels: 0  
                                                                                   Logic: 0.221ns(21.582%), Route: 0.803ns(78.418%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.585       6.435         ntclkbufg_0      
 DRM_178_192/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.430       6.005                          
 clock uncertainty                                       0.200       6.205                          

 Removal time                                            0.000       6.205                          

 Data required time                                                  6.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.205                          
 Data arrival time                                                   6.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.770                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.558
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.531       5.951         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.221       6.172 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.226       7.398         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_252/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.398         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.273%), Route: 1.226ns(84.727%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.708       6.558         ntclkbufg_0      
 DRM_82_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.430       6.128                          
 clock uncertainty                                       0.200       6.328                          

 Removal time                                            0.000       6.328                          

 Data required time                                                  6.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.328                          
 Data arrival time                                                   7.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.070                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.420 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.531       5.951         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.226       6.177 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.171       7.348         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_128/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.348         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.178%), Route: 1.171ns(83.822%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       4.850 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.585       6.435         ntclkbufg_0      
 DRM_178_128/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.430       6.005                          
 clock uncertainty                                       0.200       6.205                          

 Removal time                                           -0.028       6.177                          

 Data required time                                                  6.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.177                          
 Data arrival time                                                   7.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.585      10.954         ntclkbufg_1      
 CLMS_18_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_18_181/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.209      12.450         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMS_14_137/Y3                    td                    0.465      12.915 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.179      15.094         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.233 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.233         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.136 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.232         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.232         Logic Levels: 3  
                                                                                   Logic: 4.794ns(57.913%), Route: 3.484ns(42.087%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.585      10.954         ntclkbufg_1      
 CLMA_66_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_66_180/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=225)      2.483      13.724         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      13.863 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.863         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.853      17.716 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      17.803         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  17.803         Logic Levels: 2  
                                                                                   Logic: 4.279ns(62.476%), Route: 2.570ns(37.524%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.708      11.077         ntclkbufg_1      
 CLMS_46_369/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q/CLK

 CLMS_46_369/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.580      11.944         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      12.083 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.083         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.853      15.936 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      16.033         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  16.033         Logic Levels: 2  
                                                                                   Logic: 4.279ns(86.340%), Route: 0.677ns(13.660%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_298_153/CLK        key_ctl_color_reverse/btn_deb_1d/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_298_153/CLK        key_ctl_color_reverse/btn_deb_1d/opit_0/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_298_153/CLK        key_ctl_color_reverse/key_push_cnt[0]/opit_0_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_22_69/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_22_69/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_38_73/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_294_29/CLK         cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_294_29/CLK         cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_294_29/CLK         cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.530       5.950           0.420           High Pulse Width  CLMA_70_20/CLK          cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.530       5.950           0.420           Low Pulse Width   CLMA_70_20/CLK          cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.530       5.950           0.420           High Pulse Width  CLMA_70_20/CLK          cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.000      11.900          1.900           High Pulse Width  CLMS_74_25/CLK          cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           Low Pulse Width   CLMS_74_25/CLK          cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           High Pulse Width  CLMS_74_25/CLK          cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.000      11.900          1.900           Low Pulse Width   CLMS_74_161/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           High Pulse Width  CLMS_74_161/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           High Pulse Width  CLMS_98_165/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.893       6.410           1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_306_336/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_336/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_336/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_230_17/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_230_17/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_222_20/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.229       3.367           1.138           High Pulse Width  APM_206_164/CLK         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N2_m1/gopapm/CLK
 2.229       3.367           1.138           Low Pulse Width   APM_206_164/CLK         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N2_m1/gopapm/CLK
 2.229       3.367           1.138           High Pulse Width  APM_206_128/CLK         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5_m1/gopapm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width  CLMS_270_281/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_270_281/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_266_285/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         u_DDR3_50H/pll_clkin
 CLMS_34_273/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_34_273/Q0                    tco                   0.221       3.700 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.774       5.474         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.222       5.696 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.671       7.367         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_276/Y3                    td                    0.360       7.727 f       _N26616_inv/gateop_perm/Z
                                   net (fanout=8)        0.357       8.084         _N26616          
 CLMA_30_281/COUT                  td                    0.387       8.471 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.471         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18860
                                   td                    0.044       8.515 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.515         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18862
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   8.515         Logic Levels: 3  
                                                                                   Logic: 1.234ns(24.504%), Route: 3.802ns(75.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMA_30_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.185      23.460                          
 clock uncertainty                                      -0.050      23.410                          

 Setup time                                             -0.128      23.282                          

 Data required time                                                 23.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.282                          
 Data arrival time                                                   8.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         u_DDR3_50H/pll_clkin
 CLMS_34_273/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_34_273/Q0                    tco                   0.221       3.700 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.774       5.474         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.222       5.696 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.671       7.367         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_276/Y3                    td                    0.360       7.727 f       _N26616_inv/gateop_perm/Z
                                   net (fanout=8)        0.357       8.084         _N26616          
 CLMA_30_281/COUT                  td                    0.387       8.471 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.471         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18860
 CLMA_30_285/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.471         Logic Levels: 3  
                                                                                   Logic: 1.190ns(23.838%), Route: 3.802ns(76.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMA_30_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.185      23.460                          
 clock uncertainty                                      -0.050      23.410                          

 Setup time                                             -0.132      23.278                          

 Data required time                                                 23.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.278                          
 Data arrival time                                                   8.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         u_DDR3_50H/pll_clkin
 CLMS_34_273/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_34_273/Q0                    tco                   0.221       3.700 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.774       5.474         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.222       5.696 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.671       7.367         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_276/Y3                    td                    0.360       7.727 f       _N26616_inv/gateop_perm/Z
                                   net (fanout=8)        0.272       7.999         _N26616          
                                   td                    0.368       8.367 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.367         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N18858
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.367         Logic Levels: 2  
                                                                                   Logic: 1.171ns(23.957%), Route: 3.717ns(76.043%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMA_30_281/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.185      23.460                          
 clock uncertainty                                      -0.050      23.410                          

 Setup time                                             -0.115      23.295                          

 Data required time                                                 23.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.295                          
 Data arrival time                                                   8.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.928                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_rotate/key_push_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl_rotate/key_push_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.466
  Launch Clock Delay      :  3.071
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=168)      2.196       3.071         nt_sys_clk       
 CLMA_78_100/CLK                                                           r       key_ctl_rotate/key_push_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_78_100/Q0                    tco                   0.179       3.250 f       key_ctl_rotate/key_push_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.309         rotate_ctrl[0]   
 CLMA_78_100/B4                                                            f       key_ctl_rotate/key_push_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.309         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=168)      2.435       3.466         nt_sys_clk       
 CLMA_78_100/CLK                                                           r       key_ctl_rotate/key_push_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.388       3.078                          
 clock uncertainty                                       0.000       3.078                          

 Hold time                                              -0.029       3.049                          

 Data required time                                                  3.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.049                          
 Data arrival time                                                   3.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_saturation/u_btn_deb/btn_in_reg[0]/opit_0/CLK
Endpoint    : key_ctl_saturation/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.026
  Launch Clock Delay      :  1.752
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=168)      0.877       1.752         nt_sys_clk       
 CLMA_302_128/CLK                                                          r       key_ctl_saturation/u_btn_deb/btn_in_reg[0]/opit_0/CLK

 CLMA_302_128/Q2                   tco                   0.180       1.932 f       key_ctl_saturation/u_btn_deb/btn_in_reg[0]/opit_0/Q
                                   net (fanout=1)        0.058       1.990         key_ctl_saturation/u_btn_deb/btn_in_reg [0]
 CLMA_302_128/A4                                                           f       key_ctl_saturation/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.990         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=168)      0.995       2.026         nt_sys_clk       
 CLMA_302_128/CLK                                                          r       key_ctl_saturation/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.267       1.759                          
 clock uncertainty                                       0.000       1.759                          

 Hold time                                              -0.029       1.730                          

 Data required time                                                  1.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.730                          
 Data arrival time                                                   1.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005       3.275         u_DDR3_50H/pll_clkin
 CLMA_30_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_285/Q3                    tco                   0.178       3.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.059       3.512         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt [0]
 CLMA_30_285/D4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.512         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         u_DDR3_50H/pll_clkin
 CLMA_30_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.204       3.275                          
 clock uncertainty                                       0.000       3.275                          

 Hold time                                              -0.028       3.247                          

 Data required time                                                  3.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.247                          
 Data arrival time                                                   3.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[88]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     0.925       6.736         ntclkbufg_1      
 CLMS_38_173/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/CLK

 CLMS_38_173/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly/opit_0_inv/Q
                                   net (fanout=18)       0.788       7.744         axi_wready       
 CLMS_46_229/Y2                    td                    0.150       7.894 f       fram_buf/wr_buf/wr_cell3/N134/gateop_perm/Z
                                   net (fanout=258)      2.005       9.899         fram_buf/wr_buf/wr_cell3/N134
 CLMS_150_281/Y0                   td                    0.380      10.279 f       fram_buf/wr_buf/N42_19[24]/gateop_perm/Z
                                   net (fanout=1)        0.684      10.963         fram_buf/wr_buf/_N42656
 CLMS_134_321/Y0                   td                    0.150      11.113 f       fram_buf/wr_buf/N42_20[24]/gateop_perm/Z
                                   net (fanout=1)        1.263      12.376         fram_buf/wr_buf/_N42912
 CLMA_30_320/Y0                    td                    0.162      12.538 r       fram_buf/wr_buf/N42_21[24]/gateop_perm/Z
                                   net (fanout=2)        0.268      12.806         axi_wdata[24]    
 CLMA_30_308/D4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[88]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.806         Logic Levels: 4  
                                                                                   Logic: 1.062ns(17.496%), Route: 5.008ns(82.504%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.005      16.497         ntclkbufg_1      
 CLMA_30_308/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[88]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Setup time                                             -0.092      16.374                          

 Data required time                                                 16.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.374                          
 Data arrival time                                                  12.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.568                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[248]/opit_0_inv_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.037       6.848         ntclkbufg_1      
 DRM_234_272/CLKB[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_272/QB0[2]                tco                   1.780       8.628 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=2)        1.780      10.408         fram_buf/wr_buf/wr_cell3/rd_wdata [56]
 CLMS_78_277/Y3                    td                    0.358      10.766 f       fram_buf/wr_buf/N42_19[56]/gateop_perm/Z
                                   net (fanout=1)        0.579      11.345         fram_buf/wr_buf/_N42688
 CLMA_78_328/Y3                    td                    0.151      11.496 f       fram_buf/wr_buf/N42_20[56]/gateop_perm/Z
                                   net (fanout=1)        0.695      12.191         fram_buf/wr_buf/_N42944
 CLMA_22_324/Y3                    td                    0.162      12.353 r       fram_buf/wr_buf/N42_21[56]/gateop_perm/Z
                                   net (fanout=2)        0.166      12.519         axi_wdata[56]    
 CLMS_22_321/D2                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[248]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  12.519         Logic Levels: 3  
                                                                                   Logic: 2.451ns(43.220%), Route: 3.220ns(56.780%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.005      16.497         ntclkbufg_1      
 CLMS_22_321/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[248]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Setup time                                             -0.283      16.183                          

 Data required time                                                 16.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.183                          
 Data arrival time                                                  12.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.664                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[217]/opit_0_inv_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.037       6.848         ntclkbufg_1      
 DRM_234_272/CLKB[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_272/QB0[10]               tco                   1.780       8.628 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/QB0[10]
                                   net (fanout=2)        1.401      10.029         fram_buf/wr_buf/wr_cell3/rd_wdata [153]
 CLMS_94_285/Y3                    td                    0.151      10.180 f       fram_buf/wr_buf/N42_19[153]/gateop_perm/Z
                                   net (fanout=1)        0.543      10.723         fram_buf/wr_buf/_N42785
 CLMA_94_324/Y1                    td                    0.244      10.967 f       fram_buf/wr_buf/N42_20[153]/gateop_perm/Z
                                   net (fanout=1)        0.916      11.883         fram_buf/wr_buf/_N43041
 CLMS_22_325/Y3                    td                    0.360      12.243 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[153]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.364      12.607         axi_wdata[153]   
 CLMA_30_321/A1                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[217]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  12.607         Logic Levels: 3  
                                                                                   Logic: 2.535ns(44.018%), Route: 3.224ns(55.982%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.005      16.497         ntclkbufg_1      
 CLMA_30_321/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[217]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Setup time                                             -0.191      16.275                          

 Data required time                                                 16.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.275                          
 Data arrival time                                                  12.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[187]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.497
  Clock Pessimism Removal :  -0.350

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.005       6.497         ntclkbufg_1      
 CLMA_58_276/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[187]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_276/Q1                    tco                   0.180       6.677 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[187]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       6.735         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [187]
 CLMA_58_276/C0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.735         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.037       6.848         ntclkbufg_1      
 CLMA_58_276/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.350       6.498                          
 clock uncertainty                                       0.200       6.698                          

 Hold time                                              -0.077       6.621                          

 Data required time                                                  6.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.621                          
 Data arrival time                                                   6.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[49]/opit_0_inv_MUX8TO1Q/I4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.751
  Launch Clock Delay      :  6.402
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     0.910       6.402         ntclkbufg_1      
 CLMA_30_77/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/CLK

 CLMA_30_77/Q0                     tco                   0.182       6.584 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/Q
                                   net (fanout=1)        0.061       6.645         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [9]
 CLMA_30_76/BD                                                             r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[49]/opit_0_inv_MUX8TO1Q/I4

 Data arrival time                                                   6.645         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.897%), Route: 0.061ns(25.103%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     0.940       6.751         ntclkbufg_1      
 CLMA_30_76/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[49]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                        -0.334       6.417                          
 clock uncertainty                                       0.200       6.617                          

 Hold time                                              -0.109       6.508                          

 Data required time                                                  6.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.508                          
 Data arrival time                                                   6.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     0.895       6.387         ntclkbufg_1      
 CLMS_46_125/CLK                                                           r       fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/CLK

 CLMS_46_125/Q0                    tco                   0.182       6.569 r       fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/Q0
                                   net (fanout=7)        0.066       6.635         fram_buf/rotate_buf/y_cnt [9]
 CLMS_46_125/A1                                                            r       fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/I01

 Data arrival time                                                   6.635         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.387%), Route: 0.066ns(26.613%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     0.925       6.736         ntclkbufg_1      
 CLMS_46_125/CLK                                                           r       fram_buf/rotate_buf/y_cnt[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.093       6.494                          

 Data required time                                                  6.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.494                          
 Data arrival time                                                   6.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_282_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_282_8/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.517       4.113         cmos1_href_d0    
 CLMA_294_32/Y2                    td                    0.264       4.377 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.392       4.769         cmos1_8_16bit/N11
 CLMA_302_12/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   4.769         Logic Levels: 1  
                                                                                   Logic: 0.485ns(34.792%), Route: 0.909ns(65.208%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N291            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_302_12/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.761                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_282_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_282_8/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.517       4.113         cmos1_href_d0    
 CLMA_294_32/Y2                    td                    0.264       4.377 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.392       4.769         cmos1_8_16bit/N11
 CLMA_302_12/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   4.769         Logic Levels: 1  
                                                                                   Logic: 0.485ns(34.792%), Route: 0.909ns(65.208%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N291            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_302_12/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.761                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_282_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_282_8/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.517       4.113         cmos1_href_d0    
 CLMA_294_32/Y2                    td                    0.264       4.377 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.392       4.769         cmos1_8_16bit/N11
 CLMA_302_12/CE                                                            f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   4.769         Logic Levels: 1  
                                                                                   Logic: 0.485ns(34.792%), Route: 0.909ns(65.208%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N291            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_302_12/CLK                                                           r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.761                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[5]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_6      
 CLMS_290_25/CLK                                                           r       cmos1_d_d0[5]/opit_0/CLK

 CLMS_290_25/Q0                    tco                   0.182       3.354 r       cmos1_d_d0[5]/opit_0/Q
                                   net (fanout=2)        0.135       3.489         cmos1_d_d0[5]    
 CLMS_294_29/M0                                                            r       cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/D

 Data arrival time                                                   3.489         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.413%), Route: 0.135ns(42.587%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMS_294_29/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_6      
 CLMA_282_52/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_282_52/Q0                    tco                   0.179       3.351 f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.410         cmos1_8_16bit/de_out1
 CLMA_282_52/A0                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_282_52/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.172                          
 clock uncertainty                                       0.200       3.372                          

 Hold time                                              -0.078       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/enble/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_6      
 CLMA_30_241/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK

 CLMA_30_241/Q0                    tco                   0.179       3.351 f       cmos1_8_16bit/enble/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.060       3.411         cmos1_8_16bit/enble
 CLMA_30_241/A0                                                            f       cmos1_8_16bit/enble/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.411         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.895%), Route: 0.060ns(25.105%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N291            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_30_241/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.172                          
 clock uncertainty                                       0.200       3.372                          

 Hold time                                              -0.078       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.871
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.911       2.939         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.939 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.932       3.871         ntclkbufg_7      
 CLMA_58_12/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_58_12/Q0                     tco                   0.221       4.092 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.482       4.574         cmos2_href_d0    
 CLMA_70_20/Y2                     td                    0.150       4.724 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.469       5.193         cmos2_8_16bit/N11
 CLMA_90_41/CE                                                             f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   5.193         Logic Levels: 1  
                                                                                   Logic: 0.371ns(28.064%), Route: 0.951ns(71.936%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748      14.520         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.520 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.415         ntclkbufg_7      
 CLMA_90_41/CLK                                                            r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.745                          
 clock uncertainty                                      -0.250      15.495                          

 Setup time                                             -0.476      15.019                          

 Data required time                                                 15.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.019                          
 Data arrival time                                                   5.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.826                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.871
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.911       2.939         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.939 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.932       3.871         ntclkbufg_7      
 CLMA_58_12/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_58_12/Q0                     tco                   0.221       4.092 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.482       4.574         cmos2_href_d0    
 CLMA_70_20/Y2                     td                    0.150       4.724 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.469       5.193         cmos2_8_16bit/N11
 CLMA_90_41/CE                                                             f       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CE

 Data arrival time                                                   5.193         Logic Levels: 1  
                                                                                   Logic: 0.371ns(28.064%), Route: 0.951ns(71.936%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748      14.520         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.520 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.415         ntclkbufg_7      
 CLMA_90_41/CLK                                                            r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.745                          
 clock uncertainty                                      -0.250      15.495                          

 Setup time                                             -0.476      15.019                          

 Data required time                                                 15.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.019                          
 Data arrival time                                                   5.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.826                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[11]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.871
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.911       2.939         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.939 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.932       3.871         ntclkbufg_7      
 CLMA_58_12/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_58_12/Q0                     tco                   0.221       4.092 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.482       4.574         cmos2_href_d0    
 CLMA_70_20/Y2                     td                    0.150       4.724 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.469       5.193         cmos2_8_16bit/N11
 CLMA_90_41/CE                                                             f       cmos2_8_16bit/pdata_out1[11]/opit_0_inv/CE

 Data arrival time                                                   5.193         Logic Levels: 1  
                                                                                   Logic: 0.371ns(28.064%), Route: 0.951ns(71.936%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748      14.520         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.520 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.415         ntclkbufg_7      
 CLMA_90_41/CLK                                                            r       cmos2_8_16bit/pdata_out1[11]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.745                          
 clock uncertainty                                      -0.250      15.495                          

 Setup time                                             -0.476      15.019                          

 Data required time                                                 15.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.019                          
 Data arrival time                                                   5.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.826                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[4]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.872
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748       2.620         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.620 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.902       3.522         ntclkbufg_7      
 CLMA_58_12/CLK                                                            r       cmos2_d_d0[4]/opit_0/CLK

 CLMA_58_12/Q1                     tco                   0.184       3.706 r       cmos2_d_d0[4]/opit_0/Q
                                   net (fanout=2)        0.284       3.990         cmos2_d_d0[4]    
 CLMA_62_20/M0                                                             r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/D

 Data arrival time                                                   3.990         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.316%), Route: 0.284ns(60.684%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.911       2.939         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.939 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.933       3.872         ntclkbufg_7      
 CLMA_62_20/CLK                                                            r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                        -0.330       3.542                          
 clock uncertainty                                       0.200       3.742                          

 Hold time                                              -0.011       3.731                          

 Data required time                                                  3.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.731                          
 Data arrival time                                                   3.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[6]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.899
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748       2.620         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.620 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.922       3.542         ntclkbufg_7      
 CLMA_74_40/CLK                                                            r       cmos2_d_d0[6]/opit_0/CLK

 CLMA_74_40/Q0                     tco                   0.182       3.724 r       cmos2_d_d0[6]/opit_0/Q
                                   net (fanout=2)        0.301       4.025         cmos2_d_d0[6]    
 CLMA_78_48/M1                                                             r       cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/D

 Data arrival time                                                   4.025         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.681%), Route: 0.301ns(62.319%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.911       2.939         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.939 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.960       3.899         ntclkbufg_7      
 CLMA_78_48/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
 clock pessimism                                        -0.330       3.569                          
 clock uncertainty                                       0.200       3.769                          

 Hold time                                              -0.011       3.758                          

 Data required time                                                  3.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.758                          
 Data arrival time                                                   4.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[9]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.908
  Launch Clock Delay      :  3.554
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748       2.620         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.620 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.934       3.554         ntclkbufg_7      
 CLMA_78_20/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK

 CLMA_78_20/Q0                     tco                   0.182       3.736 r       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.295       4.031         cmos2_8_16bit/pdata_i_reg [1]
 CLMA_78_32/M0                                                             r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/D

 Data arrival time                                                   4.031         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.155%), Route: 0.295ns(61.845%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.911       2.939         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.939 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.969       3.908         ntclkbufg_7      
 CLMA_78_32/CLK                                                            r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                        -0.334       3.574                          
 clock uncertainty                                       0.200       3.774                          

 Hold time                                              -0.011       3.763                          

 Data required time                                                  3.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.763                          
 Data arrival time                                                   4.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N291            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.950      15.670         ntclkbufg_2      
 CLMA_262_228/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_262_228/Q0                   tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       0.563      16.454         cmos1_mix/saturation_de
 CLMS_242_253/Y1                   td                    0.224      16.678 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N7/gateop_perm/Z
                                   net (fanout=25)       1.363      18.041         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en2
 CLMA_202_284/COUT                 td                    0.387      18.428 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.428         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11712
 CLMA_202_288/Y0                   td                    0.206      18.634 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.356      18.990         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [5]
 CLMS_198_285/Y2                   td                    0.150      19.140 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.473      19.613         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [5]
 CLMA_198_288/COUT                 td                    0.387      20.000 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.000         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_198_292/Y0                   td                    0.123      20.123 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.072      20.195         _N288            
 CLMA_198_292/C2                                                           r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L2

 Data arrival time                                                  20.195         Logic Levels: 6  
                                                                                   Logic: 1.698ns(37.525%), Route: 2.827ns(62.475%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N291            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.005      27.339         ntclkbufg_2      
 CLMA_198_292/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.286      27.625                          
 clock uncertainty                                      -0.250      27.375                          

 Setup time                                             -0.301      27.074                          

 Data required time                                                 27.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.074                          
 Data arrival time                                                  20.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.879                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N291            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.950      15.670         ntclkbufg_2      
 CLMA_262_228/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_262_228/Q0                   tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       0.563      16.454         cmos1_mix/saturation_de
 CLMS_242_253/Y3                   td                    0.151      16.605 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       0.917      17.522         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                   td                    0.368      17.890 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.890         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13172
 CLMA_282_232/COUT                 td                    0.044      17.934 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.934         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13174
                                   td                    0.044      17.978 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.978         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13176
 CLMA_282_236/Y2                   td                    0.202      18.180 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.254      18.434         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [7]
 CLMA_286_237/Y3                   td                    0.243      18.677 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[7]/gateop_perm/Z
                                   net (fanout=1)        0.523      19.200         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_290_236/COUT                 td                    0.397      19.597 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.597         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_290_240/Y0                   td                    0.123      19.720 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.151      19.871         _N287            
 CLMA_290_240/D0                                                           r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                  19.871         Logic Levels: 6  
                                                                                   Logic: 1.793ns(42.680%), Route: 2.408ns(57.320%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N291            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.895      27.229         ntclkbufg_2      
 CLMA_290_240/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.298      27.527                          
 clock uncertainty                                      -0.250      27.277                          

 Setup time                                             -0.151      27.126                          

 Data required time                                                 27.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.126                          
 Data arrival time                                                  19.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.255                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N291            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.950      15.670         ntclkbufg_2      
 CLMA_262_228/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_262_228/Q0                   tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=27)       0.563      16.454         cmos1_mix/saturation_de
 CLMS_242_253/Y1                   td                    0.224      16.678 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N7/gateop_perm/Z
                                   net (fanout=25)       1.363      18.041         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en2
 CLMA_202_284/COUT                 td                    0.387      18.428 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.428         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11712
 CLMA_202_288/Y0                   td                    0.206      18.634 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.356      18.990         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [5]
 CLMS_198_285/Y2                   td                    0.150      19.140 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.473      19.613         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [5]
 CLMA_198_288/COUT                 td                    0.387      20.000 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.000         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_198_292/CIN                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  20.000         Logic Levels: 5  
                                                                                   Logic: 1.575ns(36.374%), Route: 2.755ns(63.626%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N291            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.005      27.339         ntclkbufg_2      
 CLMA_198_292/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.286      27.625                          
 clock uncertainty                                      -0.250      27.375                          

 Setup time                                             -0.052      27.323                          

 Data required time                                                 27.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.323                          
 Data arrival time                                                  20.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.323                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_20_0/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N291            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.895       3.429         ntclkbufg_2      
 CLMA_266_84/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_266_84/Q0                    tco                   0.179       3.608 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.160       3.768         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_270_81/CE                                                            f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_20_0/ram32x1dp/WADM4

 Data arrival time                                                   3.768         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.802%), Route: 0.160ns(47.198%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N291            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.925       3.700         ntclkbufg_2      
 CLMS_270_81/CLK                                                           r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_20_0/ram32x1dp/WCLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                               0.293       3.941                          

 Data required time                                                  3.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.941                          
 Data arrival time                                                   3.768                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.173                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_2/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N291            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.895       3.429         ntclkbufg_2      
 CLMA_266_224/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_224/Q3                   tco                   0.178       3.607 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.163       3.770         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_262_225/CE                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_2/ram32x1dp/WADM4

 Data arrival time                                                   3.770         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.199%), Route: 0.163ns(47.801%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N291            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.925       3.700         ntclkbufg_2      
 CLMS_262_225/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_2/ram32x1dp/WCLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                               0.293       3.941                          

 Data required time                                                  3.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.941                          
 Data arrival time                                                   3.770                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_4/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N291            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.895       3.429         ntclkbufg_2      
 CLMA_266_224/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_224/Q3                   tco                   0.178       3.607 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.163       3.770         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_262_225/CE                                                           f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_4/ram32x1dp/WADM4

 Data arrival time                                                   3.770         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.199%), Route: 0.163ns(47.801%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N291            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.925       3.700         ntclkbufg_2      
 CLMS_262_225/CLK                                                          r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_4/ram32x1dp/WCLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                               0.293       3.941                          

 Data required time                                                  3.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.941                          
 Data arrival time                                                   3.770                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.664
  Launch Clock Delay      :  8.011
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.415      17.401         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.669 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.669         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.669 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.961         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.961 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.950      19.911         ntclkbufg_3      
 CLMS_102_197/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMS_102_197/Q0                   tco                   0.221      20.132 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       1.844      21.976         cmos2_mix/saturation_de
 CLMS_190_25/Y2                    td                    0.150      22.126 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=23)       0.725      22.851         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
 CLMA_250_37/Y6AB                  td                    0.101      22.952 f       CLKROUTE_7/Z     
                                   net (fanout=2)        0.409      23.361         ntR4948          
                                   td                    0.368      23.729 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.729         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13313
 CLMA_242_36/Y3                    td                    0.387      24.116 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.306      24.422         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [4]
 CLMS_226_41/Y2                    td                    0.379      24.801 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[4]/gateop_perm/Z
                                   net (fanout=1)        0.468      25.269         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [4]
 CLMA_230_41/COUT                  td                    0.169      25.438 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.438         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_230_45/Y0                    td                    0.123      25.561 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.151      25.712         _N16             
 CLMA_230_44/A4                                                            r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  25.712         Logic Levels: 6  
                                                                                   Logic: 1.898ns(32.718%), Route: 3.903ns(67.282%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414      28.086         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.286 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.286         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.286 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.569         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.569 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.895      30.464         ntclkbufg_3      
 CLMA_230_44/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.292      31.756                          
 clock uncertainty                                      -0.250      31.506                          

 Setup time                                             -0.093      31.413                          

 Data required time                                                 31.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.413                          
 Data arrival time                                                  25.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.701                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.664
  Launch Clock Delay      :  8.011
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.415      17.401         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.669 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.669         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.669 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.961         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.961 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.950      19.911         ntclkbufg_3      
 CLMS_102_197/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMS_102_197/Q0                   tco                   0.221      20.132 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       1.844      21.976         cmos2_mix/saturation_de
 CLMS_190_25/Y2                    td                    0.150      22.126 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=23)       1.040      23.166         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                   td                    0.368      23.534 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.534         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16632
 CLMA_130_20/COUT                  td                    0.044      23.578 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.578         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16634
 CLMA_130_24/Y0                    td                    0.206      23.784 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.168      23.952         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [5]
 CLMA_126_25/Y3                    td                    0.360      24.312 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[5]/gateop_perm/Z
                                   net (fanout=1)        0.365      24.677         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [5]
 CLMA_130_32/COUT                  td                    0.394      25.071 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.071         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_130_36/Y0                    td                    0.123      25.194 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.239      25.433         _N14             
 CLMA_126_37/A4                                                            r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  25.433         Logic Levels: 6  
                                                                                   Logic: 1.866ns(33.792%), Route: 3.656ns(66.208%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414      28.086         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.286 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.286         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.286 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.569         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.569 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.895      30.464         ntclkbufg_3      
 CLMA_126_37/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.292      31.756                          
 clock uncertainty                                      -0.250      31.506                          

 Setup time                                             -0.093      31.413                          

 Data required time                                                 31.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.413                          
 Data arrival time                                                  25.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.980                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/row_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.664
  Launch Clock Delay      :  8.011
  Clock Pessimism Removal :  1.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.415      17.401         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.669 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.669         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.669 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.961         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.961 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.950      19.911         ntclkbufg_3      
 CLMS_102_197/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMS_102_197/Q0                   tco                   0.221      20.132 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=62)       1.963      22.095         cmos2_mix/saturation_de
 CLMA_174_40/Y3                    td                    0.243      22.338 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N22/gateop_perm/Z
                                   net (fanout=2)        2.323      24.661         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N22
 CLMA_78_228/CECO                  td                    0.132      24.793 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/row_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      24.793         ntR2367          
 CLMA_78_232/CECO                  td                    0.132      24.925 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/row_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      24.925         ntR2366          
 CLMA_78_236/CECI                                                          f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/row_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.925         Logic Levels: 3  
                                                                                   Logic: 0.728ns(14.519%), Route: 4.286ns(85.481%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414      28.086         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.286 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.286         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.286 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.569         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.569 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.895      30.464         ntclkbufg_3      
 CLMA_78_236/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/row_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.304      31.768                          
 clock uncertainty                                      -0.250      31.518                          

 Setup time                                             -0.576      30.942                          

 Data required time                                                 30.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.942                          
 Data arrival time                                                  24.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.017                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_30_4/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.435
  Launch Clock Delay      :  6.774
  Clock Pessimism Removal :  -0.642

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414       4.286         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.486 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.486         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.486 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.769         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.769 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.005       6.774         ntclkbufg_3      
 CLMA_102_256/CLK                                                          r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_102_256/Q3                   tco                   0.178       6.952 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=354)      0.232       7.184         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_98_253/CE                                                            f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_30_4/ram32x1dp/WADM4

 Data arrival time                                                   7.184         Logic Levels: 0  
                                                                                   Logic: 0.178ns(43.415%), Route: 0.232ns(56.585%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.796       4.824         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.092 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.092         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.092 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.398         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.398 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.037       7.435         ntclkbufg_3      
 CLMS_98_253/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_30_4/ram32x1dp/WCLK
 clock pessimism                                        -0.642       6.793                          
 clock uncertainty                                       0.200       6.993                          

 Hold time                                               0.293       7.286                          

 Data required time                                                  7.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.286                          
 Data arrival time                                                   7.184                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.102                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_11_1/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.435
  Launch Clock Delay      :  6.774
  Clock Pessimism Removal :  -0.642

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414       4.286         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.486 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.486         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.486 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.769         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.769 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.005       6.774         ntclkbufg_3      
 CLMA_98_324/CLK                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_98_324/Q3                    tco                   0.178       6.952 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=354)      0.248       7.200         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_102_329/CE                                                           f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_11_1/ram32x1dp/WADM4

 Data arrival time                                                   7.200         Logic Levels: 0  
                                                                                   Logic: 0.178ns(41.784%), Route: 0.248ns(58.216%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.796       4.824         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.092 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.092         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.092 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.398         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.398 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.037       7.435         ntclkbufg_3      
 CLMS_102_329/CLK                                                          r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_11_1/ram32x1dp/WCLK
 clock pessimism                                        -0.642       6.793                          
 clock uncertainty                                       0.200       6.993                          

 Hold time                                               0.293       7.286                          

 Data required time                                                  7.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.286                          
 Data arrival time                                                   7.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.086                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_0/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.323
  Launch Clock Delay      :  6.664
  Clock Pessimism Removal :  -0.644

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414       4.286         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.486 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.486         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.486 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.769         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.769 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.895       6.664         ntclkbufg_3      
 CLMA_214_44/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_214_44/Q3                    tco                   0.178       6.842 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=162)      0.244       7.086         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_214_45/CE                                                            f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_0/ram32x1dp/WADM4

 Data arrival time                                                   7.086         Logic Levels: 0  
                                                                                   Logic: 0.178ns(42.180%), Route: 0.244ns(57.820%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.796       4.824         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.092 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.092         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.092 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.398         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.398 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.925       7.323         ntclkbufg_3      
 CLMS_214_45/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_5_0/ram32x1dp/WCLK
 clock pessimism                                        -0.644       6.679                          
 clock uncertainty                                       0.200       6.879                          

 Hold time                                               0.293       7.172                          

 Data required time                                                  7.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.172                          
 Data arrival time                                                   7.086                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.086                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[12]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.949       3.117         ntclkbufg_4      
 DRM_54_4/CLKB[0]                                                          r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_54_4/QB0[0]                   tco                   1.780       4.897 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        1.679       6.576         fram_buf/rd_buf/rotate_cell/rd_data1 [12]
 CLMA_230_13/Y1                    td                    0.151       6.727 f       fram_buf/rd_buf/rotate_cell/N150_5[12]/gateop_perm/Z
                                   net (fanout=1)        1.168       7.895         fram_buf/rd_buf/rd_data4 [12]
 CLMA_230_120/Y2                   td                    0.162       8.057 r       fram_buf/rd_buf/N32_8[12]/gateop_perm/Z
                                   net (fanout=1)        0.289       8.346         fram_buf/rd_buf/_N41296
 CLMA_242_120/Y1                   td                    0.151       8.497 f       fram_buf/rd_buf/N32_9[12]/gateop_perm/Z
                                   net (fanout=1)        0.257       8.754         fram_buf/rd_buf/_N41362
 CLMA_242_124/D0                                                           f       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   8.754         Logic Levels: 3  
                                                                                   Logic: 2.244ns(39.808%), Route: 3.393ns(60.192%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 CLMA_242_124/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Setup time                                             -0.148      15.585                          

 Data required time                                                 15.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.585                          
 Data arrival time                                                   8.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.831                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.144
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.976       3.144         ntclkbufg_4      
 DRM_82_24/CLKB[0]                                                         r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_82_24/QB0[0]                  tco                   1.780       4.924 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        1.930       6.854         fram_buf/rd_buf/rotate_cell/rd_data1 [10]
 CLMA_230_93/Y3                    td                    0.162       7.016 r       fram_buf/rd_buf/rotate_cell/N150_5[10]/gateop_perm/Z
                                   net (fanout=1)        0.244       7.260         fram_buf/rd_buf/rd_data4 [10]
 CLMS_226_97/Y1                    td                    0.151       7.411 f       fram_buf/rd_buf/N32_8[10]/gateop_perm/Z
                                   net (fanout=1)        0.500       7.911         fram_buf/rd_buf/_N41294
 CLMA_230_121/Y1                   td                    0.151       8.062 f       fram_buf/rd_buf/N32_9[10]/gateop_perm/Z
                                   net (fanout=1)        0.655       8.717         fram_buf/rd_buf/_N41360
 CLMA_274_116/B0                                                           f       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   8.717         Logic Levels: 3  
                                                                                   Logic: 2.244ns(40.266%), Route: 3.329ns(59.734%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 CLMA_274_116/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Setup time                                             -0.149      15.584                          

 Data required time                                                 15.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.584                          
 Data arrival time                                                   8.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.867                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[4]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.109
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.941       3.109         ntclkbufg_4      
 DRM_26_4/CLKB[0]                                                          r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_4/QB0[0]                   tco                   1.780       4.889 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        1.630       6.519         fram_buf/rd_buf/rotate_cell/rd_data1 [4]
 CLMS_170_33/Y2                    td                    0.227       6.746 f       fram_buf/rd_buf/rotate_cell/N150_5[4]/gateop_perm/Z
                                   net (fanout=1)        0.557       7.303         fram_buf/rd_buf/rd_data4 [4]
 CLMA_174_76/Y3                    td                    0.222       7.525 f       fram_buf/rd_buf/N32_8[4]/gateop_perm/Z
                                   net (fanout=1)        0.168       7.693         fram_buf/rd_buf/_N41288
 CLMS_174_73/Y3                    td                    0.358       8.051 f       fram_buf/rd_buf/N32_9[4]/gateop_perm/Z
                                   net (fanout=1)        0.631       8.682         fram_buf/rd_buf/_N41354
 CLMS_174_117/C0                                                           f       fram_buf/rd_buf/genblk1.read_data[4]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   8.682         Logic Levels: 3  
                                                                                   Logic: 2.587ns(46.420%), Route: 2.986ns(53.580%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 CLMS_174_117/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Setup time                                             -0.154      15.579                          

 Data required time                                                 15.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.579                          
 Data arrival time                                                   8.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.897                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_70_108/CLK                                                           r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_70_108/Q3                    tco                   0.178       3.064 f       sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.061       3.125         sync_vg/h_count [0]
 CLMA_70_108/D4                                                            f       sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_70_108/CLK                                                           r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_90_109/CLK                                                           r       fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/CLK

 CLMA_90_109/Q3                    tco                   0.178       3.064 f       fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/Q
                                   net (fanout=36)       0.065       3.129         fram_buf/rd_buf/rotate_cell/rd_en_buf2
 CLMA_90_109/D4                                                            f       fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.251%), Route: 0.065ns(26.749%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_90_109/CLK                                                           r       fram_buf/rd_buf/rotate_cell/rd_en_buf2/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_cnt_buf2/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_addr2[2]/opit_0_L5Q_perm/L0
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_90_109/CLK                                                           r       fram_buf/rd_buf/rotate_cell/rd_cnt_buf2/opit_0_L5Q_perm/CLK

 CLMA_90_109/Q1                    tco                   0.180       3.066 f       fram_buf/rd_buf/rotate_cell/rd_cnt_buf2/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       3.128         fram_buf/rd_buf/rotate_cell/rd_cnt_buf2
 CLMA_90_108/C0                                                            f       fram_buf/rd_buf/rotate_cell/rd_addr2[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_90_108/CLK                                                           r       fram_buf/rd_buf/rotate_cell/rd_addr2[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.077       2.824                          

 Data required time                                                  2.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.824                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_298_172/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_172/Q2                   tco                   0.224       3.313 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.188       3.501         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_290_173/Y2                   td                    0.381       3.882 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.253       4.135         ms72xx_ctl/ms7200_ctl/_N94618
 CLMS_290_169/Y1                   td                    0.151       4.286 f       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.377       4.663         ms72xx_ctl/ms7200_ctl/_N94747
 CLMS_294_181/Y2                   td                    0.150       4.813 f       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.633       5.446         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_169/Y1                   td                    0.360       5.806 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.407       6.213         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_176/Y0                   td                    0.150       6.363 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.498       6.861         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_310_192/CECO                 td                    0.132       6.993 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.993         ntR2617          
 CLMA_310_196/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.993         Logic Levels: 6  
                                                                                   Logic: 1.548ns(39.652%), Route: 2.356ns(60.348%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N293            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMA_310_196/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.344                          
 Data arrival time                                                   6.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.351                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_298_172/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_172/Q2                   tco                   0.224       3.313 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.188       3.501         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_290_173/Y2                   td                    0.381       3.882 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.253       4.135         ms72xx_ctl/ms7200_ctl/_N94618
 CLMS_290_169/Y1                   td                    0.151       4.286 f       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.377       4.663         ms72xx_ctl/ms7200_ctl/_N94747
 CLMS_294_181/Y2                   td                    0.150       4.813 f       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.633       5.446         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_169/Y1                   td                    0.360       5.806 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.407       6.213         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_176/Y0                   td                    0.150       6.363 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.498       6.861         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_310_192/CECO                 td                    0.132       6.993 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.993         ntR2617          
 CLMA_310_196/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.993         Logic Levels: 6  
                                                                                   Logic: 1.548ns(39.652%), Route: 2.356ns(60.348%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N293            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMA_310_196/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.344                          
 Data arrival time                                                   6.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.351                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_298_172/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_172/Q2                   tco                   0.224       3.313 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.188       3.501         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_290_173/Y2                   td                    0.381       3.882 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.253       4.135         ms72xx_ctl/ms7200_ctl/_N94618
 CLMS_290_169/Y1                   td                    0.151       4.286 f       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.377       4.663         ms72xx_ctl/ms7200_ctl/_N94747
 CLMS_294_181/Y2                   td                    0.150       4.813 f       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.633       5.446         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_169/Y1                   td                    0.360       5.806 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.407       6.213         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_176/Y0                   td                    0.150       6.363 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.498       6.861         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_310_192/CECO                 td                    0.132       6.993 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.993         ntR2617          
 CLMA_310_196/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.993         Logic Levels: 6  
                                                                                   Logic: 1.548ns(39.652%), Route: 2.356ns(60.348%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N293            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMA_310_196/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.344                          
 Data arrival time                                                   6.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.351                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMA_310_172/CLK                                                          r       ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_172/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.119         ms72xx_ctl/iic_dri_rx/state_reg [0]
 CLMA_310_172/D4                                                           f       ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_310_172/CLK                                                          r       ms72xx_ctl/iic_dri_rx/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMS_314_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_314_153/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.121         ms72xx_ctl/iic_dri_tx/twr_cnt [3]
 CLMS_314_153/D4                                                           f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.121         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMS_314_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/D
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMA_322_168/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK

 CLMA_322_168/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.191         ms72xx_ctl/iic_dri_rx/receiv_data [3]
 CLMA_322_168/CD                                                           f       ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/D

 Data arrival time                                                   3.191         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.605%), Route: 0.131ns(42.395%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_322_168/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.271       3.593         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y1                    td                    0.360       3.953 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.169       4.122         coms1_reg_config/_N1928
 CLMS_218_17/Y3                    td                    0.360       4.482 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.483       4.965         coms1_reg_config/N8
                                   td                    0.368       5.333 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.333         coms1_reg_config/_N16643
 CLMA_222_12/COUT                  td                    0.044       5.377 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.377         coms1_reg_config/_N16645
                                   td                    0.044       5.421 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.421         coms1_reg_config/_N16647
 CLMA_222_16/COUT                  td                    0.044       5.465 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.465         coms1_reg_config/_N16649
 CLMA_222_20/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.465         Logic Levels: 4  
                                                                                   Logic: 1.443ns(60.989%), Route: 0.923ns(39.011%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N293            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.206      43.098                          
 clock uncertainty                                      -0.150      42.948                          

 Setup time                                             -0.132      42.816                          

 Data required time                                                 42.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.816                          
 Data arrival time                                                   5.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.351                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.271       3.593         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y1                    td                    0.360       3.953 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.169       4.122         coms1_reg_config/_N1928
 CLMS_218_17/Y3                    td                    0.360       4.482 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.483       4.965         coms1_reg_config/N8
                                   td                    0.368       5.333 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.333         coms1_reg_config/_N16643
 CLMA_222_12/COUT                  td                    0.044       5.377 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.377         coms1_reg_config/_N16645
                                   td                    0.044       5.421 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.421         coms1_reg_config/_N16647
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.421         Logic Levels: 3  
                                                                                   Logic: 1.399ns(60.250%), Route: 0.923ns(39.750%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N293            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.128      42.806                          

 Data required time                                                 42.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.806                          
 Data arrival time                                                   5.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.385                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.271       3.593         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y1                    td                    0.360       3.953 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.169       4.122         coms1_reg_config/_N1928
 CLMS_218_17/Y3                    td                    0.360       4.482 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.483       4.965         coms1_reg_config/N8
                                   td                    0.368       5.333 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.333         coms1_reg_config/_N16643
 CLMA_222_12/COUT                  td                    0.044       5.377 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.377         coms1_reg_config/_N16645
 CLMA_222_16/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.377         Logic Levels: 3  
                                                                                   Logic: 1.355ns(59.482%), Route: 0.923ns(40.518%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N293            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.425                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMA_222_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_222_12/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.062       3.136         coms1_reg_config/clock_20k_cnt [1]
 CLMA_222_12/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_222_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_222_16/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.136         coms1_reg_config/clock_20k_cnt [5]
 CLMA_222_16/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_222_20/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.136         coms1_reg_config/clock_20k_cnt [9]
 CLMA_222_20/A1                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/N727_1/iGopDrm/CLKA
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[26]/opit_0/D
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.132
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.037       4.132         ntclkbufg_0      
 DRM_278_252/CLKA[0]                                                       r       hdmi_in/N727_1/iGopDrm/CLKA

 DRM_278_252/QA0[2]                tco                   0.537       4.669 f       hdmi_in/N727_1/iGopDrm/DOA[2]
                                   net (fanout=640)      2.127       6.796         hdmi_in/offset_x [4]
 CLMA_302_69/L7OUT                 td                    0.411       7.207 f       hdmi_in/u_delay_laps/N3211_142[15]_muxf7/Fother
                                   net (fanout=1)        0.000       7.207         L7OUT36          
 CLMA_302_68/Y3                    td                    0.123       7.330 f       hdmi_in/u_delay_laps/N3211_158[15]_muxf8/F
                                   net (fanout=1)        1.675       9.005         hdmi_in/u_delay_laps/_N31676
 CLMA_174_160/Y6AB                 td                    0.347       9.352 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[10]/opit_0_MUX8TO1Q/F
                                   net (fanout=1)        0.079       9.431         hdmi_rgb[15]     
 CLMS_174_161/M2                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[26]/opit_0/D

 Data arrival time                                                   9.431         Logic Levels: 3  
                                                                                   Logic: 1.418ns(26.760%), Route: 3.881ns(73.240%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.895      10.458         ntclkbufg_0      
 CLMS_174_161/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[26]/opit_0/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.068      10.406                          

 Data required time                                                 10.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.406                          
 Data arrival time                                                   9.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.975                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/N727_1/iGopDrm/CLKA
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[10]/opit_0_MUX8TO1Q/S00
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.132
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.037       4.132         ntclkbufg_0      
 DRM_278_252/CLKA[0]                                                       r       hdmi_in/N727_1/iGopDrm/CLKA

 DRM_278_252/QA0[2]                tco                   0.537       4.669 f       hdmi_in/N727_1/iGopDrm/DOA[2]
                                   net (fanout=640)      2.127       6.796         hdmi_in/offset_x [4]
 CLMA_302_69/L7OUT                 td                    0.411       7.207 f       hdmi_in/u_delay_laps/N3211_142[15]_muxf7/Fother
                                   net (fanout=1)        0.000       7.207         L7OUT36          
 CLMA_302_68/Y3                    td                    0.123       7.330 f       hdmi_in/u_delay_laps/N3211_158[15]_muxf8/F
                                   net (fanout=1)        1.675       9.005         hdmi_in/u_delay_laps/_N31676
 CLMA_174_160/A3                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[10]/opit_0_MUX8TO1Q/S00

 Data arrival time                                                   9.005         Logic Levels: 2  
                                                                                   Logic: 1.071ns(21.978%), Route: 3.802ns(78.022%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.895      10.458         ntclkbufg_0      
 CLMA_174_160/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[10]/opit_0_MUX8TO1Q/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.313      10.161                          

 Data required time                                                 10.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.161                          
 Data arrival time                                                   9.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.156                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/N727_1/iGopDrm/CLKA
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/D
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.132
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.037       4.132         ntclkbufg_0      
 DRM_278_252/CLKA[0]                                                       r       hdmi_in/N727_1/iGopDrm/CLKA

 DRM_278_252/QA0[2]                tco                   0.537       4.669 f       hdmi_in/N727_1/iGopDrm/DOA[2]
                                   net (fanout=640)      2.230       6.899         hdmi_in/offset_x [4]
 CLMA_114_228/Y1                   td                    0.469       7.368 f       hdmi_in/u_delay_laps/N3211_31[5]_muxf7/F
                                   net (fanout=1)        1.299       8.667         hdmi_in/u_delay_laps/_N28618
 CLMA_166_140/Y6CD                 td                    0.231       8.898 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[2]/opit_0_MUX8TO1Q/F
                                   net (fanout=1)        0.181       9.079         hdmi_rgb[5]      
 CLMA_166_136/M2                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/D

 Data arrival time                                                   9.079         Logic Levels: 2  
                                                                                   Logic: 1.237ns(25.005%), Route: 3.710ns(74.995%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.895      10.458         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[18]/opit_0/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.068      10.406                          

 Data required time                                                 10.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.406                          
 Data arrival time                                                   9.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.327                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.895       3.724         ntclkbufg_0      
 CLMS_150_217/CLK                                                          r       fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/CLK

 CLMS_150_217/Q0                   tco                   0.179       3.903 f       fram_buf/wr_buf/wr_cell2/x_cnt[10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.061       3.964         fram_buf/wr_buf/wr_cell2/x_cnt [9]
 CLMA_150_216/A0                                                           f       fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.964         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.925       4.020         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/rd_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                              -0.078       3.861                          

 Data required time                                                  3.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.861                          
 Data arrival time                                                   3.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_delay_laps/data[86][7]/opit_0_inv/CLK
Endpoint    : hdmi_in/u_delay_laps/data[87][7]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.895       3.724         ntclkbufg_0      
 CLMA_154_80/CLK                                                           r       hdmi_in/u_delay_laps/data[86][7]/opit_0_inv/CLK

 CLMA_154_80/Y2                    tco                   0.228       3.952 f       hdmi_in/u_delay_laps/data[86][7]/opit_0_inv/Q
                                   net (fanout=1)        0.130       4.082         hdmi_in/u_delay_laps/data[86] [7]
 CLMA_154_81/AD                                                            f       hdmi_in/u_delay_laps/data[87][7]/opit_0_inv/D

 Data arrival time                                                   4.082         Logic Levels: 0  
                                                                                   Logic: 0.228ns(63.687%), Route: 0.130ns(36.313%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.925       4.020         ntclkbufg_0      
 CLMA_154_81/CLK                                                           r       hdmi_in/u_delay_laps/data[87][7]/opit_0_inv/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                               0.040       3.979                          

 Data required time                                                  3.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.979                          
 Data arrival time                                                   4.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_delay_laps/data[139][12]/opit_0_inv/CLK
Endpoint    : hdmi_in/u_delay_laps/data[140][12]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.895       3.724         ntclkbufg_0      
 CLMA_290_164/CLK                                                          r       hdmi_in/u_delay_laps/data[139][12]/opit_0_inv/CLK

 CLMA_290_164/Y2                   tco                   0.228       3.952 f       hdmi_in/u_delay_laps/data[139][12]/opit_0_inv/Q
                                   net (fanout=1)        0.130       4.082         hdmi_in/u_delay_laps/data[139] [12]
 CLMS_290_165/AD                                                           f       hdmi_in/u_delay_laps/data[140][12]/opit_0_inv/D

 Data arrival time                                                   4.082         Logic Levels: 0  
                                                                                   Logic: 0.228ns(63.687%), Route: 0.130ns(36.313%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.925       4.020         ntclkbufg_0      
 CLMS_290_165/CLK                                                          r       hdmi_in/u_delay_laps/data[140][12]/opit_0_inv/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                               0.040       3.979                          

 Data required time                                                  3.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.979                          
 Data arrival time                                                   4.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_230_328/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_230_328/Q1                   tco                   0.223       7.069 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.283       7.352         ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_226_333/Y1                   td                    0.360       7.712 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.365       8.077         ethernet_test/eth_udp_test/_N109242
 CLMS_226_341/Y2                   td                    0.264       8.341 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.155       8.496         ethernet_test/eth_udp_test/_N109266
 CLMS_226_341/Y3                   td                    0.151       8.647 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.435       9.082         ethernet_test/eth_udp_test/N710 [5]
 CLMS_242_329/Y2                   td                    0.381       9.463 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.354       9.817         ethernet_test/eth_udp_test/_N41111
                                   td                    0.368      10.185 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.185         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_242_328/COUT                 td                    0.044      10.229 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.229         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_242_332/Y0                   td                    0.206      10.435 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.376      10.811         ethernet_test/eth_udp_test/N94
 CLMA_230_337/Y2                   td                    0.150      10.961 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.257      11.218         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_230_328/RSCO                 td                    0.113      11.331 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.331         ntR497           
 CLMA_230_332/RSCO                 td                    0.113      11.444 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.444         ntR496           
 CLMA_230_336/RSCO                 td                    0.113      11.557 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.557         ntR495           
 CLMA_230_340/RSCO                 td                    0.113      11.670 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.670         ntR494           
 CLMA_230_344/RSCO                 td                    0.113      11.783 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.783         ntR493           
 CLMA_230_348/RSCO                 td                    0.113      11.896 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.896         ntR492           
 CLMA_230_352/RSCO                 td                    0.113      12.009 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.009         ntR491           
 CLMA_230_356/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  12.009         Logic Levels: 14 
                                                                                   Logic: 2.938ns(56.905%), Route: 2.225ns(43.095%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005    1005.760         ethernet_test/rgmii_clk
 CLMA_230_356/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.071    1006.831                          
 clock uncertainty                                      -0.050    1006.781                          

 Setup time                                             -0.269    1006.512                          

 Data required time                                               1006.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.512                          
 Data arrival time                                                  12.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.503                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_230_328/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_230_328/Q1                   tco                   0.223       7.069 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.283       7.352         ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_226_333/Y1                   td                    0.360       7.712 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.365       8.077         ethernet_test/eth_udp_test/_N109242
 CLMS_226_341/Y2                   td                    0.264       8.341 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.155       8.496         ethernet_test/eth_udp_test/_N109266
 CLMS_226_341/Y3                   td                    0.151       8.647 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.435       9.082         ethernet_test/eth_udp_test/N710 [5]
 CLMS_242_329/Y2                   td                    0.381       9.463 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.354       9.817         ethernet_test/eth_udp_test/_N41111
                                   td                    0.368      10.185 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.185         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_242_328/COUT                 td                    0.044      10.229 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.229         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_242_332/Y0                   td                    0.206      10.435 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.376      10.811         ethernet_test/eth_udp_test/N94
 CLMA_230_337/Y2                   td                    0.150      10.961 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.257      11.218         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_230_328/RSCO                 td                    0.113      11.331 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.331         ntR497           
 CLMA_230_332/RSCO                 td                    0.113      11.444 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.444         ntR496           
 CLMA_230_336/RSCO                 td                    0.113      11.557 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.557         ntR495           
 CLMA_230_340/RSCO                 td                    0.113      11.670 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.670         ntR494           
 CLMA_230_344/RSCO                 td                    0.113      11.783 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.783         ntR493           
 CLMA_230_348/RSCO                 td                    0.113      11.896 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.896         ntR492           
 CLMA_230_352/RSCO                 td                    0.113      12.009 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.009         ntR491           
 CLMA_230_356/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  12.009         Logic Levels: 14 
                                                                                   Logic: 2.938ns(56.905%), Route: 2.225ns(43.095%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005    1005.760         ethernet_test/rgmii_clk
 CLMA_230_356/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.071    1006.831                          
 clock uncertainty                                      -0.050    1006.781                          

 Setup time                                             -0.269    1006.512                          

 Data required time                                               1006.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.512                          
 Data arrival time                                                  12.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.503                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_230_328/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_230_328/Q1                   tco                   0.223       7.069 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.283       7.352         ethernet_test/eth_udp_test/wait_cnt [2]
 CLMS_226_333/Y1                   td                    0.360       7.712 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.365       8.077         ethernet_test/eth_udp_test/_N109242
 CLMS_226_341/Y2                   td                    0.264       8.341 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.155       8.496         ethernet_test/eth_udp_test/_N109266
 CLMS_226_341/Y3                   td                    0.151       8.647 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.435       9.082         ethernet_test/eth_udp_test/N710 [5]
 CLMS_242_329/Y2                   td                    0.381       9.463 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.354       9.817         ethernet_test/eth_udp_test/_N41111
                                   td                    0.368      10.185 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.185         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_242_328/COUT                 td                    0.044      10.229 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.229         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_242_332/Y0                   td                    0.206      10.435 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.376      10.811         ethernet_test/eth_udp_test/N94
 CLMA_230_337/Y2                   td                    0.150      10.961 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.257      11.218         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_230_328/RSCO                 td                    0.113      11.331 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.331         ntR497           
 CLMA_230_332/RSCO                 td                    0.113      11.444 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.444         ntR496           
 CLMA_230_336/RSCO                 td                    0.113      11.557 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.557         ntR495           
 CLMA_230_340/RSCO                 td                    0.113      11.670 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.670         ntR494           
 CLMA_230_344/RSCO                 td                    0.113      11.783 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.783         ntR493           
 CLMA_230_348/RSCO                 td                    0.113      11.896 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.896         ntR492           
 CLMA_230_352/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS

 Data arrival time                                                  11.896         Logic Levels: 13 
                                                                                   Logic: 2.825ns(55.941%), Route: 2.225ns(44.059%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005    1005.760         ethernet_test/rgmii_clk
 CLMA_230_352/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/CLK
 clock pessimism                                         1.071    1006.831                          
 clock uncertainty                                      -0.050    1006.781                          

 Setup time                                             -0.269    1006.512                          

 Data required time                                               1006.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.512                          
 Data arrival time                                                  11.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.616                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_tx_data[5]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005       5.760         ethernet_test/rgmii_clk
 CLMA_274_304/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[5]/opit_0_L5Q_perm/CLK

 CLMA_274_304/Q0                   tco                   0.179       5.939 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       5.997         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp_tx_data [5]
 CLMS_274_305/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_tx_data[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.997         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMS_274_305/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_tx_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.029       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   5.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[14]/opit_0_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[22]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005       5.760         ethernet_test/rgmii_clk
 CLMA_302_357/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[14]/opit_0_L5Q_perm/CLK

 CLMA_302_357/Q2                   tco                   0.180       5.940 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[14]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       5.998         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp [14]
 CLMA_302_356/A4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[22]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.998         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_302_356/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/crc32_gen/crc_temp[22]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.029       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   5.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[23]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[23]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005       5.760         ethernet_test/rgmii_clk
 CLMA_310_344/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[23]/opit_0_inv/CLK

 CLMA_310_344/Q0                   tco                   0.179       5.939 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[23]/opit_0_inv/Q
                                   net (fanout=2)        0.062       6.001         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [23]
 CLMS_310_345/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[23]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.001         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMS_310_345/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.029       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   6.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_294_144/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_294_144/Q1                   tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=747)      3.129       6.719         u_DDR3_50H/ddr_rstn
 CLMA_30_324/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                   6.719         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.653%), Route: 3.129ns(93.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMA_30_324/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Recovery time                                          -0.476      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   6.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_294_144/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_294_144/Q1                   tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=747)      3.129       6.719         u_DDR3_50H/ddr_rstn
 CLMA_30_324/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.719         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.653%), Route: 3.129ns(93.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMA_30_324/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Recovery time                                          -0.476      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   6.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_294_144/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_294_144/Q1                   tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=747)      3.129       6.719         u_DDR3_50H/ddr_rstn
 CLMA_30_324/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.719         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.653%), Route: 3.129ns(93.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMA_30_324/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Recovery time                                          -0.476      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   6.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005       3.275         u_DDR3_50H/pll_clkin
 CLMA_30_276/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_276/Q1                    tco                   0.184       3.459 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.280       3.739         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_34_284/RSCO                  td                    0.092       3.831 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.831         ntR2228          
 CLMA_34_288/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.831         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.640%), Route: 0.280ns(50.360%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         u_DDR3_50H/pll_clkin
 CLMA_34_288/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005       3.275         u_DDR3_50H/pll_clkin
 CLMA_30_276/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_276/Q1                    tco                   0.184       3.459 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.280       3.739         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_34_284/RSCO                  td                    0.092       3.831 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.831         ntR2228          
 CLMA_34_288/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.831         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.640%), Route: 0.280ns(50.360%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         u_DDR3_50H/pll_clkin
 CLMA_34_288/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005       3.275         u_DDR3_50H/pll_clkin
 CLMA_30_276/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_276/Q1                    tco                   0.184       3.459 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.280       3.739         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_34_284/RSCO                  td                    0.092       3.831 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.831         ntR2228          
 CLMA_34_288/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.831         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.640%), Route: 0.280ns(50.360%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         u_DDR3_50H/pll_clkin
 CLMA_34_288/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[1]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.037       6.848         ntclkbufg_1      
 CLMS_34_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_285/Q1                    tco                   0.223       7.071 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=780)      1.320       8.391         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_201/RSCO                  td                    0.105       8.496 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.496         ntR1819          
 CLMS_10_205/RSCO                  td                    0.105       8.601 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.601         ntR1818          
 CLMS_10_209/RSCO                  td                    0.105       8.706 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.706         ntR1817          
 CLMS_10_213/RSCO                  td                    0.105       8.811 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.811         ntR1816          
 CLMS_10_217/RSCO                  td                    0.105       8.916 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.916         ntR1815          
 CLMS_10_221/RSCO                  td                    0.105       9.021 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.021         ntR1814          
 CLMS_10_225/RSCO                  td                    0.105       9.126 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.126         ntR1813          
 CLMS_10_229/RSCO                  td                    0.105       9.231 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       9.231         ntR1812          
 CLMS_10_233/RSCO                  td                    0.105       9.336 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.336         ntR1811          
 CLMS_10_237/RSCO                  td                    0.105       9.441 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.441         ntR1810          
 CLMS_10_241/RSCO                  td                    0.105       9.546 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.546         ntR1809          
 CLMS_10_245/RSCO                  td                    0.105       9.651 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.651         ntR1808          
 CLMS_10_249/RSCO                  td                    0.105       9.756 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.756         ntR1807          
 CLMS_10_253/RSCO                  td                    0.105       9.861 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       9.861         ntR1806          
 CLMS_10_257/RSCO                  td                    0.105       9.966 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.966         ntR1805          
 CLMS_10_261/RSCO                  td                    0.105      10.071 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.071         ntR1804          
 CLMS_10_265/RSCO                  td                    0.105      10.176 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.176         ntR1803          
 CLMS_10_269/RSCO                  td                    0.105      10.281 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      10.281         ntR1802          
 CLMS_10_273/RSCO                  td                    0.105      10.386 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.386         ntR1801          
 CLMS_10_277/RSCO                  td                    0.105      10.491 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000      10.491         ntR1800          
 CLMS_10_281/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[1]/opit_0_inv/RS

 Data arrival time                                                  10.491         Logic Levels: 20 
                                                                                   Logic: 2.323ns(63.766%), Route: 1.320ns(36.234%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.005      16.497         ntclkbufg_1      
 CLMS_10_281/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[1]/opit_0_inv/CLK
 clock pessimism                                         0.332      16.829                          
 clock uncertainty                                      -0.350      16.479                          

 Recovery time                                           0.000      16.479                          

 Data required time                                                 16.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.479                          
 Data arrival time                                                  10.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.037       6.848         ntclkbufg_1      
 CLMS_34_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_285/Q1                    tco                   0.223       7.071 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=780)      1.320       8.391         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_201/RSCO                  td                    0.105       8.496 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.496         ntR1819          
 CLMS_10_205/RSCO                  td                    0.105       8.601 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.601         ntR1818          
 CLMS_10_209/RSCO                  td                    0.105       8.706 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.706         ntR1817          
 CLMS_10_213/RSCO                  td                    0.105       8.811 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.811         ntR1816          
 CLMS_10_217/RSCO                  td                    0.105       8.916 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.916         ntR1815          
 CLMS_10_221/RSCO                  td                    0.105       9.021 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.021         ntR1814          
 CLMS_10_225/RSCO                  td                    0.105       9.126 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.126         ntR1813          
 CLMS_10_229/RSCO                  td                    0.105       9.231 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       9.231         ntR1812          
 CLMS_10_233/RSCO                  td                    0.105       9.336 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.336         ntR1811          
 CLMS_10_237/RSCO                  td                    0.105       9.441 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.441         ntR1810          
 CLMS_10_241/RSCO                  td                    0.105       9.546 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.546         ntR1809          
 CLMS_10_245/RSCO                  td                    0.105       9.651 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.651         ntR1808          
 CLMS_10_249/RSCO                  td                    0.105       9.756 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.756         ntR1807          
 CLMS_10_253/RSCO                  td                    0.105       9.861 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       9.861         ntR1806          
 CLMS_10_257/RSCO                  td                    0.105       9.966 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.966         ntR1805          
 CLMS_10_261/RSCO                  td                    0.105      10.071 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.071         ntR1804          
 CLMS_10_265/RSCO                  td                    0.105      10.176 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.176         ntR1803          
 CLMS_10_269/RSCO                  td                    0.105      10.281 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      10.281         ntR1802          
 CLMS_10_273/RSCO                  td                    0.105      10.386 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.386         ntR1801          
 CLMS_10_277/RSCO                  td                    0.105      10.491 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000      10.491         ntR1800          
 CLMS_10_281/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RS

 Data arrival time                                                  10.491         Logic Levels: 20 
                                                                                   Logic: 2.323ns(63.766%), Route: 1.320ns(36.234%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.005      16.497         ntclkbufg_1      
 CLMS_10_281/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/CLK
 clock pessimism                                         0.332      16.829                          
 clock uncertainty                                      -0.350      16.479                          

 Recovery time                                           0.000      16.479                          

 Data required time                                                 16.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.479                          
 Data arrival time                                                  10.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.037       6.848         ntclkbufg_1      
 CLMS_34_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_285/Q1                    tco                   0.223       7.071 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=780)      1.320       8.391         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_201/RSCO                  td                    0.105       8.496 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.496         ntR1819          
 CLMS_10_205/RSCO                  td                    0.105       8.601 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.601         ntR1818          
 CLMS_10_209/RSCO                  td                    0.105       8.706 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.706         ntR1817          
 CLMS_10_213/RSCO                  td                    0.105       8.811 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.811         ntR1816          
 CLMS_10_217/RSCO                  td                    0.105       8.916 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.916         ntR1815          
 CLMS_10_221/RSCO                  td                    0.105       9.021 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.021         ntR1814          
 CLMS_10_225/RSCO                  td                    0.105       9.126 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.126         ntR1813          
 CLMS_10_229/RSCO                  td                    0.105       9.231 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       9.231         ntR1812          
 CLMS_10_233/RSCO                  td                    0.105       9.336 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.336         ntR1811          
 CLMS_10_237/RSCO                  td                    0.105       9.441 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.441         ntR1810          
 CLMS_10_241/RSCO                  td                    0.105       9.546 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.546         ntR1809          
 CLMS_10_245/RSCO                  td                    0.105       9.651 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.651         ntR1808          
 CLMS_10_249/RSCO                  td                    0.105       9.756 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.756         ntR1807          
 CLMS_10_253/RSCO                  td                    0.105       9.861 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       9.861         ntR1806          
 CLMS_10_257/RSCO                  td                    0.105       9.966 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.966         ntR1805          
 CLMS_10_261/RSCO                  td                    0.105      10.071 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.071         ntR1804          
 CLMS_10_265/RSCO                  td                    0.105      10.176 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.176         ntR1803          
 CLMS_10_269/RSCO                  td                    0.105      10.281 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      10.281         ntR1802          
 CLMS_10_273/RSCO                  td                    0.105      10.386 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.386         ntR1801          
 CLMS_10_277/RSCO                  td                    0.105      10.491 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000      10.491         ntR1800          
 CLMS_10_281/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/RS

 Data arrival time                                                  10.491         Logic Levels: 20 
                                                                                   Logic: 2.323ns(63.766%), Route: 1.320ns(36.234%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.005      16.497         ntclkbufg_1      
 CLMS_10_281/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/CLK
 clock pessimism                                         0.332      16.829                          
 clock uncertainty                                      -0.350      16.479                          

 Recovery time                                           0.000      16.479                          

 Data required time                                                 16.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.479                          
 Data arrival time                                                  10.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     0.895       6.387         ntclkbufg_1      
 CLMS_14_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_14_193/Q3                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.311       6.880         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_180/RST_TRAINING_N                                                 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.880         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.917%), Route: 0.311ns(63.083%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     0.925       6.736         ntclkbufg_1      
 DQSL_6_180/CLK_REGIONAL                                                   r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.007       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[26]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.497
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.005       6.497         ntclkbufg_1      
 CLMS_34_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_285/Q1                    tco                   0.184       6.681 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=780)      0.290       6.971         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_38_289/RSCO                  td                    0.092       7.063 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[201]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.063         ntR2216          
 CLMS_38_293/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[26]/opit_0_inv/RS

 Data arrival time                                                   7.063         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.763%), Route: 0.290ns(51.237%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.037       6.848         ntclkbufg_1      
 CLMS_38_293/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[26]/opit_0_inv/CLK
 clock pessimism                                        -0.332       6.516                          
 clock uncertainty                                       0.200       6.716                          

 Removal time                                            0.000       6.716                          

 Data required time                                                  6.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.716                          
 Data arrival time                                                   7.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[58]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.497
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.005       6.497         ntclkbufg_1      
 CLMS_34_285/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_285/Q1                    tco                   0.184       6.681 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=780)      0.290       6.971         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_38_289/RSCO                  td                    0.092       7.063 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[201]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.063         ntR2216          
 CLMS_38_293/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[58]/opit_0_inv/RS

 Data arrival time                                                   7.063         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.763%), Route: 0.290ns(51.237%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     1.037       6.848         ntclkbufg_1      
 CLMS_38_293/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[58]/opit_0_inv/CLK
 clock pessimism                                        -0.332       6.516                          
 clock uncertainty                                       0.200       6.716                          

 Removal time                                            0.000       6.716                          

 Data required time                                                  6.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.716                          
 Data arrival time                                                   7.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/dy[2]/opit_0_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N291            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.950      15.670         ntclkbufg_2      
 CLMS_18_241/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_18_241/Q0                    tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.434      16.325         cmos1_mix/saturation_vs
 CLMS_46_245/Y3                    td                    0.243      16.568 f       cmos1_mix/N7/gateop_perm/Z
                                   net (fanout=160)      2.684      19.252         cmos1_mix/median_filter_rst
 CLMA_246_72/RS                                                            f       cmos1_mix/u_sobel/dy[2]/opit_0_A2Q21/RS

 Data arrival time                                                  19.252         Logic Levels: 1  
                                                                                   Logic: 0.464ns(12.954%), Route: 3.118ns(87.046%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N291            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.895      27.229         ntclkbufg_2      
 CLMA_246_72/CLK                                                           r       cmos1_mix/u_sobel/dy[2]/opit_0_A2Q21/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Recovery time                                          -0.476      26.789                          

 Data required time                                                 26.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.789                          
 Data arrival time                                                  19.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.537                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/dy[4]/opit_0_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N291            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.950      15.670         ntclkbufg_2      
 CLMS_18_241/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_18_241/Q0                    tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.434      16.325         cmos1_mix/saturation_vs
 CLMS_46_245/Y3                    td                    0.243      16.568 f       cmos1_mix/N7/gateop_perm/Z
                                   net (fanout=160)      2.684      19.252         cmos1_mix/median_filter_rst
 CLMA_246_72/RS                                                            f       cmos1_mix/u_sobel/dy[4]/opit_0_A2Q21/RS

 Data arrival time                                                  19.252         Logic Levels: 1  
                                                                                   Logic: 0.464ns(12.954%), Route: 3.118ns(87.046%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N291            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.895      27.229         ntclkbufg_2      
 CLMA_246_72/CLK                                                           r       cmos1_mix/u_sobel/dy[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Recovery time                                          -0.476      26.789                          

 Data required time                                                 26.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.789                          
 Data arrival time                                                  19.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.537                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/dx[0]/opit_0_A2Q0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N291            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.950      15.670         ntclkbufg_2      
 CLMS_18_241/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_18_241/Q0                    tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.434      16.325         cmos1_mix/saturation_vs
 CLMS_46_245/Y3                    td                    0.243      16.568 f       cmos1_mix/N7/gateop_perm/Z
                                   net (fanout=160)      2.683      19.251         cmos1_mix/median_filter_rst
 CLMA_250_77/RS                                                            f       cmos1_mix/u_sobel/dx[0]/opit_0_A2Q0/RS

 Data arrival time                                                  19.251         Logic Levels: 1  
                                                                                   Logic: 0.464ns(12.957%), Route: 3.117ns(87.043%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N291            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.895      27.229         ntclkbufg_2      
 CLMA_250_77/CLK                                                           r       cmos1_mix/u_sobel/dx[0]/opit_0_A2Q0/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Recovery time                                          -0.476      26.789                          

 Data required time                                                 26.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.789                          
 Data arrival time                                                  19.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.538                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N291            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.895       3.429         ntclkbufg_2      
 CLMS_18_237/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_18_237/Q1                    tco                   0.180       3.609 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.232       3.841         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.841         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.689%), Route: 0.232ns(56.311%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N291            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.925       3.700         ntclkbufg_2      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                            0.000       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   3.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.193                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.812
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N291            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.895       3.429         ntclkbufg_2      
 CLMS_18_237/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_18_237/Q1                    tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.371       3.984         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_252/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.984         Logic Levels: 0  
                                                                                   Logic: 0.184ns(33.153%), Route: 0.371ns(66.847%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N291            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.037       3.812         ntclkbufg_2      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       3.571                          
 clock uncertainty                                       0.200       3.771                          

 Removal time                                           -0.022       3.749                          

 Data required time                                                  3.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.749                          
 Data arrival time                                                   3.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.812
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N291            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     0.895       3.429         ntclkbufg_2      
 CLMS_18_237/CLK                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_18_237/Q1                    tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.509       4.122         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_272/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.122         Logic Levels: 0  
                                                                                   Logic: 0.184ns(26.551%), Route: 0.509ns(73.449%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N291            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=3073)     1.037       3.812         ntclkbufg_2      
 DRM_26_272/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       3.571                          
 clock uncertainty                                       0.200       3.771                          

 Removal time                                           -0.022       3.749                          

 Data required time                                                  3.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.749                          
 Data arrival time                                                   4.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.664
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.415      17.401         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.669 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.669         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.669 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.961         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.961 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.053      20.014         ntclkbufg_3      
 CLMA_114_292/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_114_292/Q0                   tco                   0.245      20.259 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.242      20.501         cmos2_mix/saturation_vs
 CLMA_114_296/Y0                   td                    0.150      20.651 f       cmos2_mix/N7/gateop_perm/Z
                                   net (fanout=160)      2.866      23.517         cmos2_mix/median_filter_rst
 CLMA_242_36/RS                                                            f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  23.517         Logic Levels: 1  
                                                                                   Logic: 0.395ns(11.276%), Route: 3.108ns(88.724%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414      28.086         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.286 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.286         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.286 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.569         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.569 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.895      30.464         ntclkbufg_3      
 CLMA_242_36/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.292      31.756                          
 clock uncertainty                                      -0.250      31.506                          

 Recovery time                                          -0.476      31.030                          

 Data required time                                                 31.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.030                          
 Data arrival time                                                  23.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.513                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.664
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.415      17.401         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.669 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.669         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.669 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.961         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.961 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.053      20.014         ntclkbufg_3      
 CLMA_114_292/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_114_292/Q0                   tco                   0.245      20.259 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.242      20.501         cmos2_mix/saturation_vs
 CLMA_114_296/Y0                   td                    0.150      20.651 f       cmos2_mix/N7/gateop_perm/Z
                                   net (fanout=160)      2.866      23.517         cmos2_mix/median_filter_rst
 CLMA_242_36/RS                                                            f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  23.517         Logic Levels: 1  
                                                                                   Logic: 0.395ns(11.276%), Route: 3.108ns(88.724%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414      28.086         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.286 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.286         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.286 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.569         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.569 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.895      30.464         ntclkbufg_3      
 CLMA_242_36/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.292      31.756                          
 clock uncertainty                                      -0.250      31.506                          

 Recovery time                                          -0.476      31.030                          

 Data required time                                                 31.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.030                          
 Data arrival time                                                  23.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.513                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.664
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.415      17.401         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.669 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.669         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.669 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.961         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.961 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     1.053      20.014         ntclkbufg_3      
 CLMA_114_292/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_114_292/Q0                   tco                   0.245      20.259 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.242      20.501         cmos2_mix/saturation_vs
 CLMA_114_296/Y0                   td                    0.150      20.651 f       cmos2_mix/N7/gateop_perm/Z
                                   net (fanout=160)      2.864      23.515         cmos2_mix/median_filter_rst
 CLMA_226_36/RS                                                            f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  23.515         Logic Levels: 1  
                                                                                   Logic: 0.395ns(11.282%), Route: 3.106ns(88.718%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414      28.086         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.286 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.286         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.286 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.569         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.569 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.895      30.464         ntclkbufg_3      
 CLMA_226_36/CLK                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.292      31.756                          
 clock uncertainty                                      -0.250      31.506                          

 Recovery time                                          -0.476      31.030                          

 Data required time                                                 31.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.030                          
 Data arrival time                                                  23.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.515                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.323
  Launch Clock Delay      :  6.664
  Clock Pessimism Removal :  -0.640

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414       4.286         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.486 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.486         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.486 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.769         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.769 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.895       6.664         ntclkbufg_3      
 CLMA_70_184/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_70_184/Q1                    tco                   0.180       6.844 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.418       7.262         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.262         Logic Levels: 0  
                                                                                   Logic: 0.180ns(30.100%), Route: 0.418ns(69.900%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.796       4.824         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.092 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.092         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.092 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.398         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.398 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.925       7.323         ntclkbufg_3      
 DRM_82_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.640       6.683                          
 clock uncertainty                                       0.200       6.883                          

 Removal time                                            0.000       6.883                          

 Data required time                                                  6.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.883                          
 Data arrival time                                                   7.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.323
  Launch Clock Delay      :  6.664
  Clock Pessimism Removal :  -0.640

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414       4.286         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.486 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.486         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.486 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.769         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.769 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.895       6.664         ntclkbufg_3      
 CLMA_70_184/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_70_184/Q1                    tco                   0.184       6.848 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.415       7.263         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_168/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.263         Logic Levels: 0  
                                                                                   Logic: 0.184ns(30.718%), Route: 0.415ns(69.282%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.796       4.824         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.092 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.092         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.092 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.398         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.398 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.925       7.323         ntclkbufg_3      
 DRM_54_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.640       6.683                          
 clock uncertainty                                       0.200       6.883                          

 Removal time                                           -0.022       6.861                          

 Data required time                                                  6.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.861                          
 Data arrival time                                                   7.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.402                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.323
  Launch Clock Delay      :  6.664
  Clock Pessimism Removal :  -0.640

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.414       4.286         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.486 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.486         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.486 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.769         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.769 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.895       6.664         ntclkbufg_3      
 CLMA_70_184/CLK                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_70_184/Q1                    tco                   0.184       6.848 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.618       7.466         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.466         Logic Levels: 0  
                                                                                   Logic: 0.184ns(22.943%), Route: 0.618ns(77.057%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.796       4.824         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.092 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.092         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.092 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.398         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.398 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=2188)     0.925       7.323         ntclkbufg_3      
 DRM_54_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.640       6.683                          
 clock uncertainty                                       0.200       6.883                          

 Removal time                                           -0.022       6.861                          

 Data required time                                                  6.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.861                          
 Data arrival time                                                   7.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.605                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.881       6.197         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_306_356/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.197         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.184%), Route: 2.881ns(92.816%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.005      15.816         ntclkbufg_4      
 DRM_306_356/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.812                          
 Data arrival time                                                   6.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.615                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.199       5.515         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_44/RSTB[0]                                                        f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.515         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.207%), Route: 2.199ns(90.793%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895      15.706         ntclkbufg_4      
 DRM_234_44/CLKB[0]                                                        r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Recovery time                                          -0.031      15.702                          

 Data required time                                                 15.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.702                          
 Data arrival time                                                   5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.187                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.906
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       2.202       5.518         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_24/RSTB[0]                                                         f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.518         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.196%), Route: 2.202ns(90.804%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.915      15.726         ntclkbufg_4      
 DRM_26_24/CLKB[0]                                                         r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.903                          
 clock uncertainty                                      -0.150      15.753                          

 Recovery time                                          -0.031      15.722                          

 Data required time                                                 15.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.722                          
 Data arrival time                                                   5.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.204                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.479       3.549         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_142_128/RSTB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.549         Logic Levels: 0  
                                                                                   Logic: 0.184ns(27.753%), Route: 0.479ns(72.247%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 DRM_142_128/CLKB[0]                                                       r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf2/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.036       2.869                          

 Data required time                                                  2.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.869                          
 Data arrival time                                                   3.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.680                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.539       3.609         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_148/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.609         Logic Levels: 0  
                                                                                   Logic: 0.184ns(25.450%), Route: 0.539ns(74.550%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 DRM_178_148/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.036       2.880                          

 Data required time                                                  2.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.880                          
 Data arrival time                                                   3.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.729                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.895       2.886         ntclkbufg_4      
 CLMA_126_168/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_126_168/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=56)       0.589       3.659         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_142_108/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.659         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.803%), Route: 0.589ns(76.197%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=266)      0.925       3.093         ntclkbufg_4      
 DRM_142_108/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.036       2.880                          

 Data required time                                                  2.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.880                          
 Data arrival time                                                   3.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_298_144/CLK                                                          r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMA_298_144/Q0                   tco                   0.221       3.310 f       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.364       3.674         rstn_1ms[5]      
 CLMA_298_136/Y2                   td                    0.264       3.938 f       N160_9/gateop_perm/Z
                                   net (fanout=2)        0.355       4.293         _N105455         
 CLMS_294_145/Y3                   td                    0.243       4.536 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.353       4.889         ms72xx_ctl/N0_rnmt
 CLMS_294_145/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.889         Logic Levels: 2  
                                                                                   Logic: 0.728ns(40.444%), Route: 1.072ns(59.556%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N293            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMS_294_145/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Recovery time                                          -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   4.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.555                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N293            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMA_298_152/CLK                                                          r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMA_298_152/Q0                   tco                   0.182       3.064 r       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=3)        0.301       3.365         rstn_1ms[13]     
 CLMS_294_145/Y3                   td                    0.158       3.523 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.279       3.802         ms72xx_ctl/N0_rnmt
 CLMS_294_145/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.802         Logic Levels: 1  
                                                                                   Logic: 0.340ns(36.957%), Route: 0.580ns(63.043%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N293            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMS_294_145/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   3.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.925       4.020         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.220       4.240 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.041       6.281         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_278_316/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.281         Logic Levels: 0  
                                                                                   Logic: 0.220ns(9.730%), Route: 2.041ns(90.270%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.005      10.568         ntclkbufg_0      
 DRM_278_316/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   6.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.261                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.925       4.020         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.220       4.240 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.953       6.193         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_234_356/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.193         Logic Levels: 0  
                                                                                   Logic: 0.220ns(10.124%), Route: 1.953ns(89.876%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.005      10.568         ntclkbufg_0      
 DRM_234_356/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   6.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.349                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.925       4.020         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.220       4.240 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.940       6.180         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_278_336/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.180         Logic Levels: 0  
                                                                                   Logic: 0.220ns(10.185%), Route: 1.940ns(89.815%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       9.563 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.005      10.568         ntclkbufg_0      
 DRM_278_336/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   6.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.362                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.895       3.724         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.492       4.398         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_192/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.398         Logic Levels: 0  
                                                                                   Logic: 0.182ns(27.003%), Route: 0.492ns(72.997%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.925       4.020         ntclkbufg_0      
 DRM_178_192/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.754                          
 clock uncertainty                                       0.200       3.954                          

 Removal time                                           -0.022       3.932                          

 Data required time                                                  3.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.932                          
 Data arrival time                                                   4.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.466                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.132
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.895       3.724         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.805       4.711         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_252/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.711         Logic Levels: 0  
                                                                                   Logic: 0.182ns(18.440%), Route: 0.805ns(81.560%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.037       4.132         ntclkbufg_0      
 DRM_82_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.866                          
 clock uncertainty                                       0.200       4.066                          

 Removal time                                           -0.022       4.044                          

 Data required time                                                  4.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.044                          
 Data arrival time                                                   4.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.667                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.132
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       2.829 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         0.895       3.724         ntclkbufg_0      
 CLMA_150_216/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_150_216/Q3                   tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.861       4.767         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_316/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.767         Logic Levels: 0  
                                                                                   Logic: 0.182ns(17.450%), Route: 0.861ns(82.550%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N290            
 USCM_84_108/CLK_USCM              td                    0.000       3.095 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=11176)
                                                         1.037       4.132         ntclkbufg_0      
 DRM_178_316/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.866                          
 clock uncertainty                                       0.200       4.066                          

 Removal time                                           -0.022       4.044                          

 Data required time                                                  4.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.044                          
 Data arrival time                                                   4.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     0.925       6.736         ntclkbufg_1      
 CLMS_18_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_18_181/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      0.832       7.789         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMS_14_137/Y3                    td                    0.358       8.147 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.491       9.638         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.744 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.744         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.973 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.069         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.069         Logic Levels: 3  
                                                                                   Logic: 3.914ns(61.803%), Route: 2.419ns(38.197%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N293            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_10/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5312)     0.925       6.736         ntclkbufg_1      
 CLMA_66_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_66_180/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=225)      1.745       8.702         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.808 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.808         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.238      12.046 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      12.133         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  12.133         Logic Levels: 2  
                                                                                   Logic: 3.565ns(66.055%), Route: 1.832ns(33.945%)
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (falling edge)
                                                         0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N292            
 IOCKDLY_237_367/CLK_OUT           td                    2.955       4.356 f       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.863 f       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.053       6.916         ethernet_test/rgmii_clk
 IOL_323_374/CLK_SYS                                                       f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_374/DO                    tco                   0.422       7.338 f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/ntO
 IOBD_320_376/PAD                  td                    3.528      10.866 f       ethernet_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      10.989         nt_rgmii_txd[1]  
 D17                                                                       f       rgmii_txd[1] (port)

 Data arrival time                                                  10.989         Logic Levels: 1  
                                                                                   Logic: 3.950ns(96.980%), Route: 0.123ns(3.020%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_298_153/CLK        key_ctl_color_reverse/btn_deb_1d/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_298_153/CLK        key_ctl_color_reverse/btn_deb_1d/opit_0/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_298_153/CLK        key_ctl_color_reverse/key_push_cnt[0]/opit_0_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_22_69/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_22_69/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_38_73/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_294_29/CLK         cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_294_29/CLK         cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_294_29/CLK         cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.614       5.950           0.336           High Pulse Width  CLMA_70_20/CLK          cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.614       5.950           0.336           Low Pulse Width   CLMA_70_20/CLK          cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.614       5.950           0.336           High Pulse Width  CLMA_70_20/CLK          cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.380      11.900          1.520           High Pulse Width  CLMS_74_25/CLK          cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           Low Pulse Width   CLMS_74_25/CLK          cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           High Pulse Width  CLMS_74_25/CLK          cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.380      11.900          1.520           Low Pulse Width   CLMS_74_161/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           High Pulse Width  CLMS_74_161/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           High Pulse Width  CLMS_98_165/CLK         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.197       6.410           1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_306_336/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_336/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_336/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_230_17/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_230_17/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_222_20/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.457       3.367           0.910           High Pulse Width  APM_206_164/CLK         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N2_m1/gopapm/CLK
 2.457       3.367           0.910           Low Pulse Width   APM_206_164/CLK         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N2_m1/gopapm/CLK
 2.457       3.367           0.910           High Pulse Width  APM_206_128/CLK         hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5_m1/gopapm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           High Pulse Width  CLMS_270_281/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_270_281/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_266_285/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/rtr.db                          
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,645 MB
Total CPU time to report_timing completion : 0h:0m:12s
Process Total CPU time to report_timing completion : 0h:0m:17s
Total real time to report_timing completion : 0h:0m:24s
