#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002861188de00 .scope module, "processor_tb" "processor_tb" 2 1;
 .timescale 0 0;
v00000286118e4930_0 .net "addr", 31 0, L_0000028611876810;  1 drivers
v00000286118e4cf0_0 .var "clk_in", 0 0;
v00000286118e9530_0 .net "instr", 31 0, L_0000028611876260;  1 drivers
v00000286118e8bd0_0 .var "reset", 0 0;
v00000286118e8770_0 .var "resetC", 0 0;
v00000286118e9030_0 .net "verify", 7 0, L_00000286118e9350;  1 drivers
S_000002861188c810 .scope module, "processor0" "processor" 2 9, 3 1 0, S_000002861188de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "resetC";
    .port_info 3 /OUTPUT 8 "verify";
    .port_info 4 /OUTPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "addr";
L_0000028611876810 .functor BUFZ 32, v00000286118e5ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028611876260 .functor BUFZ 32, v00000286118cc7d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000286118e5650_0 .net "addr", 31 0, L_0000028611876810;  alias, 1 drivers
v00000286118e4a70_0 .net "addr_sel_for_pc", 0 0, v0000028611879610_0;  1 drivers
v00000286118e4430_0 .net "address", 31 0, v00000286118e5ab0_0;  1 drivers
v00000286118e5970_0 .net "address_for_data_mem", 31 0, v00000286118796b0_0;  1 drivers
v00000286118e5d30_0 .net "address_to_pc_from_control", 31 0, v0000028611878f30_0;  1 drivers
v00000286118e5bf0_0 .net "alu_op", 3 0, v00000286118cde50_0;  1 drivers
v00000286118e5010_0 .net "clk", 0 0, L_0000028611876420;  1 drivers
v00000286118e5330_0 .net "clk_in", 0 0, v00000286118e4cf0_0;  1 drivers
v00000286118e4750_0 .net "data_for_alu", 31 0, v00000286118cd9f0_0;  1 drivers
v00000286118e4e30_0 .net "data_from_mem", 31 0, v00000286118cc050_0;  1 drivers
v00000286118e51f0_0 .net "data_from_rs1", 31 0, v00000286118e58d0_0;  1 drivers
v00000286118e53d0_0 .net "data_from_rs2", 31 0, v00000286118e5790_0;  1 drivers
v00000286118e47f0_0 .net "data_to_mem", 31 0, v00000286118cc410_0;  1 drivers
v00000286118e5470_0 .net "instr", 31 0, L_0000028611876260;  alias, 1 drivers
v00000286118e56f0_0 .net "instruction", 31 0, v00000286118cc7d0_0;  1 drivers
v00000286118e4b10_0 .net "operandB", 31 0, L_00000286118e8310;  1 drivers
v00000286118e4c50_0 .net "pc_in", 31 0, L_00000286118e86d0;  1 drivers
v00000286118e42f0_0 .net "pc_out_add", 31 0, L_00000286118e9e90;  1 drivers
v00000286118e4390_0 .net "read_addr1", 4 0, v00000286118cc2d0_0;  1 drivers
v00000286118e4f70_0 .net "read_addr2", 4 0, v00000286118ccd70_0;  1 drivers
v00000286118e4570_0 .net "read_enable_data_mem", 0 0, v00000286118cdb30_0;  1 drivers
v00000286118e4ed0_0 .net "read_enable_register_file", 0 0, v00000286118cc550_0;  1 drivers
v00000286118e5a10_0 .net "reset", 0 0, v00000286118e8bd0_0;  1 drivers
v00000286118e5c90_0 .net "resetC", 0 0, v00000286118e8770_0;  1 drivers
v00000286118e5dd0_0 .net "result", 31 0, v0000028611879c50_0;  1 drivers
v00000286118e5b50_1 .array/port v00000286118e5b50, 1;
v00000286118e5f10_0 .net "sample", 31 0, v00000286118e5b50_1;  1 drivers
v00000286118e46b0_0 .net "sel_for_alu", 0 0, v00000286118ccb90_0;  1 drivers
v00000286118e5fb0_0 .net "verify", 7 0, L_00000286118e9350;  alias, 1 drivers
v00000286118e4bb0_0 .net "write_addr", 4 0, v00000286118cdbd0_0;  1 drivers
v00000286118e44d0_0 .net "write_data", 31 0, v00000286118cdc70_0;  1 drivers
v00000286118e4110_0 .net "write_enable_data_mem", 0 0, v00000286118cc370_0;  1 drivers
v00000286118e4890_0 .net "write_enable_register_file", 0 0, v00000286118cc690_0;  1 drivers
L_00000286118e9350 .part v00000286118e5b50_1, 0, 8;
S_000002861185a500 .scope module, "add4_0" "add4" 3 52, 4 1 0, S_000002861188c810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_00000286118ea0f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000028611879b10_0 .net/2u *"_ivl_0", 31 0, L_00000286118ea0f8;  1 drivers
v00000286118792f0_0 .net "pc_in", 31 0, v00000286118e5ab0_0;  alias, 1 drivers
v0000028611879cf0_0 .net "pc_out", 31 0, L_00000286118e9e90;  alias, 1 drivers
L_00000286118e9e90 .arith/sum 32, v00000286118e5ab0_0, L_00000286118ea0f8;
S_000002861185a690 .scope module, "alu0" "alu" 3 95, 5 1 0, S_000002861188c810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operandA";
    .port_info 1 /INPUT 32 "operandB";
    .port_info 2 /INPUT 4 "aluControl";
    .port_info 3 /OUTPUT 32 "result";
v0000028611878fd0_0 .net "aluControl", 3 0, v00000286118cde50_0;  alias, 1 drivers
v0000028611879a70_0 .net "operandA", 31 0, v00000286118e58d0_0;  alias, 1 drivers
v0000028611879bb0_0 .net "operandB", 31 0, L_00000286118e8310;  alias, 1 drivers
v0000028611879c50_0 .var "result", 31 0;
E_00000286118842a0 .event anyedge, v0000028611878fd0_0, v0000028611879a70_0, v0000028611879bb0_0;
S_0000028611869460 .scope module, "clocl_divider0" "clock_divider" 3 139, 6 1 0, S_000002861188c810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "clk";
L_0000028611876420 .functor BUFZ 1, v00000286118e4cf0_0, C4<0>, C4<0>, C4<0>;
v00000286118791b0_0 .net "clk", 0 0, L_0000028611876420;  alias, 1 drivers
v0000028611879250_0 .net "clk_in", 0 0, v00000286118e4cf0_0;  alias, 1 drivers
v0000028611879390_0 .net "reset", 0 0, v00000286118e8770_0;  alias, 1 drivers
S_00000286118695f0 .scope module, "control" "control" 3 112, 7 1 0, S_000002861188c810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 32 "address_from_pc";
    .port_info 2 /OUTPUT 32 "address_to_pc_from_control";
    .port_info 3 /OUTPUT 1 "addr_sel_for_pc";
    .port_info 4 /OUTPUT 1 "write_enable_data_mem";
    .port_info 5 /OUTPUT 1 "read_enable_data_mem";
    .port_info 6 /OUTPUT 32 "data_to_mem";
    .port_info 7 /INPUT 32 "data_from_mem";
    .port_info 8 /OUTPUT 32 "address_for_data_mem";
    .port_info 9 /INPUT 32 "data_from_rs1";
    .port_info 10 /INPUT 32 "data_from_rs2";
    .port_info 11 /OUTPUT 1 "write_enable_register_file";
    .port_info 12 /OUTPUT 1 "read_enable_register_file";
    .port_info 13 /OUTPUT 5 "write_addr_register_file";
    .port_info 14 /OUTPUT 5 "read_addr_rs1";
    .port_info 15 /OUTPUT 5 "read_addr_rs2";
    .port_info 16 /OUTPUT 32 "write_data_rd";
    .port_info 17 /OUTPUT 4 "alu_op";
    .port_info 18 /OUTPUT 32 "data_for_alu";
    .port_info 19 /OUTPUT 1 "sel_for_alu";
    .port_info 20 /INPUT 32 "data_from_alu";
v0000028611879610_0 .var "addr_sel_for_pc", 0 0;
v00000286118796b0_0 .var "address_for_data_mem", 31 0;
v0000028611878e90_0 .net "address_from_pc", 31 0, v00000286118e5ab0_0;  alias, 1 drivers
v0000028611878f30_0 .var "address_to_pc_from_control", 31 0;
v00000286118cde50_0 .var "alu_op", 3 0;
v00000286118cd9f0_0 .var "data_for_alu", 31 0;
v00000286118cc0f0_0 .net "data_from_alu", 31 0, v0000028611879c50_0;  alias, 1 drivers
v00000286118cc4b0_0 .net "data_from_mem", 31 0, v00000286118cc050_0;  alias, 1 drivers
v00000286118cc190_0 .net "data_from_rs1", 31 0, v00000286118e58d0_0;  alias, 1 drivers
v00000286118ccaf0_0 .net "data_from_rs2", 31 0, v00000286118e5790_0;  alias, 1 drivers
v00000286118cc410_0 .var "data_to_mem", 31 0;
v00000286118cc230_0 .net "funct3", 2 0, L_00000286118e8590;  1 drivers
v00000286118cda90_0 .net "funct7", 6 0, L_00000286118e8630;  1 drivers
v00000286118cd1d0_0 .var "immediate", 31 0;
v00000286118ccc30_0 .net "instruction", 31 0, v00000286118cc7d0_0;  alias, 1 drivers
v00000286118cd950_0 .net "opcode", 6 0, L_00000286118e95d0;  1 drivers
v00000286118cd130_0 .net "rd", 4 0, L_00000286118e8130;  1 drivers
v00000286118cc2d0_0 .var "read_addr_rs1", 4 0;
v00000286118ccd70_0 .var "read_addr_rs2", 4 0;
v00000286118cdb30_0 .var "read_enable_data_mem", 0 0;
v00000286118cc550_0 .var "read_enable_register_file", 0 0;
v00000286118cc5f0_0 .net "rs1", 4 0, L_00000286118e93f0;  1 drivers
v00000286118cccd0_0 .net "rs2", 4 0, L_00000286118e8c70;  1 drivers
v00000286118ccb90_0 .var "sel_for_alu", 0 0;
v00000286118cdbd0_0 .var "write_addr_register_file", 4 0;
v00000286118cdc70_0 .var "write_data_rd", 31 0;
v00000286118cc370_0 .var "write_enable_data_mem", 0 0;
v00000286118cc690_0 .var "write_enable_register_file", 0 0;
E_00000286118840a0/0 .event anyedge, v00000286118cccd0_0, v00000286118cc5f0_0, v00000286118cd130_0, v00000286118cd950_0;
E_00000286118840a0/1 .event anyedge, v0000028611879c50_0, v00000286118cc230_0, v00000286118cda90_0, v00000286118cd1d0_0;
E_00000286118840a0/2 .event anyedge, v00000286118792f0_0, v0000028611879a70_0, v00000286118ccaf0_0, v00000286118cc4b0_0;
E_00000286118840a0 .event/or E_00000286118840a0/0, E_00000286118840a0/1, E_00000286118840a0/2;
E_0000028611884720 .event anyedge, v00000286118cd950_0, v00000286118ccc30_0;
L_00000286118e95d0 .part v00000286118cc7d0_0, 0, 7;
L_00000286118e8590 .part v00000286118cc7d0_0, 12, 3;
L_00000286118e8630 .part v00000286118cc7d0_0, 25, 7;
L_00000286118e93f0 .part v00000286118cc7d0_0, 15, 5;
L_00000286118e8c70 .part v00000286118cc7d0_0, 20, 5;
L_00000286118e8130 .part v00000286118cc7d0_0, 7, 5;
S_00000286117cd7a0 .scope module, "data_memory" "data_memory" 3 102, 8 1 0, S_000002861188c810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /OUTPUT 32 "read_data";
v00000286118cd450_0 .net "address", 31 0, v00000286118796b0_0;  alias, 1 drivers
v00000286118ccff0_0 .net "clk", 0 0, L_0000028611876420;  alias, 1 drivers
v00000286118cd4f0_0 .var/i "i", 31 0;
v00000286118cce10 .array "memory", 511 0, 31 0;
v00000286118cc050_0 .var "read_data", 31 0;
v00000286118cd810_0 .net "read_enable", 0 0, v00000286118cdb30_0;  alias, 1 drivers
v00000286118cd590_0 .net "reset", 0 0, v00000286118e8bd0_0;  alias, 1 drivers
v00000286118cc730_0 .net "write_data", 31 0, v00000286118cc410_0;  alias, 1 drivers
v00000286118cdd10_0 .net "write_enable", 0 0, v00000286118cc370_0;  alias, 1 drivers
E_0000028611885260 .event anyedge, v00000286118cdb30_0, v00000286118796b0_0;
E_0000028611885660 .event posedge, v00000286118791b0_0;
S_00000286117cd930 .scope module, "instruction_memory0" "instruction_memory" 3 83, 9 1 0, S_000002861188c810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v00000286118cd270_0 .net "address", 31 0, v00000286118e5ab0_0;  alias, 1 drivers
v00000286118cc7d0_0 .var "instruction", 31 0;
v00000286118cddb0 .array "mem", 1023 0, 31 0;
E_0000028611884120 .event anyedge, v00000286118792f0_0;
S_000002861182a500 .scope module, "mux0" "mux" 3 57, 10 1 0, S_000002861188c810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
L_00000286118ea140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000028611876490 .functor XNOR 1, v0000028611879610_0, L_00000286118ea140, C4<0>, C4<0>;
v00000286118cc910_0 .net/2u *"_ivl_0", 0 0, L_00000286118ea140;  1 drivers
v00000286118cceb0_0 .net *"_ivl_2", 0 0, L_0000028611876490;  1 drivers
v00000286118cdef0_0 .net "i0", 31 0, L_00000286118e9e90;  alias, 1 drivers
v00000286118ccf50_0 .net "i1", 31 0, v0000028611878f30_0;  alias, 1 drivers
v00000286118cd090_0 .net "sel", 0 0, v0000028611879610_0;  alias, 1 drivers
v00000286118cc870_0 .net "y", 31 0, L_00000286118e86d0;  alias, 1 drivers
L_00000286118e86d0 .functor MUXZ 32, L_00000286118e9e90, v0000028611878f30_0, L_0000028611876490, C4<>;
S_000002861182a690 .scope module, "mux1" "mux" 3 64, 10 1 0, S_000002861188c810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
L_00000286118ea188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000028611876730 .functor XNOR 1, v00000286118ccb90_0, L_00000286118ea188, C4<0>, C4<0>;
v00000286118cd630_0 .net/2u *"_ivl_0", 0 0, L_00000286118ea188;  1 drivers
v00000286118cd8b0_0 .net *"_ivl_2", 0 0, L_0000028611876730;  1 drivers
v00000286118cc9b0_0 .net "i0", 31 0, v00000286118e5790_0;  alias, 1 drivers
v00000286118cd6d0_0 .net "i1", 31 0, v00000286118cd9f0_0;  alias, 1 drivers
v00000286118cca50_0 .net "sel", 0 0, v00000286118ccb90_0;  alias, 1 drivers
v00000286118cd310_0 .net "y", 31 0, L_00000286118e8310;  alias, 1 drivers
L_00000286118e8310 .functor MUXZ 32, v00000286118e5790_0, v00000286118cd9f0_0, L_0000028611876730, C4<>;
S_0000028611866b40 .scope module, "program_counter0" "program_counter" 3 88, 11 1 0, S_000002861188c810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v00000286118cd3b0_0 .net "clk", 0 0, L_0000028611876420;  alias, 1 drivers
v00000286118cd770_0 .net "pc_in", 31 0, L_00000286118e86d0;  alias, 1 drivers
v00000286118e55b0_0 .net "pc_out", 31 0, v00000286118e5ab0_0;  alias, 1 drivers
v00000286118e5ab0_0 .var "pc_reg", 31 0;
v00000286118e5290_0 .net "reset", 0 0, v00000286118e8bd0_0;  alias, 1 drivers
E_00000286118859a0 .event posedge, v00000286118cd590_0, v00000286118791b0_0;
S_0000028611866cd0 .scope module, "register_file0" "register_file" 3 70, 12 1 0, S_000002861188c810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read_enable";
    .port_info 3 /INPUT 5 "read_addr1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "data_out1";
    .port_info 9 /OUTPUT 32 "data_out2";
    .port_info 10 /OUTPUT 32 "a";
v00000286118e41b0_0 .net "a", 31 0, v00000286118e5b50_1;  alias, 1 drivers
v00000286118e4d90_0 .net "clk", 0 0, L_0000028611876420;  alias, 1 drivers
v00000286118e5b50 .array "data", 31 0, 31 0;
v00000286118e58d0_0 .var "data_out1", 31 0;
v00000286118e5790_0 .var "data_out2", 31 0;
v00000286118e4610_0 .var/i "i", 31 0;
v00000286118e4250_0 .net "read_addr1", 4 0, v00000286118cc2d0_0;  alias, 1 drivers
v00000286118e5830_0 .net "read_addr2", 4 0, v00000286118ccd70_0;  alias, 1 drivers
v00000286118e5e70_0 .net "read_enable", 0 0, v00000286118cc550_0;  alias, 1 drivers
v00000286118e5150_0 .net "reset", 0 0, v00000286118e8bd0_0;  alias, 1 drivers
v00000286118e50b0_0 .net "write_addr", 4 0, v00000286118cdbd0_0;  alias, 1 drivers
v00000286118e5510_0 .net "write_data", 31 0, v00000286118cdc70_0;  alias, 1 drivers
v00000286118e49d0_0 .net "write_enable", 0 0, v00000286118cc690_0;  alias, 1 drivers
v00000286118e5b50_0 .array/port v00000286118e5b50, 0;
E_00000286118852e0/0 .event anyedge, v00000286118cc550_0, v00000286118cc2d0_0, v00000286118e5b50_0, v00000286118e5b50_1;
v00000286118e5b50_2 .array/port v00000286118e5b50, 2;
v00000286118e5b50_3 .array/port v00000286118e5b50, 3;
v00000286118e5b50_4 .array/port v00000286118e5b50, 4;
v00000286118e5b50_5 .array/port v00000286118e5b50, 5;
E_00000286118852e0/1 .event anyedge, v00000286118e5b50_2, v00000286118e5b50_3, v00000286118e5b50_4, v00000286118e5b50_5;
v00000286118e5b50_6 .array/port v00000286118e5b50, 6;
v00000286118e5b50_7 .array/port v00000286118e5b50, 7;
v00000286118e5b50_8 .array/port v00000286118e5b50, 8;
v00000286118e5b50_9 .array/port v00000286118e5b50, 9;
E_00000286118852e0/2 .event anyedge, v00000286118e5b50_6, v00000286118e5b50_7, v00000286118e5b50_8, v00000286118e5b50_9;
v00000286118e5b50_10 .array/port v00000286118e5b50, 10;
v00000286118e5b50_11 .array/port v00000286118e5b50, 11;
v00000286118e5b50_12 .array/port v00000286118e5b50, 12;
v00000286118e5b50_13 .array/port v00000286118e5b50, 13;
E_00000286118852e0/3 .event anyedge, v00000286118e5b50_10, v00000286118e5b50_11, v00000286118e5b50_12, v00000286118e5b50_13;
v00000286118e5b50_14 .array/port v00000286118e5b50, 14;
v00000286118e5b50_15 .array/port v00000286118e5b50, 15;
v00000286118e5b50_16 .array/port v00000286118e5b50, 16;
v00000286118e5b50_17 .array/port v00000286118e5b50, 17;
E_00000286118852e0/4 .event anyedge, v00000286118e5b50_14, v00000286118e5b50_15, v00000286118e5b50_16, v00000286118e5b50_17;
v00000286118e5b50_18 .array/port v00000286118e5b50, 18;
v00000286118e5b50_19 .array/port v00000286118e5b50, 19;
v00000286118e5b50_20 .array/port v00000286118e5b50, 20;
v00000286118e5b50_21 .array/port v00000286118e5b50, 21;
E_00000286118852e0/5 .event anyedge, v00000286118e5b50_18, v00000286118e5b50_19, v00000286118e5b50_20, v00000286118e5b50_21;
v00000286118e5b50_22 .array/port v00000286118e5b50, 22;
v00000286118e5b50_23 .array/port v00000286118e5b50, 23;
v00000286118e5b50_24 .array/port v00000286118e5b50, 24;
v00000286118e5b50_25 .array/port v00000286118e5b50, 25;
E_00000286118852e0/6 .event anyedge, v00000286118e5b50_22, v00000286118e5b50_23, v00000286118e5b50_24, v00000286118e5b50_25;
v00000286118e5b50_26 .array/port v00000286118e5b50, 26;
v00000286118e5b50_27 .array/port v00000286118e5b50, 27;
v00000286118e5b50_28 .array/port v00000286118e5b50, 28;
v00000286118e5b50_29 .array/port v00000286118e5b50, 29;
E_00000286118852e0/7 .event anyedge, v00000286118e5b50_26, v00000286118e5b50_27, v00000286118e5b50_28, v00000286118e5b50_29;
v00000286118e5b50_30 .array/port v00000286118e5b50, 30;
v00000286118e5b50_31 .array/port v00000286118e5b50, 31;
E_00000286118852e0/8 .event anyedge, v00000286118e5b50_30, v00000286118e5b50_31, v00000286118ccd70_0;
E_00000286118852e0 .event/or E_00000286118852e0/0, E_00000286118852e0/1, E_00000286118852e0/2, E_00000286118852e0/3, E_00000286118852e0/4, E_00000286118852e0/5, E_00000286118852e0/6, E_00000286118852e0/7, E_00000286118852e0/8;
    .scope S_0000028611866cd0;
T_0 ;
    %wait E_00000286118859a0;
    %load/vec4 v00000286118e5150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000286118e4610_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000286118e4610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000286118e4610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000286118e5b50, 0, 4;
    %load/vec4 v00000286118e4610_0;
    %addi 1, 0, 32;
    %store/vec4 v00000286118e4610_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000286118e49d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v00000286118e5510_0;
    %load/vec4 v00000286118e50b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000286118e5b50, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028611866cd0;
T_1 ;
    %wait E_00000286118852e0;
    %load/vec4 v00000286118e5e70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000286118e4250_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000286118e5b50, 4;
    %store/vec4 v00000286118e58d0_0, 0, 32;
    %load/vec4 v00000286118e5830_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000286118e5b50, 4;
    %store/vec4 v00000286118e5790_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v00000286118e58d0_0, 0, 32;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v00000286118e5790_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000286117cd930;
T_2 ;
    %vpi_call 9 8 "$readmemh", "C:/Users/pawan/OneDrive/Desktop/PROJECT/IOP/RISCV-SINGLE-CYCLE/instruction.mif", v00000286118cddb0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000286117cd930;
T_3 ;
    %wait E_0000028611884120;
    %load/vec4 v00000286118cd270_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000286118cddb0, 4;
    %assign/vec4 v00000286118cc7d0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028611866b40;
T_4 ;
    %wait E_00000286118859a0;
    %load/vec4 v00000286118e5290_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000286118e5ab0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000286118cd770_0;
    %assign/vec4 v00000286118e5ab0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002861185a690;
T_5 ;
    %wait E_00000286118842a0;
    %load/vec4 v0000028611878fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028611879c50_0, 0, 32;
    %jmp T_5.11;
T_5.0 ;
    %load/vec4 v0000028611879a70_0;
    %load/vec4 v0000028611879bb0_0;
    %add;
    %store/vec4 v0000028611879c50_0, 0, 32;
    %jmp T_5.11;
T_5.1 ;
    %load/vec4 v0000028611879a70_0;
    %load/vec4 v0000028611879bb0_0;
    %sub;
    %store/vec4 v0000028611879c50_0, 0, 32;
    %jmp T_5.11;
T_5.2 ;
    %load/vec4 v0000028611879a70_0;
    %load/vec4 v0000028611879bb0_0;
    %and;
    %store/vec4 v0000028611879c50_0, 0, 32;
    %jmp T_5.11;
T_5.3 ;
    %load/vec4 v0000028611879a70_0;
    %load/vec4 v0000028611879bb0_0;
    %or;
    %store/vec4 v0000028611879c50_0, 0, 32;
    %jmp T_5.11;
T_5.4 ;
    %load/vec4 v0000028611879a70_0;
    %load/vec4 v0000028611879bb0_0;
    %xor;
    %store/vec4 v0000028611879c50_0, 0, 32;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v0000028611879a70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000028611879c50_0, 0, 32;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v0000028611879a70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000028611879c50_0, 0, 32;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v0000028611879a70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0000028611879c50_0, 0, 32;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v0000028611879a70_0;
    %load/vec4 v0000028611879bb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %store/vec4 v0000028611879c50_0, 0, 32;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0000028611879a70_0;
    %load/vec4 v0000028611879bb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v0000028611879c50_0, 0, 32;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000286117cd7a0;
T_6 ;
    %wait E_0000028611885660;
    %load/vec4 v00000286118cd590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000286118cd4f0_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000286118cd4f0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000286118cd4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000286118cce10, 0, 4;
    %load/vec4 v00000286118cd4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000286118cd4f0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000286118cdd10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v00000286118cc730_0;
    %ix/getv 3, v00000286118cd450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000286118cce10, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000286117cd7a0;
T_7 ;
    %wait E_0000028611885260;
    %load/vec4 v00000286118cd810_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %ix/getv 4, v00000286118cd450_0;
    %load/vec4a v00000286118cce10, 4;
    %assign/vec4 v00000286118cc050_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 255, 32;
    %assign/vec4 v00000286118cc050_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000286118695f0;
T_8 ;
    %wait E_0000028611884720;
    %load/vec4 v00000286118cd950_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000286118cd1d0_0, 0;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000286118cd1d0_0, 0;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v00000286118cd1d0_0, 0;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000286118ccc30_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000286118ccc30_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000286118cd1d0_0, 0;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000286118ccc30_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000286118ccc30_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000286118cd1d0_0, 0;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000286118cd1d0_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000286118cd1d0_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000286118ccc30_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000286118cd1d0_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v00000286118ccc30_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v00000286118cd1d0_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000286118695f0;
T_9 ;
    %wait E_00000286118840a0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000286118cd9f0_0, 0;
    %load/vec4 v00000286118cccd0_0;
    %assign/vec4 v00000286118ccd70_0, 0;
    %load/vec4 v00000286118cc5f0_0;
    %assign/vec4 v00000286118cc2d0_0, 0;
    %load/vec4 v00000286118cd130_0;
    %assign/vec4 v00000286118cdbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286118cc690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286118cc550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000286118cdc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286118ccb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286118cc370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286118cdb30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000286118796b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000286118cc410_0, 0, 32;
    %load/vec4 v00000286118cd950_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286118cc690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286118cc550_0, 0;
    %load/vec4 v00000286118cd1d0_0;
    %load/vec4 v0000028611878e90_0;
    %add;
    %assign/vec4 v00000286118cdc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286118ccb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286118cc370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286118cdb30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000286118796b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000286118cc410_0, 0, 32;
    %jmp T_9.10;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc550_0, 0;
    %load/vec4 v00000286118cc0f0_0;
    %assign/vec4 v00000286118cdc70_0, 0;
    %load/vec4 v00000286118cc230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.20;
T_9.11 ;
    %load/vec4 v00000286118cda90_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_9.21, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.22;
T_9.21 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
T_9.22 ;
    %jmp T_9.20;
T_9.12 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.20;
T_9.13 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.20;
T_9.14 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.20;
T_9.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.20;
T_9.16 ;
    %load/vec4 v00000286118cda90_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_9.23, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
T_9.24 ;
    %jmp T_9.20;
T_9.17 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.20;
T_9.18 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.20;
T_9.20 ;
    %pop/vec4 1;
    %jmp T_9.10;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc550_0, 0;
    %load/vec4 v00000286118cc0f0_0;
    %assign/vec4 v00000286118cdc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
    %load/vec4 v00000286118cd1d0_0;
    %assign/vec4 v00000286118cd9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118ccb90_0, 0;
    %load/vec4 v00000286118cc230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.32;
T_9.25 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.32;
T_9.26 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.32;
T_9.27 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.32;
T_9.28 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.32;
T_9.29 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.32;
T_9.30 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000286118cde50_0, 0;
    %jmp T_9.32;
T_9.32 ;
    %pop/vec4 1;
    %jmp T_9.10;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286118cc550_0, 0;
    %load/vec4 v00000286118cd1d0_0;
    %load/vec4 v0000028611878e90_0;
    %add;
    %assign/vec4 v00000286118cdc70_0, 0;
    %jmp T_9.10;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc550_0, 0;
    %load/vec4 v00000286118cc230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.38, 6;
    %load/vec4 v0000028611878e90_0;
    %assign/vec4 v0000028611878f30_0, 0;
    %jmp T_9.40;
T_9.33 ;
    %load/vec4 v00000286118cc190_0;
    %load/vec4 v00000286118ccaf0_0;
    %cmp/e;
    %jmp/0xz  T_9.41, 4;
    %load/vec4 v0000028611878e90_0;
    %load/vec4 v00000286118cd1d0_0;
    %add;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
    %jmp T_9.42;
T_9.41 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
T_9.42 ;
    %jmp T_9.40;
T_9.34 ;
    %load/vec4 v00000286118ccaf0_0;
    %load/vec4 v00000286118cc190_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_9.43, 5;
    %load/vec4 v0000028611878e90_0;
    %load/vec4 v00000286118cd1d0_0;
    %add;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
    %jmp T_9.44;
T_9.43 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
T_9.44 ;
    %jmp T_9.40;
T_9.35 ;
    %load/vec4 v00000286118ccaf0_0;
    %load/vec4 v00000286118cc190_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_9.45, 5;
    %load/vec4 v0000028611878e90_0;
    %load/vec4 v00000286118cd1d0_0;
    %add;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
    %jmp T_9.46;
T_9.45 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
T_9.46 ;
    %jmp T_9.40;
T_9.36 ;
    %load/vec4 v00000286118cc190_0;
    %load/vec4 v00000286118ccaf0_0;
    %cmp/s;
    %jmp/0xz  T_9.47, 5;
    %load/vec4 v0000028611878e90_0;
    %load/vec4 v00000286118cd1d0_0;
    %add;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
    %jmp T_9.48;
T_9.47 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
T_9.48 ;
    %jmp T_9.40;
T_9.37 ;
    %load/vec4 v00000286118cc190_0;
    %load/vec4 v00000286118ccaf0_0;
    %cmp/u;
    %jmp/0xz  T_9.49, 5;
    %load/vec4 v0000028611878e90_0;
    %load/vec4 v00000286118cd1d0_0;
    %add;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
    %jmp T_9.50;
T_9.49 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
T_9.50 ;
    %jmp T_9.40;
T_9.38 ;
    %load/vec4 v00000286118cc190_0;
    %load/vec4 v00000286118ccaf0_0;
    %cmp/ne;
    %jmp/0xz  T_9.51, 4;
    %load/vec4 v0000028611878e90_0;
    %load/vec4 v00000286118cd1d0_0;
    %add;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
    %jmp T_9.52;
T_9.51 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
T_9.52 ;
    %jmp T_9.40;
T_9.40 ;
    %pop/vec4 1;
    %jmp T_9.10;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc690_0, 0;
    %load/vec4 v0000028611878e90_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000286118cdc70_0, 0;
    %load/vec4 v0000028611878e90_0;
    %load/vec4 v00000286118cd1d0_0;
    %add;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc550_0, 0;
    %load/vec4 v0000028611878e90_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000286118cdc70_0, 0;
    %load/vec4 v00000286118cc190_0;
    %load/vec4 v00000286118cd1d0_0;
    %add;
    %assign/vec4 v0000028611878f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028611879610_0, 0;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cdb30_0, 0;
    %load/vec4 v00000286118cc190_0;
    %load/vec4 v00000286118cd1d0_0;
    %add;
    %assign/vec4 v00000286118796b0_0, 0;
    %load/vec4 v00000286118cc230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.53, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.54, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.55, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.56, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.57, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000286118cdc70_0, 0;
    %jmp T_9.59;
T_9.53 ;
    %load/vec4 v00000286118cc4b0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000286118cc4b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000286118cdc70_0, 0;
    %jmp T_9.59;
T_9.54 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000286118cc4b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000286118cdc70_0, 0;
    %jmp T_9.59;
T_9.55 ;
    %load/vec4 v00000286118cc4b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000286118cc4b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000286118cdc70_0, 0;
    %jmp T_9.59;
T_9.56 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000286118cc4b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000286118cdc70_0, 0;
    %jmp T_9.59;
T_9.57 ;
    %load/vec4 v00000286118cc4b0_0;
    %assign/vec4 v00000286118cdc70_0, 0;
    %jmp T_9.59;
T_9.59 ;
    %pop/vec4 1;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc370_0, 0;
    %load/vec4 v00000286118cc190_0;
    %load/vec4 v00000286118cd1d0_0;
    %add;
    %assign/vec4 v00000286118796b0_0, 0;
    %load/vec4 v00000286118cc230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.60, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.62, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000286118cc410_0, 0;
    %jmp T_9.64;
T_9.60 ;
    %load/vec4 v00000286118ccaf0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000286118ccaf0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000286118cc410_0, 0;
    %jmp T_9.64;
T_9.61 ;
    %load/vec4 v00000286118ccaf0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000286118ccaf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000286118cc410_0, 0;
    %jmp T_9.64;
T_9.62 ;
    %load/vec4 v00000286118ccaf0_0;
    %assign/vec4 v00000286118cc410_0, 0;
    %jmp T_9.64;
T_9.64 ;
    %pop/vec4 1;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000286118cc690_0, 0;
    %load/vec4 v00000286118cd1d0_0;
    %assign/vec4 v00000286118cdc70_0, 0;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002861188de00;
T_10 ;
    %vpi_call 2 20 "$dumpfile", "Dumpfiles/processor.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002861188de00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000286118e4cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000286118e8bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000286118e8770_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000286118e8bd0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000286118e8bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000286118e8770_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000286118e8770_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002861188de00;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v00000286118e4cf0_0;
    %inv;
    %store/vec4 v00000286118e4cf0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Testbench/processor_tb.v";
    "Components/processor.v";
    "Components/add4.v";
    "Components/alu.v";
    "Components/clock_divider.v";
    "Components/control.v";
    "Components/data_memory.v";
    "Components/instruction_memory.v";
    "Components/mux.v";
    "Components/program_counter.v";
    "Components/register_file.v";
