# Van der Pol Oscillator - Verilog Implementation

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![Verilog](https://img.shields.io/badge/Language-Verilog-blue.svg)](https://en.wikipedia.org/wiki/Verilog)
[![Python](https://img.shields.io/badge/Language-Python-green.svg)](https://www.python.org/)

A complete FPGA-ready implementation of the Van der Pol oscillator using Verilog HDL with Python visualization tools.

## ğŸ“‹ Table of Contents

- [Overview](#overview)
- [Mathematical Background](#mathematical-background)
- [Features](#features)
- [Project Structure](#project-structure)
- [Installation](#installation)
- [Usage](#usage)
- [Simulation Results](#simulation-results)
- [Visualization](#visualization)
- [Hardware Implementation](#hardware-implementation)
- [Contributing](#contributing)
- [License](#license)

---

## ğŸ” Overview

The **Van der Pol oscillator** is a non-conservative oscillator with non-linear damping that exhibits self-sustained oscillations and limit cycle behavior. This project implements the oscillator in hardware description language (Verilog) suitable for FPGA deployment.

### What is the Van der Pol Oscillator?

The Van der Pol oscillator is described by the differential equation:

```
dÂ²x/dtÂ² - Î¼(1 - xÂ²)(dx/dt) + x = 0
```

Where:
- `x(t)` is the position at time t
- `Î¼` is the non-linearity parameter (Î¼ > 0)
- The term `Î¼(1 - xÂ²)(dx/dt)` represents non-linear damping

This oscillator is important in:
- ğŸ”¬ Physics and engineering systems
- ğŸµ Musical instrument modeling
- ğŸ’“ Biological rhythms (heartbeat modeling)
- ğŸ”Š Electronic oscillator circuits
- ğŸ“¡ Signal processing applications

---

## ğŸ“ Mathematical Background

### State-Space Representation

The second-order differential equation is converted to two first-order equations:

```
dx/dt = u
du/dt = Î¼(1 - xÂ²)u - x
```

Where `u = dx/dt` (velocity)

### Numerical Integration

The implementation uses the **Euler method** for numerical integration:

```
x(k+1) = x(k) + u(k) Â· dt
u(k+1) = u(k) + [Î¼(1 - x(k)Â²)u(k) - x(k)] Â· dt
t(k+1) = t(k) + dt
```

### Fixed-Point Arithmetic

To make the design synthesizable for FPGAs, the implementation uses **Q16.16 fixed-point** representation:
- 16 bits for integer part
- 16 bits for fractional part
- Range: -32768.0 to 32767.99998
- Resolution: ~0.0000153

---

## âœ¨ Features

### Hardware Features
- âœ… **FPGA-ready Verilog implementation**
- âœ… **Configurable parameters** (Î¼, dt, t_max)
- âœ… **Fixed-point arithmetic** for hardware efficiency
- âœ… **Pipelined architecture** for performance
- âœ… **Synchronous design** with reset capability
- âœ… **Modular structure** for easy integration

### Software Features
- âœ… **Comprehensive testbench** with both CSV and text output
- âœ… **Python plotting scripts** for visualization
- âœ… **Multiple output formats** (CSV, TXT, PNG)
- âœ… **Statistical analysis** of simulation results
- âœ… **MATLAB compatibility** for additional analysis

### Visualization
- âœ… Position vs Time plot
- âœ… Velocity vs Time plot
- âœ… Phase portrait (limit cycle)
- âœ… Combined analysis plots

---

## ğŸ“ Project Structure

```
van-der-pol-oscillator-using-verilog/
â”‚
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ van_der_pol_simple.v          # Main oscillator module
â”‚   â””â”€â”€ clockDivider_simple.v         # Clock divider utility
â”‚
â”œâ”€â”€ testbench/
â”‚   â”œâ”€â”€ tb_van_der_pol_complete.v     # Complete testbench (CSV + TXT)
â”‚   â”œâ”€â”€ tb_van_der_pol_csv.v          # CSV-only testbench
â”‚   â””â”€â”€ tb_van_der_pol_simple.v       # Simple testbench
â”‚
â”œâ”€â”€ python/
â”‚   â”œâ”€â”€ plot_vanderpol.py             # Full analysis plots (4 subplots)
â”‚   â”œâ”€â”€ plot_simple.py                # Quick visualization (3 plots)
â”‚   â””â”€â”€ simulate_van_der_pol.py       # Pure Python simulation
â”‚
â”œâ”€â”€ matlab/
â”‚   â””â”€â”€ van_der_pol_oscillator.m      # MATLAB plotting script
â”‚
â”œâ”€â”€ results/
â”‚   â”œâ”€â”€ vanderpol_data.csv            # Simulation data (CSV format)
â”‚   â”œâ”€â”€ vanderpol_results.txt         # Detailed text report
â”‚   â””â”€â”€ vanderpol_plots.png           # Generated plots
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ PLOTTING_GUIDE.md             # Guide for plotting results
â”‚   â””â”€â”€ Van_der_Pol_Oscillator_Report.pdf  # Complete project report
â”‚
â””â”€â”€ README.md                          # This file
```

---

## ğŸš€ Installation

### Prerequisites

**For Verilog Simulation:**
- Xilinx Vivado (2020.1 or later) / ModelSim / Icarus Verilog
- Any HDL simulator supporting Verilog 2001

**For Python Visualization:**
```bash
pip install pandas matplotlib numpy
```

**For MATLAB Visualization:**
- MATLAB R2018b or later

### Clone the Repository

```bash
git clone https://github.com/yourusername/van-der-pol-oscillator-using-verilog.git
cd van-der-pol-oscillator-using-verilog
```

---

## ğŸ’» Usage

### 1. Verilog Simulation

#### Using Vivado

```tcl
# Create new project
create_project van_der_pol ./van_der_pol -part xc7a35tcpg236-1

# Add source files
add_files -fileset sources_1 {rtl/van_der_pol_simple.v}
add_files -fileset sim_1 {testbench/tb_van_der_pol_complete.v}

# Run simulation
launch_simulation
run all
```

#### Using ModelSim

```bash
# Compile
vlog rtl/van_der_pol_simple.v testbench/tb_van_der_pol_complete.v

# Simulate
vsim -c tb_van_der_pol_complete
run -all
```

#### Using Icarus Verilog

```bash
# Compile and run
iverilog -o sim rtl/van_der_pol_simple.v testbench/tb_van_der_pol_complete.v
vvp sim
```

### 2. Python Visualization

After simulation completes (generating `vanderpol_data.csv`):

```bash
# Full analysis (4 plots)
python python/plot_vanderpol.py

# Quick visualization (3 plots)
python python/plot_simple.py
```

### 3. MATLAB Visualization

```matlab
% In MATLAB
cd matlab
van_der_pol_oscillator
```

---

## ğŸ“Š Simulation Results

### Default Parameters

| Parameter | Value | Description |
|-----------|-------|-------------|
| Î¼ (mu) | 1.0 | Non-linearity parameter |
| x(0) | 1.0 | Initial position |
| u(0) | 0.0 | Initial velocity |
| dt | 0.1 | Time step |
| t_max | 10.0 | Maximum simulation time |

### Expected Behavior

With Î¼ = 1.0, the oscillator exhibits:
- âœ… **Limit cycle formation** - converges to stable periodic orbit
- âœ… **Self-sustained oscillations** - maintains amplitude without external forcing
- âœ… **Non-linear damping** - energy added when |x| < 1, removed when |x| > 1
- âœ… **Characteristic phase portrait** - closed loop in x-u space

### Sample Output

```
========================================
Van der Pol Oscillator Simulation
========================================
Total iterations: 100
Final time: 10.000000

Statistics:
  Position range: [-2.012, 2.045]
  Velocity range: [-2.234, 2.156]
  Amplitude: 2.028
========================================
```

---

## ğŸ“ˆ Visualization

### Generated Plots

The Python scripts generate comprehensive visualizations:

![Van der Pol Oscillator Analysis](results/vanderpol_output.png)

**Plot Components:**
1. **Top-Left:** Position x(t) vs Time
2. **Top-Right:** Velocity u(t) vs Time
3. **Bottom-Left:** Phase Portrait (Limit Cycle)
4. **Bottom-Right:** Combined Position and Velocity

### Phase Portrait Interpretation

The phase portrait shows the **limit cycle** - a closed trajectory in the x-u plane that represents the stable periodic solution. Key features:
- Trajectory spirals outward from inside the limit cycle
- Trajectory spirals inward from outside the limit cycle
- All trajectories converge to the same limit cycle (attractor)

---

## ğŸ”§ Hardware Implementation

### Resource Utilization (Xilinx 7-Series FPGA)

| Resource | Used | Available | Utilization |
|----------|------|-----------|-------------|
| LUTs | ~250 | 20,800 | 1.2% |
| Flip-Flops | ~150 | 41,600 | 0.36% |
| DSP Slices | 4 | 90 | 4.4% |
| Block RAM | 0 | 50 | 0% |

### Timing

- **Maximum Clock Frequency:** ~150 MHz (Artix-7)
- **Clock Cycles per Iteration:** 1-2 cycles
- **Latency:** Configurable based on clock frequency

### Synthesis Directives

```verilog
// Recommended synthesis attributes
(* use_dsp = "yes" *)  // Use DSP blocks for multiplication
(* fsm_encoding = "one_hot" *)  // State machine encoding
```

---

## ğŸ›ï¸ Parameter Tuning

### Effect of Î¼ (Non-linearity Parameter)

| Î¼ Value | Behavior |
|---------|----------|
| Î¼ â†’ 0 | Approaches linear harmonic oscillator |
| Î¼ = 0.5 | Weak non-linearity, nearly sinusoidal |
| Î¼ = 1.0 | **Moderate non-linearity** (default) |
| Î¼ = 2.0 | Strong non-linearity, relaxation oscillations |
| Î¼ > 5.0 | Very sharp transitions, pulse-like behavior |

### Time Step Selection

- **Smaller dt (0.01):** More accurate, more iterations
- **Larger dt (0.1):** Faster simulation, less accurate
- **Recommended:** dt = 0.05 to 0.1 for good balance

---

## ğŸ§ª Testing

### Running Tests

```bash
# Run all testbenches
make test

# Run specific testbench
make test TB=tb_van_der_pol_simple
```

### Verification

The implementation is verified through:
- âœ… Comparison with analytical limit cycle properties
- âœ… Matching results with MATLAB/Python simulations
- âœ… Phase portrait validation
- âœ… Conservation of limit cycle amplitude

---

## ğŸ“š References

1. Van der Pol, B. (1926). "On relaxation-oscillations". *The London, Edinburgh and Dublin Phil. Mag. & J. of Sci.*

2. Strogatz, S. H. (2015). *Nonlinear Dynamics and Chaos*. Westview Press.

3. Khalil, H. K. (2002). *Nonlinear Systems*. Prentice Hall.

4. Course Materials: EE587 Digital Systems Design and Synthesis, University of Peradeniya

---

## ğŸ¤ Contributing

Contributions are welcome! Please feel free to submit a Pull Request.

### How to Contribute

1. Fork the repository
2. Create your feature branch (`git checkout -b feature/AmazingFeature`)
3. Commit your changes (`git commit -m 'Add some AmazingFeature'`)
4. Push to the branch (`git push origin feature/AmazingFeature`)
5. Open a Pull Request

### Areas for Contribution

- ğŸ”„ Additional numerical integration methods (RK4, Adams-Bashforth)
- âš¡ Performance optimizations
- ğŸ“Š More visualization options
- ğŸ§ª Extended test coverage
- ğŸ“– Documentation improvements
- ğŸ”§ Support for more FPGA platforms

---

## ğŸ“ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

```
MIT License

Copyright (c) 2025 [Your Name]

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.
```

---

## ğŸ‘¤ Author

**Shadhurshan Navaretnam**
- GitHub: [Shadhurshan311](https://github.com/Shadhurshan311)
- Email: shanchotu11@gmail.com
- LinkedIn: [shadhurshan-navaretnam](https://www.linkedin.com/in/shadhurshan-navaretnam)

---

## ğŸ™ Acknowledgments

- University of Peradeniya - Faculty of Engineering
- EE587 Digital Systems Design and Synthesis Course
- Van der Pol's original work on non-linear oscillations
- Open-source HDL community

---

## ğŸ“ Support

If you have any questions or issues:

1. Check the [Issues](https://github.com/Shadhurshan311/van-der-pol-oscillator-using-verilog/issues) page
2. Read the [PLOTTING_GUIDE.md](docs/PLOTTING_GUIDE.md)
3. Open a new issue with detailed description

---

## â­ Star History

If you find this project useful, please consider giving it a star! â­

---

<div align="center">

**Made with â¤ï¸ for Digital Design and FPGA Community**

[Report Bug](https://github.com/yourusername/van-der-pol-oscillator-using-verilog/issues) Â· 
[Request Feature](https://github.com/yourusername/van-der-pol-oscillator-using-verilog/issues) Â· 
[Documentation](docs/)

</div>
