// Seed: 1935985550
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_2 = id_2[1];
  wire id_3;
  assign module_1.id_1 = 0;
  always begin : LABEL_0
    assume (-1 || !-1 < -1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output reg id_1;
  assign id_4 = ~id_4;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  initial id_1 <= id_4 + id_4[-1];
  assign id_5 = id_5;
endmodule
