Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: aes_enc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "aes_enc.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "aes_enc"
Output Format                      : NGC
Target Device                      : xc7a200t-3-ffg1156

---- Source Options
Top Module Name                    : aes_enc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\sbox.vhd" into library work
Parsing entity <sbox>.
Parsing architecture <behavioral> of entity <sbox>.
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\gfmult_by2.vhd" into library work
Parsing entity <gfmult_by2>.
Parsing architecture <behavioral> of entity <gfmult_by2>.
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <behavioral> of entity <reg>.
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\key_sch_round_function.vhd" into library work
Parsing entity <key_sch_round_function>.
Parsing architecture <behavioral> of entity <key_sch_round_function>.
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\column_calculator.vhd" into library work
Parsing entity <column_calculator>.
Parsing architecture <rtl> of entity <column_calculator>.
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\sub_byte.vhd" into library work
Parsing entity <sub_byte>.
Parsing architecture <behavioral> of entity <sub_byte>.
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\shift_rwos.vhd" into library work
Parsing entity <shift_rows>.
Parsing architecture <rtl> of entity <shift_rows>.
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\mix_columns.vhd" into library work
Parsing entity <mix_columns>.
Parsing architecture <rtl> of entity <mix_columns>.
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\key_schedule.vhd" into library work
Parsing entity <key_schedule>.
Parsing architecture <behavioral> of entity <key_schedule>.
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\controller.vhd" into library work
Parsing entity <controller>.
Parsing architecture <behavioral> of entity <controller>.
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\add_round_key.vhd" into library work
Parsing entity <add_round_key>.
Parsing architecture <rtl> of entity <add_round_key>.
Parsing VHDL file "\AES-VHDL\AES-ENC\RTL\aes_enc.vhd" into library work
Parsing entity <aes_enc>.
Parsing architecture <behavioral> of entity <aes_enc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <aes_enc> (architecture <behavioral>) from library <work>.

Elaborating entity <reg> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <add_round_key> (architecture <rtl>) from library <work>.

Elaborating entity <sub_byte> (architecture <behavioral>) from library <work>.

Elaborating entity <sbox> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "\AES-VHDL\AES-ENC\RTL\sbox.vhd" Line 289. Case statement is complete. others clause is never selected

Elaborating entity <shift_rows> (architecture <rtl>) from library <work>.

Elaborating entity <mix_columns> (architecture <rtl>) from library <work>.

Elaborating entity <column_calculator> (architecture <rtl>) from library <work>.

Elaborating entity <gfmult_by2> (architecture <behavioral>) from library <work>.

Elaborating entity <controller> (architecture <behavioral>) from library <work>.

Elaborating entity <reg> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <key_schedule> (architecture <behavioral>) from library <work>.

Elaborating entity <key_sch_round_function> (architecture <behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <aes_enc>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\aes_enc.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <aes_enc> synthesized.

Synthesizing Unit <reg_1>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\reg.vhd".
        size = 128
    Found 128-bit register for signal <current_stata>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <reg_1> synthesized.

Synthesizing Unit <add_round_key>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\add_round_key.vhd".
    Summary:
Unit <add_round_key> synthesized.

Synthesizing Unit <sub_byte>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\sub_byte.vhd".
    Summary:
	no macro.
Unit <sub_byte> synthesized.

Synthesizing Unit <sbox>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\sbox.vhd".
    Found 256x8-bit Read Only RAM for signal <output_byte>
    Summary:
	inferred   1 RAM(s).
Unit <sbox> synthesized.

Synthesizing Unit <shift_rows>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\shift_rwos.vhd".
    Summary:
	no macro.
Unit <shift_rows> synthesized.

Synthesizing Unit <mix_columns>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\mix_columns.vhd".
    Summary:
	no macro.
Unit <mix_columns> synthesized.

Synthesizing Unit <column_calculator>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\column_calculator.vhd".
    Summary:
Unit <column_calculator> synthesized.

Synthesizing Unit <gfmult_by2>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\gfmult_by2.vhd".
    Summary:
Unit <gfmult_by2> synthesized.

Synthesizing Unit <controller>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\controller.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <controller> synthesized.

Synthesizing Unit <reg_2>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\reg.vhd".
        size = 8
    Found 8-bit register for signal <current_stata>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_2> synthesized.

Synthesizing Unit <key_schedule>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\key_schedule.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <key_schedule> synthesized.

Synthesizing Unit <key_sch_round_function>.
    Related source file is "\AES-VHDL\AES-ENC\RTL\key_sch_round_function.vhd".
    Summary:
Unit <key_sch_round_function> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 20
 256x8-bit single-port Read Only RAM                   : 20
# Registers                                            : 3
 128-bit register                                      : 2
 8-bit register                                        : 1
# Multiplexers                                         : 4
 128-bit 2-to-1 multiplexer                            : 3
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 68
 128-bit xor2                                          : 1
 24-bit xor2                                           : 1
 32-bit xor2                                           : 3
 8-bit xor2                                            : 47
 8-bit xor3                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <key_schedule>.
INFO:Xst:3226 - The RAM <key_sch_round_function_inst/gen_sboxes[15].sbox_inst/Mram_output_byte> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_inst/current_stata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <reg_input<127:120>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <key_sch_round_function_inst/substitued_sk> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <key_sch_round_function_inst/gen_sboxes[14].sbox_inst/Mram_output_byte> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_inst/current_stata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <reg_input<119:112>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <key_sch_round_function_inst/substitued_sk> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <key_sch_round_function_inst/gen_sboxes[12].sbox_inst/Mram_output_byte> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_inst/current_stata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <reg_input<103:96>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <key_sch_round_function_inst/substitued_sk> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <key_sch_round_function_inst/gen_sboxes[13].sbox_inst/Mram_output_byte> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_inst/current_stata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <reg_input<111:104>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <key_sch_round_function_inst/substitued_sk> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <key_schedule> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 20
 256x8-bit single-port block Read Only RAM             : 4
 256x8-bit single-port distributed Read Only RAM       : 16
# Registers                                            : 264
 Flip-Flops                                            : 264
# Multiplexers                                         : 4
 128-bit 2-to-1 multiplexer                            : 3
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 68
 128-bit xor2                                          : 1
 24-bit xor2                                           : 1
 32-bit xor2                                           : 3
 8-bit xor2                                            : 47
 8-bit xor3                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2697 - Unit <MTP_> : the RAMs <key_sch_round_function_inst/gen_sboxes[15].sbox_inst/Mram_output_byte>, <key_sch_round_function_inst/gen_sboxes[14].sbox_inst/Mram_output_byte> are packed into the single block RAM <key_sch_round_function_inst/gen_sboxes[15].sbox_inst/Mram_output_byte1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <key_sch_round_function_inst/gen_sboxes[12].sbox_inst/Mram_output_byte>, <key_sch_round_function_inst/gen_sboxes[13].sbox_inst/Mram_output_byte> are packed into the single block RAM <key_sch_round_function_inst/gen_sboxes[12].sbox_inst/Mram_output_byte1>

Optimizing unit <reg_2> ...

Optimizing unit <aes_enc> ...

Optimizing unit <key_schedule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block aes_enc, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 264
 Flip-Flops                                            : 264

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : aes_enc.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1490
#      GND                         : 1
#      LUT2                        : 229
#      LUT3                        : 13
#      LUT4                        : 116
#      LUT5                        : 32
#      LUT6                        : 714
#      MUXF7                       : 256
#      MUXF8                       : 128
#      VCC                         : 1
# FlipFlops/Latches                : 264
#      FD                          : 264
# RAMS                             : 2
#      RAMB18E1                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 386
#      IBUF                        : 257
#      OBUF                        : 129

Device utilization summary:
---------------------------

Selected Device : 7a200tffg1156-3 


Slice Logic Utilization: 
 Number of Slice Registers:             264  out of  269200     0%  
 Number of Slice LUTs:                 1104  out of  134600     0%  
    Number used as Logic:              1104  out of  134600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1104
   Number with an unused Flip Flop:     840  out of   1104    76%  
   Number with an unused LUT:             0  out of   1104     0%  
   Number of fully used LUT-FF pairs:   264  out of   1104    23%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         387
 Number of bonded IOBs:                 387  out of    500    77%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    365     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 266   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                               | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------+-------+
N0(XST_GND:G)                      | NONE(key_schedule_inst_key_sch_round_function_inst/gen_sboxes[12].sbox_inst/Mram_output_byte1)| 4     |
-----------------------------------+-----------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.397ns (Maximum Frequency: 294.366MHz)
   Minimum input arrival time before clock: 1.649ns
   Maximum output required time after clock: 1.669ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.397ns (frequency: 294.366MHz)
  Total number of paths / destination ports: 54387 / 296
-------------------------------------------------------------------------
Delay:               3.397ns (Levels of Logic = 6)
  Source:            reg_inst/current_stata_0 (FF)
  Destination:       reg_inst/current_stata_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reg_inst/current_stata_0 to reg_inst/current_stata_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.379  reg_inst/current_stata_0 (reg_inst/current_stata_0)
     LUT2:I0->O           33   0.097   0.800  add_round_key_inst/Mxor_output_0_xo<0>1 (ciphertext_0_OBUF)
     LUT6:I0->O            1   0.097   0.000  sub_byte_inst_gen[0].sbox_inst/Mram_output_byte23 (sub_byte_inst_gen[0].sbox_inst/Mram_output_byte23)
     MUXF7:I1->O           1   0.279   0.000  sub_byte_inst_gen[0].sbox_inst/Mram_output_byte2_f7_0 (sub_byte_inst_gen[0].sbox_inst/Mram_output_byte2_f71)
     MUXF8:I0->O           4   0.218   0.570  sub_byte_inst_gen[0].sbox_inst/Mram_output_byte2_f8 (subbox_output<1>)
     LUT4:I0->O            4   0.097   0.393  mix_columns_inst/mix_columns_inst0/Mxor_temp_1_xo<0>1 (mix_columns_inst/mix_columns_inst0/temp<1>)
     LUT6:I4->O            1   0.097   0.000  Mmux_reg_input128 (reg_input<9>)
     FD:D                      0.008          reg_inst/current_stata_9
    ----------------------------------------
    Total                      3.397ns (1.254ns logic, 2.143ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 584 / 296
-------------------------------------------------------------------------
Offset:              1.649ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       key_schedule_inst_key_sch_round_function_inst/gen_sboxes[12].sbox_inst/Mram_output_byte1 (RAM)
  Destination Clock: clk rising

  Data Path: rst to key_schedule_inst_key_sch_round_function_inst/gen_sboxes[12].sbox_inst/Mram_output_byte1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           264   0.001   0.826  rst_IBUF (rst_IBUF)
     LUT6:I1->O            2   0.097   0.283  key_schedule_inst/reg_input<96> (key_schedule_inst/reg_input<96>)
     RAMB18E1:ADDRARDADDR3        0.442          key_schedule_inst_key_sch_round_function_inst/gen_sboxes[12].sbox_inst/Mram_output_byte1
    ----------------------------------------
    Total                      1.649ns (0.540ns logic, 1.109ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 264 / 129
-------------------------------------------------------------------------
Offset:              1.669ns (Levels of Logic = 3)
  Source:            controller_inst/reg_inst/current_stata_4 (FF)
  Destination:       done (PAD)
  Source Clock:      clk rising

  Data Path: controller_inst/reg_inst/current_stata_4 to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.361   0.539  controller_inst/reg_inst/current_stata_4 (controller_inst/reg_inst/current_stata_4)
     LUT3:I0->O            1   0.097   0.295  controller_inst/done<7>_SW0 (N260)
     LUT6:I5->O            1   0.097   0.279  controller_inst/done<7> (done_OBUF)
     OBUF:I->O                 0.000          done_OBUF (done)
    ----------------------------------------
    Total                      1.669ns (0.555ns logic, 1.114ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.397|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.50 secs
 
--> 

Total memory usage is 4639228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    6 (   0 filtered)

