magic	,	V_47
tegra_clk_periph_nodiv_ops	,	V_41
clk_register	,	F_13
tegra_clk_periph_regs	,	V_36
periph	,	V_4
set_parent	,	V_12
__iomem	,	T_2
enable_refcnt	,	V_51
clk_init_data	,	V_34
clk_num	,	V_45
hw	,	V_2
prate	,	V_19
bank	,	V_37
tegra_clk_register_periph	,	F_15
u32	,	T_3
reg	,	V_49
clk_periph_set_rate	,	F_6
enable	,	V_26
get_parent	,	V_10
to_clk_periph	,	F_2
clk_periph_is_enabled	,	F_7
init	,	V_35
clk	,	V_9
offset	,	V_32
TEGRA_PERIPH_NO_GATE	,	V_42
index	,	V_11
clk_periph_recalc_rate	,	F_4
recalc_rate	,	V_17
ops	,	V_40
mux_ops	,	V_6
clk_periph_round_rate	,	F_5
name	,	V_28
gate_hw	,	V_23
round_rate	,	V_20
gate_ops	,	V_22
TEGRA_CLK_PERIPH_MAGIC	,	V_48
div_ops	,	V_14
set_rate	,	V_21
_tegra_clk_register_periph	,	F_10
flags	,	V_33
clk_periph_set_parent	,	F_3
clk_periph_get_parent	,	F_1
is_enabled	,	V_25
mux	,	V_8
parent_rate	,	V_13
tegra_clk_periph_ops	,	V_44
divider	,	V_16
rate	,	V_18
tegra_clk_periph_no_gate_ops	,	V_43
div_hw	,	V_15
clk_hw	,	V_1
tegra_clk_register_periph_nodiv	,	F_16
u8	,	T_1
periph_clk_enb_refcnt	,	V_52
regs	,	V_50
clk_periph_enable	,	F_8
num_parents	,	V_30
EINVAL	,	V_46
clk_ops	,	V_5
parent_names	,	V_29
TEGRA_PERIPH_NO_DIV	,	V_38
CLK_SET_RATE_PARENT	,	V_39
mux_hw	,	V_7
disable	,	V_27
get_reg_bank	,	F_11
tegra_clk_periph	,	V_3
clk_base	,	V_31
gate	,	V_24
clk_periph_disable	,	F_9
ERR_PTR	,	F_12
IS_ERR	,	F_14
