[2025-09-16 20:09:36] START suite=cs trace=classification_phase0_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3546156 heartbeat IPC: 2.82 cumulative IPC: 2.82 (Simulation time: 00 hr 00 min 22 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5685467 cumulative IPC: 3.518 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5685467 cumulative IPC: 3.518 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5685468 heartbeat IPC: 4.674 cumulative IPC: 5 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 16440992 heartbeat IPC: 0.9298 cumulative IPC: 0.9298 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 28161467 heartbeat IPC: 0.8532 cumulative IPC: 0.8898 (Simulation time: 00 hr 01 min 53 sec)
Heartbeat CPU 0 instructions: 50000016 cycles: 40907305 heartbeat IPC: 0.7846 cumulative IPC: 0.8517 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 54407584 heartbeat IPC: 0.7407 cumulative IPC: 0.821 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 70000021 cycles: 68191815 heartbeat IPC: 0.7255 cumulative IPC: 0.7999 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 82394687 heartbeat IPC: 0.7041 cumulative IPC: 0.7822 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 96940674 heartbeat IPC: 0.6875 cumulative IPC: 0.7671 (Simulation time: 00 hr 05 min 22 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000023 cycles: 112186997 heartbeat IPC: 0.6559 cumulative IPC: 0.7512 (Simulation time: 00 hr 06 min 06 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 127665806 heartbeat IPC: 0.646 cumulative IPC: 0.7378 (Simulation time: 00 hr 06 min 51 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 137336820 cumulative IPC: 0.7281 (Simulation time: 00 hr 07 min 35 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 137336820 cumulative IPC: 0.7281 (Simulation time: 00 hr 07 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7281 instructions: 100000003 cycles: 137336820
CPU 0 Branch Prediction Accuracy: 99.88% MPKI: 0.00296 Average ROB Occupancy at Mispredict: 7.487e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0012
BRANCH_INDIRECT: 0.00166
BRANCH_CONDITIONAL: 0.0001
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 444722
LQ_STALL: 0
SQ_STALL: 110766


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 90.74928
REPLAY_LOAD: 75.13091
NON_REPLAY_LOAD: 27.883907

== Total ==
ADDR_TRANS: 94470
REPLAY_LOAD: 169871
NON_REPLAY_LOAD: 180381

== Counts ==
ADDR_TRANS: 1041
REPLAY_LOAD: 2261
NON_REPLAY_LOAD: 6469

cpu0->cpu0_STLB TOTAL        ACCESS:     725258 HIT:     515545 MISS:     209713 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     725258 HIT:     515545 MISS:     209713 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 145.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1297884 HIT:     325320 MISS:     972564 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     748855 HIT:     150729 MISS:     598126 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      38498 HIT:      26927 MISS:      11571 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      47813 HIT:      47533 MISS:        280 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     462718 HIT:     100131 MISS:     362587 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 75.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6577992 HIT:    6571159 MISS:       6833 MSHR_MERGE:       2409
cpu0->cpu0_L1I LOAD         ACCESS:    6577992 HIT:    6571159 MISS:       6833 MSHR_MERGE:       2409
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 133.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   10849264 HIT:    9355250 MISS:    1494014 MSHR_MERGE:     248366
cpu0->cpu0_L1D LOAD         ACCESS:    9024480 HIT:    8109616 MISS:     914864 MSHR_MERGE:     170433
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1334576 HIT:    1218466 MISS:     116110 MSHR_MERGE:      77611
cpu0->cpu0_L1D TRANSLATION  ACCESS:     490208 HIT:      27168 MISS:     463040 MSHR_MERGE:        322
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 66.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5496682 HIT:    5495475 MISS:       1207 MSHR_MERGE:        718
cpu0->cpu0_ITLB LOAD         ACCESS:    5496682 HIT:    5495475 MISS:       1207 MSHR_MERGE:        718
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 321.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10343450 HIT:    9439971 MISS:     903479 MSHR_MERGE:     178710
cpu0->cpu0_DTLB LOAD         ACCESS:   10343450 HIT:    9439971 MISS:     903479 MSHR_MERGE:     178710
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 46.08 cycles
cpu0->LLC TOTAL        ACCESS:     985115 HIT:     375495 MISS:     609620 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     598126 HIT:     212173 MISS:     385953 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      11571 HIT:         80 MISS:      11491 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      12831 HIT:      12676 MISS:        155 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     362587 HIT:     150566 MISS:     212021 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.89 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6770
  ROW_BUFFER_MISS:     602692
  AVG DBUS CONGESTED CYCLE: 6.194
Channel 0 WQ ROW_BUFFER_HIT:       3285
  ROW_BUFFER_MISS:       9163
  FULL:          0
Channel 0 REFRESHES ISSUED:      11445

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       450100        43283        57304        55336
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1238         8317        15741        35059
  STLB miss resolved @ L2C                0         4021        28446        39536        94075
  STLB miss resolved @ LLC                0         3203        21322        59242       117297
  STLB miss resolved @ MEM                0         1274        13142        92479       170761

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                139            9           19           18          266
---------------------------------------------------------------
  STLB miss resolved @ L1D                3            0            0            6          121
  STLB miss resolved @ L2C                2            0            0            1            5
  STLB miss resolved @ LLC               10            0            5           10           74
  STLB miss resolved @ MEM               42            1            8           75          749
[2025-09-16 20:17:11] END   suite=cs trace=classification_phase0_core2 (rc=0)
