From d6ec54cdf339197685bb9eb8deffeb9b1697b139 Mon Sep 17 00:00:00 2001
From: Mirko Ardinghi <mirko.ardinghi@engicam.com>
Date: Thu, 31 Oct 2019 13:58:18 +0100
Subject: [PATCH] changed eth PLL

---
 .../arm/dts/stm32mp157a-ugeast-mx-u-boot.dtsi | 145 +++++++++---------
 arch/arm/dts/stm32mp157a-ugeast-mx.dts        |  11 +-
 2 files changed, 84 insertions(+), 72 deletions(-)

diff --git a/arch/arm/dts/stm32mp157a-ugeast-mx-u-boot.dtsi b/arch/arm/dts/stm32mp157a-ugeast-mx-u-boot.dtsi
index 765d83c..55332f7 100644
--- a/arch/arm/dts/stm32mp157a-ugeast-mx-u-boot.dtsi
+++ b/arch/arm/dts/stm32mp157a-ugeast-mx-u-boot.dtsi
@@ -97,76 +97,81 @@ clocks {
 };
 
 &rcc {
-    u-boot,dm-pre-reloc;
-    st,clksrc = <
-        CLK_MPU_PLL1P
-        CLK_AXI_PLL2P
-        CLK_MCU_HSI
-        CLK_PLL12_HSI
-        CLK_PLL3_HSI
-        CLK_PLL4_HSE
-        CLK_RTC_LSE
-        CLK_MCO1_DISABLED
-        CLK_MCO2_DISABLED
-    >;
-    st,clkdiv = <
-        1         /*MPU*/
-        1         /*AXI*/
-        0         /*MCU*/
-        0         /*APB1*/
-        0         /*APB2*/
-        0         /*APB3*/
-        1         /*APB4*/
-        1         /*APB5*/
-        0         /*RTC*/
-        0         /*MCO1*/
-        0         /*MCO2*/
-    >;
-    st,pkcs = <
-        CLK_CKPER_DISABLED
-        CLK_FMC_ACLK
-        CLK_ETH_PLL4P
-        CLK_SDMMC12_HSI
-        CLK_STGEN_HSI
-        CLK_USBPHY_HSE
-        CLK_SPI2S1_DISABLED
-        CLK_SPI2S23_DISABLED
-        CLK_SPI45_DISABLED
-        CLK_SPI6_DISABLED
-        CLK_I2C46_CSI
-        CLK_SDMMC3_DISABLED
-        CLK_USBO_PLL4R
-        CLK_ADC_DISABLED
-        CLK_CEC_DISABLED
-        CLK_I2C12_PCLK1
-        CLK_I2C35_DISABLED
-        CLK_UART1_PCLK5
-        CLK_UART24_HSE
-        CLK_UART35_PCLK1
-        CLK_UART6_PCLK2
-        CLK_UART78_DISABLED
-        CLK_SPDIF_PLL4P
-        CLK_FDCAN_HSE
-        CLK_SAI1_DISABLED
-        CLK_SAI2_SPDIF
-        CLK_SAI3_DISABLED
-        CLK_SAI4_DISABLED
-        CLK_LPTIM1_DISABLED
-        CLK_LPTIM23_DISABLED
-        CLK_LPTIM45_DISABLED
-    >;
-    pll1:st,pll@0 {
-        cfg = < 3 39 0 1 1 1>;
-        u-boot,dm-pre-reloc;
-    };
-    pll2:st,pll@1 {
-        cfg = < 3 32 1 0 0 7>;
-        u-boot,dm-pre-reloc;
-    };
-    pll4:st,pll@3 {
-        cfg = < 1 49 11 10 1 7>;
-        u-boot,dm-pre-reloc;
-    };
+  u-boot,dm-pre-reloc;
+  st,clksrc = <
+    CLK_MPU_PLL1P
+    CLK_AXI_PLL2P
+    CLK_MCU_PLL3P
+    CLK_PLL12_HSE
+    CLK_PLL3_HSE
+    CLK_PLL4_HSE
+    CLK_RTC_LSE
+    CLK_MCO1_DISABLED
+    CLK_MCO2_DISABLED
+  >;
+  st,clkdiv = <
+    1 		/*MPU*/
+    1 		/*AXI*/
+    0 		/*MCU*/
+    1 		/*APB1*/
+    1 		/*APB2*/
+    1 		/*APB3*/
+    1 		/*APB4*/
+    1 		/*APB5*/
+    0 		/*RTC*/
+    0 		/*MCO1*/
+    0 		/*MCO2*/
+  >;
+  st,pkcs = <
+    CLK_CKPER_DISABLED
+    CLK_FMC_ACLK
+    CLK_ETH_PLL3Q
+    CLK_SDMMC12_HSI
+    CLK_STGEN_HSI
+    CLK_USBPHY_HSE
+    CLK_SPI2S1_DISABLED
+    CLK_SPI2S23_DISABLED
+    CLK_SPI45_DISABLED
+    CLK_SPI6_DISABLED
+    CLK_I2C46_CSI
+    CLK_SDMMC3_HCLK2
+    CLK_USBO_USBPHY
+    CLK_ADC_PLL3Q
+    CLK_CEC_DISABLED
+    CLK_I2C12_HSI
+    CLK_I2C35_DISABLED
+    CLK_UART1_HSI
+    CLK_UART24_HSE
+    CLK_UART35_PCLK1
+    CLK_UART6_PCLK2
+    CLK_UART78_PCLK1
+    CLK_SPDIF_DISABLED
+    CLK_FDCAN_HSE
+    CLK_SAI1_DISABLED
+    CLK_SAI2_PLL3Q
+    CLK_SAI3_DISABLED
+    CLK_SAI4_DISABLED
+    CLK_RNG1_CSI
+    CLK_LPTIM1_DISABLED
+    CLK_LPTIM23_DISABLED
+    CLK_LPTIM45_DISABLED
+  >;
+  pll1:st,pll@0 {
+    cfg = < 1 53 0 1 1 1>;
+    u-boot,dm-pre-reloc;
+  };
+  pll2:st,pll@1 {
+    cfg = < 1 43 1 0 0 7>;
+    u-boot,dm-pre-reloc;
+  };
+  pll3:st,pll@2 {
+    cfg = < 1 49 2 11 1 3>;
+    u-boot,dm-pre-reloc;
+  };
+  pll4:st,pll@3 {
+    cfg = < 1 49 11 10 1 2>;
+    u-boot,dm-pre-reloc;
+  };
 };
 
 &fmc{
diff --git a/arch/arm/dts/stm32mp157a-ugeast-mx.dts b/arch/arm/dts/stm32mp157a-ugeast-mx.dts
index 1b34b54..b937e1f 100644
--- a/arch/arm/dts/stm32mp157a-ugeast-mx.dts
+++ b/arch/arm/dts/stm32mp157a-ugeast-mx.dts
@@ -89,8 +89,7 @@
     u-boot,dm-pre-reloc;
     eth1_pins_mx: eth1_mx-0 {
 				pins {
-					pinmux =  <STM32_PINMUX('A', 1, AF0)>, /* ETH_CLK */
-						 <STM32_PINMUX('A', 2, AF11)>, /* ETH_MDIO */
+					pinmux = <STM32_PINMUX('A', 2, AF11)>, /* ETH_MDIO */
 						 <STM32_PINMUX('C', 1, AF11)>, /* ETH_MDC */
 						 <STM32_PINMUX('A', 7, AF11)>, /* ETH_RX_DV */
 						 <STM32_PINMUX('B', 11, AF11)>, /* ETH_TX_EN */
@@ -102,6 +101,14 @@
 					drive-push-pull;
 					slew-rate = <3>;
 				};
+        
+                
+        pins2 {
+          pinmux = <STM32_PINMUX('A', 1, AF0)>; /* ETH_CLK */
+          bias-disable;
+          slew-rate = <1>;
+        };
+         
     };
 
     eth_res: eth_res-0 {
-- 
2.20.1

