create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name ptpPLL125
set_property -dict [list CONFIG.Component_Name {ptpPLL125} CONFIG.PRIMITIVE {Auto} CONFIG.USE_FREQ_SYNTH {false} CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {6} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_COMPENSATION {AUTO} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3} CONFIG.CLKOUT1_JITTER {112.962} CONFIG.CLKOUT1_PHASE_ERROR {112.379} CONFIG.AUTO_PRIMITIVE {PLL}] [get_ips ptpPLL125]

create_ip_run [get_ips ptpPLL125]
