.Module DU	
Input Output Unpowered_Output Clock Reset : DU		
.Signals
I Input
O Unpowered_Output
O Output
I Clock
I Reset
.Logic
reg State=0;
reg preState=0;


always @*
   if(Reset)
   begin
      State=0;
	  preState=0;
   end

always @(negedge Clock) 
    if(~Reset)
	    preState<=Input;
always @(posedge Clock)
    if(~Reset)
        State<=preState;
    
assign Output=State;
assign Unpowered_Output=State;
.End