// Seed: 1983029358
module module_0 (
    input wand id_0,
    input tri  id_1
);
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input tri0 id_6
);
  wire id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.type_4 = 0;
endmodule
module module_2 ();
  wire id_1;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
  logic [7:0] id_3;
  id_4 :
  assert property (@(negedge id_3 or posedge id_4[1]) id_4)
  else;
  assign id_3 = id_3;
  genvar id_5;
endmodule
