$version Generated by VerilatedVcd $end
$date Fri Jul 15 15:42:11 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 $ clk $end
  $var wire  1 & d $end
  $var wire  1 % load $end
  $var wire  1 # q $end
  $scope module function1 $end
   $var wire  1 $ clk $end
   $var wire  1 & d $end
   $var wire  1 % load $end
   $var wire  1 # q $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
0&
#1
1$
#2
0$
1&
#3
1#
1$
#4
0$
0%
#5
1$
#6
0$
0&
#7
1$
#8
0$
1&
#9
1$
#10
0$
0&
#11
1$
#12
0$
1%
#13
0#
1$
#14
0$
0%
#15
1$
