;redcode
;assert 1
	SPL 0, #602
	CMP -207, <-120
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	ADD 10, 20
	JMN @12, #200
	JMN @12, #200
	SUB @147, 106
	SUB -100, -100
	SPL <0, #2
	ADD 10, 20
	SPL <147, 106
	SPL <147, 106
	SUB @121, 106
	SUB @121, 106
	SUB @127, 106
	SUB @121, 106
	SUB 210, 30
	SUB -207, <-120
	SLT 20, @12
	SUB #0, @2
	ADD 210, 15
	MOV -97, <-20
	SUB @121, 106
	DJN -1, @-20
	SUB @0, @2
	SUB @-127, 100
	JMN 0, #2
	SPL -207, @-120
	MOV 12, @10
	JMN <127, #106
	SUB @0, <-1
	SPL 912, #10
	JMN @38, 186
	SUB @-127, 100
	ADD #270, <1
	SLT 10, 8
	SUB #12, @200
	DJN 1, 21
	SUB -207, <-120
	JMP @0, #2
	JMP @0, #2
	CMP -207, <-120
	SLT 10, 8
	MOV -1, <-20
	SPL -100, 80
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	JMP -1, @-20
	ADD 210, 50
