#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f1311fa900 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -11;
v0x55f131216b40_0 .var "clk", 0 0;
v0x55f131216c50_0 .net "dclk", 0 0, L_0x55f131217350;  1 drivers
v0x55f131216d10_0 .var/real "exp", 0 0;
v0x55f131216db0_0 .var/i "exp_factor", 31 0;
v0x55f131216e50_0 .var/i "is_error", 31 0;
v0x55f131216f80_0 .var "oe", 0 0;
v0x55f131217020_0 .var/real "period", 0 0;
v0x55f1312170c0_0 .var "rstn", 0 0;
v0x55f1312171b0_0 .var "sel", 2 0;
v0x55f131217270_0 .var "sel_int", 3 0;
S_0x55f1311faa80 .scope task, "clkdiv_verif" "clkdiv_verif" 2 52, 2 52 0, S_0x55f1311fa900;
 .timescale -9 -11;
v0x55f1311d6550_0 .var/real "exp_i", 0 0;
v0x55f1312159c0_0 .var/i "is_error_o", 31 0;
v0x55f131215aa0_0 .var/real "period", 0 0;
v0x55f131215b40_0 .var "sel_i", 3 0;
E_0x55f1311ff070 .event posedge, v0x55f1312167d0_0;
TD_tb_top.clkdiv_verif ;
    %load/vec4 v0x55f131215b40_0;
    %pad/u 3;
    %store/vec4 v0x55f1312171b0_0, 0, 3;
    %wait E_0x55f1311ff070;
    %vpi_func/r 2 64 "$realtime" {0 0 0};
    %store/real v0x55f131215aa0_0;
    %wait E_0x55f1311ff070;
    %vpi_func/r 2 68 "$realtime" {0 0 0};
    %load/real v0x55f131215aa0_0;
    %sub/wr;
    %store/real v0x55f131215aa0_0;
    %load/real v0x55f1311d6550_0;
    %load/real v0x55f131215aa0_0;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 72 "$display", "Correct! Period equals to expected %0t", v0x55f1311d6550_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f131216e50_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 77 "$display", "Error! Period equals to %0t and does not equal to expected %0t", v0x55f131215aa0_0, v0x55f1311d6550_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f1312159c0_0, 0, 32;
T_0.1 ;
    %end;
S_0x55f131215c20 .scope module, "top_inst" "top" 2 17, 3 3 0, S_0x55f1311fa900;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "rstn_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /INPUT 3 "sel_i"
    .port_info 3 /INPUT 1 "oe_i"
    .port_info 4 /OUTPUT 1 "dclk_o"
L_0x7f77679bc018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f131216510_0 .net/2u *"_s0", 0 0, L_0x7f77679bc018;  1 drivers
v0x55f131216610_0 .net "clk_i", 0 0, v0x55f131216b40_0;  1 drivers
v0x55f1312166d0_0 .net "dclk", 0 0, v0x55f131216200_0;  1 drivers
v0x55f1312167d0_0 .net "dclk_o", 0 0, L_0x55f131217350;  alias, 1 drivers
v0x55f131216870_0 .net "oe_i", 0 0, v0x55f131216f80_0;  1 drivers
v0x55f131216960_0 .net "rstn_i", 0 0, v0x55f1312170c0_0;  1 drivers
v0x55f131216a00_0 .net "sel_i", 2 0, v0x55f1312171b0_0;  1 drivers
L_0x55f131217350 .functor MUXZ 1, L_0x7f77679bc018, v0x55f131216200_0, v0x55f131216f80_0, C4<>;
S_0x55f131215e10 .scope module, "clkdiv_inst" "clkdiv" 3 17, 4 3 0, S_0x55f131215c20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rstn_i"
    .port_info 2 /INPUT 3 "sel_i"
    .port_info 3 /OUTPUT 1 "dclk_o"
v0x55f131216040_0 .net "clk_i", 0 0, v0x55f131216b40_0;  alias, 1 drivers
v0x55f131216120_0 .var "cnt", 15 0;
v0x55f131216200_0 .var "dclk_o", 0 0;
v0x55f1312162a0_0 .net "rstn_i", 0 0, v0x55f1312170c0_0;  alias, 1 drivers
v0x55f131216360_0 .net "sel_i", 2 0, v0x55f1312171b0_0;  alias, 1 drivers
E_0x55f1311f8c60 .event edge, v0x55f131216360_0, v0x55f131216120_0;
E_0x55f1311f9470/0 .event negedge, v0x55f1312162a0_0;
E_0x55f1311f9470/1 .event posedge, v0x55f131216040_0;
E_0x55f1311f9470 .event/or E_0x55f1311f9470/0, E_0x55f1311f9470/1;
    .scope S_0x55f131215e10;
T_1 ;
    %wait E_0x55f1311f9470;
    %load/vec4 v0x55f1312162a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f131216120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f131216120_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55f131216120_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f131215e10;
T_2 ;
    %wait E_0x55f1311f8c60;
    %load/vec4 v0x55f131216120_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55f131216360_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %store/vec4 v0x55f131216200_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f1311fa900;
T_3 ;
    %pushi/real 1342177280, 4069; load=10.0000
    %store/real v0x55f131217020_0;
    %end;
    .thread T_3;
    .scope S_0x55f1311fa900;
T_4 ;
    %load/real v0x55f131217020_0;
    %pushi/vec4 2, 0, 32;
    %ix/vec4/s 5;
    %cvt/rs 5;
    %div/wr;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55f131216b40_0;
    %inv;
    %assign/vec4 v0x55f131216b40_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f1311fa900;
T_5 ;
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f131216b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1312170c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1312170c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1312170c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f131217270_0, 0, 4;
T_5.0 ;
    %load/vec4 v0x55f131217270_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz T_5.1, 5;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x55f131217270_0;
    %pad/u 32;
    %sub;
    %pow;
    %store/vec4 v0x55f131216db0_0, 0, 32;
    %load/real v0x55f131217020_0;
    %load/vec4 v0x55f131216db0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x55f131216d10_0;
    %load/vec4 v0x55f131216e50_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 2 44 "$finish" {0 0 0};
T_5.2 ;
    %load/vec4 v0x55f131217270_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55f131217270_0, 0, 4;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 47 "$display", "SUCCESS!" {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "top.v";
    "clkdiv.v";
