// Seed: 1723991147
module module_0;
  always @(id_1 or negedge 1'b0 - id_1) begin : LABEL_0
    id_1 <= id_1;
  end
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input tri1  id_0,
    input logic id_1
);
  logic id_3;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_3 = id_1;
    id_3 <= 1 ** 1;
    $display(id_3 === 1);
    $display();
  end
endmodule
module module_2 (
    input  wand  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    output tri0  id_4,
    output wor   id_5,
    input  uwire id_6,
    input  wand  id_7,
    input  tri0  id_8
);
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
