{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660358089991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660358089996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 13 10:34:49 2022 " "Processing started: Sat Aug 13 10:34:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660358089996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358089996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off temprature -c temprature " "Command: quartus_map --read_settings_files=on --write_settings_files=off temprature -c temprature" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358089996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660358090884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660358090884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/temperature/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/temperature/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/FPGA/Code/temperature/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358099837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358099837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/temperature/rtl/temp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/temperature/rtl/temp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_top " "Found entity 1: temp_top" {  } { { "../rtl/temp_top.v" "" { Text "D:/FPGA/Code/temperature/rtl/temp_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358099853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358099853 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ds18b20.v(481) " "Verilog HDL information at ds18b20.v(481): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/ds18b20.v" "" { Text "D:/FPGA/Code/temperature/rtl/ds18b20.v" 481 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1660358099861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/temperature/rtl/ds18b20.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/temperature/rtl/ds18b20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20 " "Found entity 1: ds18b20" {  } { { "../rtl/ds18b20.v" "" { Text "D:/FPGA/Code/temperature/rtl/ds18b20.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358099862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358099862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/temperature/rtl/dig_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/temperature/rtl/dig_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dig_demo " "Found entity 1: dig_demo" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358099866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358099866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ds18b20 ds18b20.v(27) " "Verilog HDL Parameter Declaration warning at ds18b20.v(27): Parameter Declaration in module \"ds18b20\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ds18b20.v" "" { Text "D:/FPGA/Code/temperature/rtl/ds18b20.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1660358099867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ds18b20 ds18b20.v(34) " "Verilog HDL Parameter Declaration warning at ds18b20.v(34): Parameter Declaration in module \"ds18b20\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ds18b20.v" "" { Text "D:/FPGA/Code/temperature/rtl/ds18b20.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1660358099867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "temp_top " "Elaborating entity \"temp_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660358100651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20 ds18b20:U_ds18b20 " "Elaborating entity \"ds18b20\" for hierarchy \"ds18b20:U_ds18b20\"" {  } { { "../rtl/temp_top.v" "U_ds18b20" { Text "D:/FPGA/Code/temperature/rtl/temp_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358100864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ds18b20.v(192) " "Verilog HDL assignment warning at ds18b20.v(192): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/ds18b20.v" "" { Text "D:/FPGA/Code/temperature/rtl/ds18b20.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358100870 "|temp_top|ds18b20:U_ds18b20"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds18b20.v(240) " "Verilog HDL Case Statement information at ds18b20.v(240): all case item expressions in this case statement are onehot" {  } { { "../rtl/ds18b20.v" "" { Text "D:/FPGA/Code/temperature/rtl/ds18b20.v" 240 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1660358100871 "|temp_top|ds18b20:U_ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds18b20.v(402) " "Verilog HDL assignment warning at ds18b20.v(402): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ds18b20.v" "" { Text "D:/FPGA/Code/temperature/rtl/ds18b20.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358100873 "|temp_top|ds18b20:U_ds18b20"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds18b20.v(414) " "Verilog HDL Case Statement information at ds18b20.v(414): all case item expressions in this case statement are onehot" {  } { { "../rtl/ds18b20.v" "" { Text "D:/FPGA/Code/temperature/rtl/ds18b20.v" 414 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1660358100875 "|temp_top|ds18b20:U_ds18b20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_demo dig_demo:U_dig_demo " "Elaborating entity \"dig_demo\" for hierarchy \"dig_demo:U_dig_demo\"" {  } { { "../rtl/temp_top.v" "U_dig_demo" { Text "D:/FPGA/Code/temperature/rtl/temp_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358100946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dig_demo.v(41) " "Verilog HDL assignment warning at dig_demo.v(41): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101030 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dig_demo.v(63) " "Verilog HDL assignment warning at dig_demo.v(63): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101030 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dig_demo.v(64) " "Verilog HDL assignment warning at dig_demo.v(64): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101030 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dig_demo.v(65) " "Verilog HDL assignment warning at dig_demo.v(65): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101030 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dig_demo.v(66) " "Verilog HDL assignment warning at dig_demo.v(66): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101030 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(76) " "Verilog HDL assignment warning at dig_demo.v(76): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101030 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(77) " "Verilog HDL assignment warning at dig_demo.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101030 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(78) " "Verilog HDL assignment warning at dig_demo.v(78): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(79) " "Verilog HDL assignment warning at dig_demo.v(79): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(80) " "Verilog HDL assignment warning at dig_demo.v(80): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(81) " "Verilog HDL assignment warning at dig_demo.v(81): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dig_demo.v(75) " "Verilog HDL Case Statement warning at dig_demo.v(75): incomplete case statement has no default case item" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 75 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(87) " "Verilog HDL assignment warning at dig_demo.v(87): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(89) " "Verilog HDL assignment warning at dig_demo.v(89): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(90) " "Verilog HDL assignment warning at dig_demo.v(90): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(91) " "Verilog HDL assignment warning at dig_demo.v(91): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 4 dig_demo.v(92) " "Verilog HDL assignment warning at dig_demo.v(92): truncated value with size 14 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dig_demo.v(86) " "Verilog HDL Case Statement warning at dig_demo.v(86): incomplete case statement has no default case item" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(98) " "Verilog HDL assignment warning at dig_demo.v(98): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(99) " "Verilog HDL assignment warning at dig_demo.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101031 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(100) " "Verilog HDL assignment warning at dig_demo.v(100): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(101) " "Verilog HDL assignment warning at dig_demo.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(102) " "Verilog HDL assignment warning at dig_demo.v(102): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(103) " "Verilog HDL assignment warning at dig_demo.v(103): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dig_demo.v(97) " "Verilog HDL Case Statement warning at dig_demo.v(97): incomplete case statement has no default case item" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(109) " "Verilog HDL assignment warning at dig_demo.v(109): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(110) " "Verilog HDL assignment warning at dig_demo.v(110): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(111) " "Verilog HDL assignment warning at dig_demo.v(111): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(112) " "Verilog HDL assignment warning at dig_demo.v(112): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(113) " "Verilog HDL assignment warning at dig_demo.v(113): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dig_demo.v(114) " "Verilog HDL assignment warning at dig_demo.v(114): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dig_demo.v(108) " "Verilog HDL Case Statement warning at dig_demo.v(108): incomplete case statement has no default case item" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 108 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_data dig_demo.v(72) " "Verilog HDL Always Construct warning at dig_demo.v(72): inferring latch(es) for variable \"tmp_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "point dig_demo.v(72) " "Verilog HDL Always Construct warning at dig_demo.v(72): inferring latch(es) for variable \"point\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point dig_demo.v(72) " "Inferred latch for \"point\" at dig_demo.v(72)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[0\] dig_demo.v(72) " "Inferred latch for \"tmp_data\[0\]\" at dig_demo.v(72)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[1\] dig_demo.v(72) " "Inferred latch for \"tmp_data\[1\]\" at dig_demo.v(72)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358101032 "|temp_top|dig_demo:U_dig_demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[2\] dig_demo.v(72) " "Inferred latch for \"tmp_data\[2\]\" at dig_demo.v(72)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358101033 "|temp_top|dig_demo:U_dig_demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[3\] dig_demo.v(72) " "Inferred latch for \"tmp_data\[3\]\" at dig_demo.v(72)" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358101033 "|temp_top|dig_demo:U_dig_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:U_key_filter " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:U_key_filter\"" {  } { { "../rtl/temp_top.v" "U_key_filter" { Text "D:/FPGA/Code/temperature/rtl/temp_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358101035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_filter.v(60) " "Verilog HDL assignment warning at key_filter.v(60): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/key_filter.v" "" { Text "D:/FPGA/Code/temperature/rtl/key_filter.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660358101067 "|temp_top|key_filter:U_key_filter"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1660358101207 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1660358101207 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1660358101207 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Mod4\"" {  } { { "../rtl/dig_demo.v" "Mod4" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Mod5\"" {  } { { "../rtl/dig_demo.v" "Mod5" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Div4\"" {  } { { "../rtl/dig_demo.v" "Div4" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Mod0\"" {  } { { "../rtl/dig_demo.v" "Mod0" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Mod1\"" {  } { { "../rtl/dig_demo.v" "Mod1" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Div2\"" {  } { { "../rtl/dig_demo.v" "Div2" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Mod6\"" {  } { { "../rtl/dig_demo.v" "Mod6" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Div7\"" {  } { { "../rtl/dig_demo.v" "Div7" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Div5\"" {  } { { "../rtl/dig_demo.v" "Div5" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Div1\"" {  } { { "../rtl/dig_demo.v" "Div1" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Div6\"" {  } { { "../rtl/dig_demo.v" "Div6" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Div3\"" {  } { { "../rtl/dig_demo.v" "Div3" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Div0\"" {  } { { "../rtl/dig_demo.v" "Div0" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Mod3\"" {  } { { "../rtl/dig_demo.v" "Mod3" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Mod2\"" {  } { { "../rtl/dig_demo.v" "Mod2" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig_demo:U_dig_demo\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig_demo:U_dig_demo\|Mod7\"" {  } { { "../rtl/dig_demo.v" "Mod7" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1660358102270 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1660358102270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Mod4\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358102508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Mod4 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358102519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358102519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358102519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358102519 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358102519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358102690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358102690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358102717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358102717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358102776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358102776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358102891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358102891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358102936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358102936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Mod5\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358102991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Mod5 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358102991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358102991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358102991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358102991 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358102991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Div4\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358103138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Div4 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103138 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358103138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Mod0\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358103326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Mod0 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103326 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358103326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_gcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Mod1\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358103566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Mod1 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103566 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358103566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Div2\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358103771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Div2 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103771 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358103771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Mod6\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358103856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Mod6 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358103856 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358103856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_6bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358103960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358103960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Div1\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358104067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Div1 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104067 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358104067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358104104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358104104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Div6\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358104144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Div6 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104145 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358104145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358104180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358104180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Div3\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358104230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Div3 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104231 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358104231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lhm " "Found entity 1: lpm_divide_lhm" {  } { { "db/lpm_divide_lhm.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_lhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358104267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358104267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Div0\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358104319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Div0 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104319 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358104319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358104355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358104355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_demo:U_dig_demo\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"dig_demo:U_dig_demo\|lpm_divide:Mod3\"" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660358104381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_demo:U_dig_demo\|lpm_divide:Mod3 " "Instantiated megafunction \"dig_demo:U_dig_demo\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660358104381 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660358104381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "D:/FPGA/Code/temperature/prj/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660358104417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358104417 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1660358104829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dig_demo:U_dig_demo\|tmp_data\[0\] " "Latch dig_demo:U_dig_demo\|tmp_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_demo:U_dig_demo\|SEL\[4\] " "Ports D and ENA on the latch are fed by the same signal dig_demo:U_dig_demo\|SEL\[4\]" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1660358104910 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1660358104910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dig_demo:U_dig_demo\|tmp_data\[1\] " "Latch dig_demo:U_dig_demo\|tmp_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_demo:U_dig_demo\|SEL\[4\] " "Ports D and ENA on the latch are fed by the same signal dig_demo:U_dig_demo\|SEL\[4\]" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1660358104910 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1660358104910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dig_demo:U_dig_demo\|tmp_data\[2\] " "Latch dig_demo:U_dig_demo\|tmp_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_demo:U_dig_demo\|SEL\[0\] " "Ports D and ENA on the latch are fed by the same signal dig_demo:U_dig_demo\|SEL\[0\]" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1660358104911 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1660358104911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dig_demo:U_dig_demo\|tmp_data\[3\] " "Latch dig_demo:U_dig_demo\|tmp_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_demo:U_dig_demo\|SEL\[0\] " "Ports D and ENA on the latch are fed by the same signal dig_demo:U_dig_demo\|SEL\[0\]" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1660358104911 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1660358104911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dig_demo:U_dig_demo\|point " "Latch dig_demo:U_dig_demo\|point has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dig_demo:U_dig_demo\|SEL\[5\] " "Ports D and ENA on the latch are fed by the same signal dig_demo:U_dig_demo\|SEL\[5\]" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1660358104911 ""}  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1660358104911 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/dig_demo.v" "" { Text "D:/FPGA/Code/temperature/rtl/dig_demo.v" 51 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/FPGA/Code/temperature/rtl/key_filter.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1660358104923 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1660358104923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660358107726 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1660358109675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1783 " "Implemented 1783 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660358110068 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660358110068 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1660358110068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1763 " "Implemented 1763 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660358110068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660358110068 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Code/temperature/prj/output_files/temprature.map.smsg " "Generated suppressed messages file D:/FPGA/Code/temperature/prj/output_files/temprature.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358110322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660358110720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 13 10:35:10 2022 " "Processing ended: Sat Aug 13 10:35:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660358110720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660358110720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660358110720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660358110720 ""}
