# XOR Gate Physical Layout Design with gpdk90nm Technology

This repository contains the design files for an **XOR (Exclusive OR) gate** implemented using the **GPDK 90nm technology library** in **Cadence Virtuoso**.

---

### ⚙️ Design Specifications

* **Track Height:** 10 tracks
* **Multiplier:** 2
* **Internal Gates:** The XOR gate is synthesized using a combination of the following fundamental logic gates:
  * NAND gate
  * NOR gate
  * AND gate
  * OR gate
  * Inverter
