

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_last_copy_t'
================================================================
* Date:           Tue Jun 13 00:34:50 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- last_copy_t  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   4464|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     684|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     684|   4527|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+------+------------+------------+
    |       Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+------+------------+------------+
    |NZeros_4_fu_340_p2         |         +|   0|  0|    39|          32|          32|
    |add_ln1105_fu_468_p2       |         +|   0|  0|    39|          32|           7|
    |add_ln1122_fu_566_p2       |         +|   0|  0|    11|          11|          11|
    |add_ln291_fu_206_p2        |         +|   0|  0|    39|          32|           1|
    |add_ln292_1_fu_611_p2      |         +|   0|  0|    14|           6|           6|
    |add_ln292_2_fu_233_p2      |         +|   0|  0|    64|          64|          64|
    |add_ln292_fu_239_p2        |         +|   0|  0|    64|          64|          64|
    |lsb_index_fu_360_p2        |         +|   0|  0|    39|          32|           7|
    |m_5_fu_520_p2              |         +|   0|  0|    71|          64|          64|
    |sub_ln1095_fu_354_p2       |         -|   0|  0|    39|           7|          32|
    |sub_ln1098_fu_386_p2       |         -|   0|  0|    14|           5|           7|
    |sub_ln1106_fu_484_p2       |         -|   0|  0|    39|           6|          32|
    |sub_ln1116_fu_560_p2       |         -|   0|  0|    11|           6|          11|
    |tmp_V_fu_274_p2            |         -|   0|  0|   107|           1|         100|
    |a_fu_414_p2                |       and|   0|  0|     2|           1|           1|
    |and_ln1100_fu_442_p2       |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|     2|           1|           1|
    |p_Result_s_fu_402_p2       |       and|   0|  0|   100|         100|         100|
    |hitNonZero_fu_310_p2       |      icmp|   0|  0|    29|          64|           1|
    |icmp_ln1086_fu_260_p2      |      icmp|   0|  0|    40|         100|           1|
    |icmp_ln1097_fu_376_p2      |      icmp|   0|  0|    17|          31|           1|
    |icmp_ln1098_fu_408_p2      |      icmp|   0|  0|    40|         100|           1|
    |icmp_ln1105_fu_462_p2      |      icmp|   0|  0|    18|          32|           1|
    |icmp_ln291_fu_200_p2       |      icmp|   0|  0|    18|          32|          32|
    |lshr_ln1098_fu_396_p2      |      lshr|   0|  0|   325|           2|         100|
    |lshr_ln1105_fu_478_p2      |      lshr|   0|  0|   325|         100|         100|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|     2|           1|           1|
    |or_ln1100_fu_448_p2        |        or|   0|  0|     2|           1|           1|
    |NZeros_6_fu_346_p3         |    select|   0|  0|    32|           1|          32|
    |m_fu_508_p3                |    select|   0|  0|    64|           1|          64|
    |select_ln1086_fu_592_p3    |    select|   0|  0|    64|           1|           1|
    |select_ln1094_fu_548_p3    |    select|   0|  0|    10|           1|          10|
    |tmp_V_4_fu_280_p3          |    select|   0|  0|   100|           1|         100|
    |shl_ln1106_fu_494_p2       |       shl|   0|  0|   325|         100|         100|
    |shl_ln292_1_fu_638_p2      |       shl|   0|  0|  2171|         512|         512|
    |shl_ln292_fu_620_p2        |       shl|   0|  0|   182|           8|          64|
    |ap_enable_pp0              |       xor|   0|  0|     2|           1|           2|
    |xor_ln1100_fu_428_p2       |       xor|   0|  0|     2|           1|           2|
    +---------------------------+----------+----+---+------+------------+------------+
    |Total                      |          |   0|  0|  4464|        1555|        1667|
    +---------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |T_BUS_blk_n_AW           |   9|          2|    1|          2|
    |T_BUS_blk_n_B            |   9|          2|    1|          2|
    |T_BUS_blk_n_W            |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|   32|         64|
    |i_fu_132                 |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   69|        138|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |i_fu_132                          |   32|   0|   32|          0|
    |shl_ln292_1_reg_690               |  512|   0|  512|          0|
    |shl_ln292_reg_685                 |   64|   0|   64|          0|
    |trunc_ln292_reg_675               |    3|   0|    3|          0|
    |trunc_ln_reg_680                  |   58|   0|   58|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  684|   0|  684|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_copy_t|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_copy_t|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_copy_t|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_copy_t|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_copy_t|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_copy_t|  return value|
|m_axi_T_BUS_AWVALID   |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWREADY   |   in|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWADDR    |  out|   64|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWID      |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWLEN     |  out|   32|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWSIZE    |  out|    3|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWBURST   |  out|    2|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWLOCK    |  out|    2|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWCACHE   |  out|    4|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWPROT    |  out|    3|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWQOS     |  out|    4|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWREGION  |  out|    4|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_AWUSER    |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_WVALID    |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_WREADY    |   in|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_WDATA     |  out|  512|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_WSTRB     |  out|   64|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_WLAST     |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_WID       |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_WUSER     |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARVALID   |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARREADY   |   in|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARADDR    |  out|   64|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARID      |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARLEN     |  out|   32|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARSIZE    |  out|    3|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARBURST   |  out|    2|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARLOCK    |  out|    2|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARCACHE   |  out|    4|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARPROT    |  out|    3|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARQOS     |  out|    4|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARREGION  |  out|    4|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_ARUSER    |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_RVALID    |   in|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_RREADY    |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_RDATA     |   in|  512|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_RLAST     |   in|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_RID       |   in|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_RFIFONUM  |   in|    9|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_RUSER     |   in|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_RRESP     |   in|    2|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_BVALID    |   in|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_BREADY    |  out|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_BRESP     |   in|    2|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_BID       |   in|    1|       m_axi|                                T_BUS|       pointer|
|m_axi_T_BUS_BUSER     |   in|    1|       m_axi|                                T_BUS|       pointer|
|add413                |   in|   32|     ap_none|                               add413|        scalar|
|tt_loc_V_address0     |  out|   11|   ap_memory|                             tt_loc_V|         array|
|tt_loc_V_ce0          |  out|    1|   ap_memory|                             tt_loc_V|         array|
|tt_loc_V_q0           |   in|  100|   ap_memory|                             tt_loc_V|         array|
|tt                    |   in|   64|     ap_none|                                   tt|        scalar|
|zext_ln291            |   in|   35|     ap_none|                           zext_ln291|        scalar|
|trunc_ln5             |   in|    6|     ap_none|                            trunc_ln5|        scalar|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.30>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln5_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln5"   --->   Operation 12 'read' 'trunc_ln5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln291_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291"   --->   Operation 13 'read' 'zext_ln291_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tt_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tt"   --->   Operation 14 'read' 'tt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add413_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add413"   --->   Operation 15 'read' 'add413_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln291_cast = zext i35 %zext_ln291_read"   --->   Operation 16 'zext' 'zext_ln291_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %T_BUS, void @empty_36, i32 0, i32 0, void @empty_14, i32 0, i32 2048, void @empty_0, void @empty, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body416"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_6 = load i32 %i" [src/runge_kutta_45.cpp:292]   --->   Operation 20 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %T_BUS"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln291 = icmp_eq  i32 %i_6, i32 %add413_read" [src/runge_kutta_45.cpp:291]   --->   Operation 23 'icmp' 'icmp_ln291' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%add_ln291 = add i32 %i_6, i32 1" [src/runge_kutta_45.cpp:291]   --->   Operation 24 'add' 'add_ln291' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln291 = br i1 %icmp_ln291, void %for.body416.split_ifconv, void %for.end425.loopexit.exitStub" [src/runge_kutta_45.cpp:291]   --->   Operation 25 'br' 'br_ln291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_7_cast85 = zext i32 %i_6" [src/runge_kutta_45.cpp:292]   --->   Operation 26 'zext' 'i_7_cast85' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i100 %tt_loc_V, i64 0, i64 %i_7_cast85"   --->   Operation 27 'getelementptr' 'tt_loc_V_addr' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%p_Val2_s = load i11 %tt_loc_V_addr"   --->   Operation 28 'load' 'p_Val2_s' <Predicate = (!icmp_ln291)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 2048> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %i_6, i3 0" [src/runge_kutta_45.cpp:292]   --->   Operation 29 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln292_2 = zext i35 %shl_ln6" [src/runge_kutta_45.cpp:292]   --->   Operation 30 'zext' 'zext_ln292_2' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln292 = trunc i32 %i_6" [src/runge_kutta_45.cpp:292]   --->   Operation 31 'trunc' 'trunc_ln292' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln292_2 = add i64 %zext_ln292_2, i64 %tt_read" [src/runge_kutta_45.cpp:292]   --->   Operation 32 'add' 'add_ln292_2' <Predicate = (!icmp_ln291)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln292 = add i64 %add_ln292_2, i64 %zext_ln291_cast" [src/runge_kutta_45.cpp:292]   --->   Operation 33 'add' 'add_ln292' <Predicate = (!icmp_ln291)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln292, i32 6, i32 63" [src/runge_kutta_45.cpp:292]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln291 = store i32 %add_ln291, i32 %i" [src/runge_kutta_45.cpp:291]   --->   Operation 35 'store' 'store_ln291' <Predicate = (!icmp_ln291)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%p_Val2_s = load i11 %tt_loc_V_addr"   --->   Operation 36 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 2048> <RAM>
ST_2 : Operation 37 [1/1] (3.17ns)   --->   "%icmp_ln1086 = icmp_eq  i100 %p_Val2_s, i100 0"   --->   Operation 37 'icmp' 'icmp_ln1086' <Predicate = true> <Delay = 3.17> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %p_Val2_s, i32 99"   --->   Operation 38 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (4.55ns)   --->   "%tmp_V = sub i100 0, i100 %p_Val2_s"   --->   Operation 39 'sub' 'tmp_V' <Predicate = true> <Delay = 4.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.16ns)   --->   "%tmp_V_4 = select i1 %p_Result_16, i100 %tmp_V, i100 %p_Val2_s"   --->   Operation 40 'select' 'tmp_V_4' <Predicate = true> <Delay = 1.16> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%t = partselect i64 @_ssdm_op_PartSelect.i64.i100.i32.i32, i100 %tmp_V_4, i32 36, i32 99"   --->   Operation 41 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_7 = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1"   --->   Operation 42 'ctlz' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%NZeros = trunc i64 %tmp_7"   --->   Operation 43 'trunc' 'NZeros' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.77ns)   --->   "%hitNonZero = icmp_eq  i64 %t, i64 0"   --->   Operation 44 'icmp' 'hitNonZero' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1267 = trunc i100 %tmp_V_4"   --->   Operation 45 'trunc' 'trunc_ln1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln1267, i28 268435455"   --->   Operation 46 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_17, i1 1"   --->   Operation 47 'ctlz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1269 = trunc i64 %tmp_s"   --->   Operation 48 'trunc' 'trunc_ln1269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.55ns)   --->   "%NZeros_4 = add i32 %trunc_ln1269, i32 %NZeros"   --->   Operation 49 'add' 'NZeros_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.69ns)   --->   "%NZeros_6 = select i1 %hitNonZero, i32 %NZeros_4, i32 %NZeros"   --->   Operation 50 'select' 'NZeros_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln1095 = sub i32 100, i32 %NZeros_6"   --->   Operation 51 'sub' 'sub_ln1095' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1095, i32 4294967243"   --->   Operation 52 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 53 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln1097 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 54 'icmp' 'icmp_ln1097' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %sub_ln1095"   --->   Operation 55 'trunc' 'trunc_ln1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.87ns)   --->   "%sub_ln1098 = sub i7 26, i7 %trunc_ln1098"   --->   Operation 56 'sub' 'sub_ln1098' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%zext_ln1098 = zext i7 %sub_ln1098"   --->   Operation 57 'zext' 'zext_ln1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%lshr_ln1098 = lshr i100 1267650600228229401496703205375, i100 %zext_ln1098"   --->   Operation 58 'lshr' 'lshr_ln1098' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%p_Result_s = and i100 %tmp_V_4, i100 %lshr_ln1098"   --->   Operation 59 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (3.17ns) (out node of the LUT)   --->   "%icmp_ln1098 = icmp_ne  i100 %p_Result_s, i100 0"   --->   Operation 60 'icmp' 'icmp_ln1098' <Predicate = true> <Delay = 3.17> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%a = and i1 %icmp_ln1097, i1 %icmp_ln1098"   --->   Operation 61 'and' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 62 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%xor_ln1100 = xor i1 %tmp_3, i1 1"   --->   Operation 63 'xor' 'xor_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %tmp_V_4, i32 %lsb_index"   --->   Operation 64 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%and_ln1100 = and i1 %p_Result_13, i1 %xor_ln1100"   --->   Operation 65 'and' 'and_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_2)   --->   "%or_ln1100 = or i1 %and_ln1100, i1 %a"   --->   Operation 66 'or' 'or_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1100_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1100"   --->   Operation 67 'bitconcatenate' 'or_ln1100_2' <Predicate = true> <Delay = 0.97>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln1105 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 68 'icmp' 'icmp_ln1105' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln1105 = add i32 %sub_ln1095, i32 4294967242"   --->   Operation 69 'add' 'add_ln1105' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1105 = zext i32 %add_ln1105"   --->   Operation 70 'zext' 'zext_ln1105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln1105 = lshr i100 %tmp_V_4, i100 %zext_ln1105"   --->   Operation 71 'lshr' 'lshr_ln1105' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.55ns)   --->   "%sub_ln1106 = sub i32 54, i32 %sub_ln1095"   --->   Operation 72 'sub' 'sub_ln1106' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1106 = zext i32 %sub_ln1106"   --->   Operation 73 'zext' 'zext_ln1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln1106 = shl i100 %tmp_V_4, i100 %zext_ln1106"   --->   Operation 74 'shl' 'shl_ln1106' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln1106 = trunc i100 %lshr_ln1105"   --->   Operation 75 'trunc' 'trunc_ln1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln1106_2 = trunc i100 %shl_ln1106"   --->   Operation 76 'trunc' 'trunc_ln1106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m = select i1 %icmp_ln1105, i64 %trunc_ln1106, i64 %trunc_ln1106_2"   --->   Operation 77 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1112 = zext i2 %or_ln1100_2"   --->   Operation 78 'zext' 'zext_ln1112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (4.77ns) (out node of the LUT)   --->   "%m_5 = add i64 %m, i64 %zext_ln1112"   --->   Operation 79 'add' 'm_5' <Predicate = true> <Delay = 4.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node shl_ln292_1)   --->   "%m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 80 'partselect' 'm_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node shl_ln292_1)   --->   "%zext_ln1113 = zext i63 %m_8"   --->   Operation 81 'zext' 'zext_ln1113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 54"   --->   Operation 82 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.69ns)   --->   "%select_ln1094 = select i1 %p_Result_14, i11 1023, i11 1022"   --->   Operation 83 'select' 'select_ln1094' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1094 = trunc i32 %NZeros_6"   --->   Operation 84 'trunc' 'trunc_ln1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116 = sub i11 40, i11 %trunc_ln1094"   --->   Operation 85 'sub' 'sub_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1122 = add i11 %sub_ln1116, i11 %select_ln1094"   --->   Operation 86 'add' 'add_ln1122' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node shl_ln292_1)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_16, i11 %add_ln1122"   --->   Operation 87 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node shl_ln292_1)   --->   "%p_Result_18 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln1113, i12 %tmp_6, i32 52, i32 63"   --->   Operation 88 'partset' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node shl_ln292_1)   --->   "%select_ln1086 = select i1 %icmp_ln1086, i64 0, i64 %p_Result_18"   --->   Operation 89 'select' 'select_ln1086' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln292_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln292, i3 0" [src/runge_kutta_45.cpp:292]   --->   Operation 90 'bitconcatenate' 'trunc_ln292_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node shl_ln292_1)   --->   "%zext_ln292 = zext i64 %select_ln1086" [src/runge_kutta_45.cpp:292]   --->   Operation 91 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.82ns)   --->   "%add_ln292_1 = add i6 %trunc_ln5_read, i6 %trunc_ln292_1" [src/runge_kutta_45.cpp:292]   --->   Operation 92 'add' 'add_ln292_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln292_1 = zext i6 %add_ln292_1" [src/runge_kutta_45.cpp:292]   --->   Operation 93 'zext' 'zext_ln292_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (3.25ns)   --->   "%shl_ln292 = shl i64 255, i64 %zext_ln292_1" [src/runge_kutta_45.cpp:292]   --->   Operation 94 'shl' 'shl_ln292' <Predicate = true> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node shl_ln292_1)   --->   "%shl_ln292_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln292_1, i3 0" [src/runge_kutta_45.cpp:292]   --->   Operation 95 'bitconcatenate' 'shl_ln292_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node shl_ln292_1)   --->   "%zext_ln292_3 = zext i9 %shl_ln292_2" [src/runge_kutta_45.cpp:292]   --->   Operation 96 'zext' 'zext_ln292_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (4.59ns) (out node of the LUT)   --->   "%shl_ln292_1 = shl i512 %zext_ln292, i512 %zext_ln292_3" [src/runge_kutta_45.cpp:292]   --->   Operation 97 'shl' 'shl_ln292_1' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln292 = sext i58 %trunc_ln" [src/runge_kutta_45.cpp:292]   --->   Operation 98 'sext' 'sext_ln292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i512 %T_BUS, i64 %sext_ln292" [src/runge_kutta_45.cpp:292]   --->   Operation 99 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (36.5ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i64 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:292]   --->   Operation 100 'writereq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 101 [1/1] (36.5ns)   --->   "%write_ln292 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %T_BUS_addr, i512 %shl_ln292_1, i64 %shl_ln292" [src/runge_kutta_45.cpp:292]   --->   Operation 101 'write' 'write_ln292' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 102 [5/5] (36.5ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %T_BUS_addr" [src/runge_kutta_45.cpp:292]   --->   Operation 102 'writeresp' 'empty_65' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 103 [4/5] (36.5ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %T_BUS_addr" [src/runge_kutta_45.cpp:292]   --->   Operation 103 'writeresp' 'empty_65' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 104 [3/5] (36.5ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %T_BUS_addr" [src/runge_kutta_45.cpp:292]   --->   Operation 104 'writeresp' 'empty_65' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 105 [2/5] (36.5ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %T_BUS_addr" [src/runge_kutta_45.cpp:292]   --->   Operation 105 'writeresp' 'empty_65' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln291)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/runge_kutta_45.cpp:291]   --->   Operation 106 'specloopname' 'specloopname_ln291' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/5] (36.5ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %T_BUS_addr" [src/runge_kutta_45.cpp:292]   --->   Operation 107 'writeresp' 'empty_65' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln291 = br void %for.body416" [src/runge_kutta_45.cpp:291]   --->   Operation 108 'br' 'br_ln291' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ T_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add413]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tt_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln291]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca        ) [ 010000000]
trunc_ln5_read     (read          ) [ 011000000]
zext_ln291_read    (read          ) [ 000000000]
tt_read            (read          ) [ 000000000]
add413_read        (read          ) [ 000000000]
zext_ln291_cast    (zext          ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
store_ln0          (store         ) [ 000000000]
br_ln0             (br            ) [ 000000000]
i_6                (load          ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specpipeline_ln0   (specpipeline  ) [ 000000000]
icmp_ln291         (icmp          ) [ 011111110]
add_ln291          (add           ) [ 000000000]
br_ln291           (br            ) [ 000000000]
i_7_cast85         (zext          ) [ 000000000]
tt_loc_V_addr      (getelementptr ) [ 011000000]
shl_ln6            (bitconcatenate) [ 000000000]
zext_ln292_2       (zext          ) [ 000000000]
trunc_ln292        (trunc         ) [ 011000000]
add_ln292_2        (add           ) [ 000000000]
add_ln292          (add           ) [ 000000000]
trunc_ln           (partselect    ) [ 011000000]
store_ln291        (store         ) [ 000000000]
p_Val2_s           (load          ) [ 000000000]
icmp_ln1086        (icmp          ) [ 000000000]
p_Result_16        (bitselect     ) [ 000000000]
tmp_V              (sub           ) [ 000000000]
tmp_V_4            (select        ) [ 000000000]
t                  (partselect    ) [ 000000000]
tmp_7              (ctlz          ) [ 000000000]
NZeros             (trunc         ) [ 000000000]
hitNonZero         (icmp          ) [ 000000000]
trunc_ln1267       (trunc         ) [ 000000000]
p_Result_17        (bitconcatenate) [ 000000000]
tmp_s              (ctlz          ) [ 000000000]
trunc_ln1269       (trunc         ) [ 000000000]
NZeros_4           (add           ) [ 000000000]
NZeros_6           (select        ) [ 000000000]
sub_ln1095         (sub           ) [ 000000000]
lsb_index          (add           ) [ 000000000]
tmp                (partselect    ) [ 000000000]
icmp_ln1097        (icmp          ) [ 000000000]
trunc_ln1098       (trunc         ) [ 000000000]
sub_ln1098         (sub           ) [ 000000000]
zext_ln1098        (zext          ) [ 000000000]
lshr_ln1098        (lshr          ) [ 000000000]
p_Result_s         (and           ) [ 000000000]
icmp_ln1098        (icmp          ) [ 000000000]
a                  (and           ) [ 000000000]
tmp_3              (bitselect     ) [ 000000000]
xor_ln1100         (xor           ) [ 000000000]
p_Result_13        (bitselect     ) [ 000000000]
and_ln1100         (and           ) [ 000000000]
or_ln1100          (or            ) [ 000000000]
or_ln1100_2        (bitconcatenate) [ 000000000]
icmp_ln1105        (icmp          ) [ 000000000]
add_ln1105         (add           ) [ 000000000]
zext_ln1105        (zext          ) [ 000000000]
lshr_ln1105        (lshr          ) [ 000000000]
sub_ln1106         (sub           ) [ 000000000]
zext_ln1106        (zext          ) [ 000000000]
shl_ln1106         (shl           ) [ 000000000]
trunc_ln1106       (trunc         ) [ 000000000]
trunc_ln1106_2     (trunc         ) [ 000000000]
m                  (select        ) [ 000000000]
zext_ln1112        (zext          ) [ 000000000]
m_5                (add           ) [ 000000000]
m_8                (partselect    ) [ 000000000]
zext_ln1113        (zext          ) [ 000000000]
p_Result_14        (bitselect     ) [ 000000000]
select_ln1094      (select        ) [ 000000000]
trunc_ln1094       (trunc         ) [ 000000000]
sub_ln1116         (sub           ) [ 000000000]
add_ln1122         (add           ) [ 000000000]
tmp_6              (bitconcatenate) [ 000000000]
p_Result_18        (partset       ) [ 000000000]
select_ln1086      (select        ) [ 000000000]
trunc_ln292_1      (bitconcatenate) [ 000000000]
zext_ln292         (zext          ) [ 000000000]
add_ln292_1        (add           ) [ 000000000]
zext_ln292_1       (zext          ) [ 000000000]
shl_ln292          (shl           ) [ 010100000]
shl_ln292_2        (bitconcatenate) [ 000000000]
zext_ln292_3       (zext          ) [ 000000000]
shl_ln292_1        (shl           ) [ 010100000]
sext_ln292         (sext          ) [ 000000000]
T_BUS_addr         (getelementptr ) [ 010111111]
empty              (writereq      ) [ 000000000]
write_ln292        (write         ) [ 000000000]
specloopname_ln291 (specloopname  ) [ 000000000]
empty_65           (writeresp     ) [ 000000000]
br_ln291           (br            ) [ 000000000]
ret_ln0            (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="T_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add413">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add413"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tt_loc_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt_loc_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tt">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln291">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="trunc_ln5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i35"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i100.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i36.i28"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln5_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln5_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln291_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="35" slack="0"/>
<pin id="144" dir="0" index="1" bw="35" slack="0"/>
<pin id="145" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln291_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tt_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tt_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add413_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add413_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_writeresp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="512" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_65/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln292_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="512" slack="1"/>
<pin id="170" dir="0" index="2" bw="512" slack="1"/>
<pin id="171" dir="0" index="3" bw="64" slack="1"/>
<pin id="172" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln292/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tt_loc_V_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="100" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tt_loc_V_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln291_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="35" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_cast/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_6_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln291_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln291/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln291_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln291/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_7_cast85_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast85/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shl_ln6_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="35" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln292_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="35" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292_2/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln292_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln292/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln292_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="35" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln292_2/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln292_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="0" index="1" bw="35" slack="0"/>
<pin id="242" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln292/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="58" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="0" index="3" bw="7" slack="0"/>
<pin id="250" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln291_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln291/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln1086_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="100" slack="0"/>
<pin id="262" dir="0" index="1" bw="100" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1086/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Result_16_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="100" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="100" slack="0"/>
<pin id="277" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_V_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="100" slack="0"/>
<pin id="283" dir="0" index="2" bw="100" slack="0"/>
<pin id="284" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="t_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="100" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="0" index="3" bw="8" slack="0"/>
<pin id="293" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="NZeros_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="NZeros/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="hitNonZero_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="hitNonZero/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln1267_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="100" slack="0"/>
<pin id="318" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1267/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Result_17_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="36" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_s_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln1269_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1269/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="NZeros_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="NZeros_4/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="NZeros_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NZeros_6/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sub_ln1095_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1095/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="lsb_index_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="7" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="31" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln1097_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="31" slack="0"/>
<pin id="378" dir="0" index="1" bw="31" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1097/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln1098_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1098/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sub_ln1098_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1098/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln1098_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1098/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="lshr_ln1098_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1098/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_Result_s_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="100" slack="0"/>
<pin id="404" dir="0" index="1" bw="100" slack="0"/>
<pin id="405" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln1098_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="100" slack="0"/>
<pin id="410" dir="0" index="1" bw="100" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1098/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="a_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln1100_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1100/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Result_13_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="100" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="and_ln1100_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1100/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln1100_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1100/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="or_ln1100_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1100_2/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln1105_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1105/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln1105_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="7" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1105/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln1105_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1105/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="lshr_ln1105_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="100" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1105/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sub_ln1106_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1106/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln1106_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1106/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="shl_ln1106_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="100" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1106/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln1106_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="100" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln1106_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="100" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106_2/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="m_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="0"/>
<pin id="511" dir="0" index="2" bw="64" slack="0"/>
<pin id="512" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln1112_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1112/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="m_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="2" slack="0"/>
<pin id="523" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_5/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="m_8_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="63" slack="0"/>
<pin id="528" dir="0" index="1" bw="64" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="0" index="3" bw="7" slack="0"/>
<pin id="531" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_8/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln1113_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="63" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1113/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_Result_14_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="0" index="2" bw="7" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln1094_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="11" slack="0"/>
<pin id="551" dir="0" index="2" bw="11" slack="0"/>
<pin id="552" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1094/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln1094_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1094/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sub_ln1116_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="0" index="1" bw="11" slack="0"/>
<pin id="563" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln1122_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="0"/>
<pin id="568" dir="0" index="1" bw="11" slack="0"/>
<pin id="569" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1122/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_6_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="12" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="11" slack="0"/>
<pin id="576" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Result_18_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="63" slack="0"/>
<pin id="583" dir="0" index="2" bw="12" slack="0"/>
<pin id="584" dir="0" index="3" bw="7" slack="0"/>
<pin id="585" dir="0" index="4" bw="7" slack="0"/>
<pin id="586" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="select_ln1086_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="0" index="2" bw="64" slack="0"/>
<pin id="596" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1086/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln292_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="0" index="1" bw="3" slack="1"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln292_1/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln292_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln292_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="1"/>
<pin id="613" dir="0" index="1" bw="6" slack="0"/>
<pin id="614" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln292_1/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln292_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292_1/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="shl_ln292_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="9" slack="0"/>
<pin id="622" dir="0" index="1" bw="6" slack="0"/>
<pin id="623" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln292/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="shl_ln292_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="0" index="1" bw="6" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln292_2/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln292_3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292_3/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="shl_ln292_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="0" index="1" bw="9" slack="0"/>
<pin id="641" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln292_1/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sext_ln292_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="58" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln292/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="T_BUS_addr_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="0"/>
<pin id="650" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="T_BUS_addr/2 "/>
</bind>
</comp>

<comp id="654" class="1005" name="i_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="661" class="1005" name="trunc_ln5_read_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="1"/>
<pin id="663" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5_read "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln291_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="6"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln291 "/>
</bind>
</comp>

<comp id="670" class="1005" name="tt_loc_V_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="1"/>
<pin id="672" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tt_loc_V_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="trunc_ln292_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="1"/>
<pin id="677" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln292 "/>
</bind>
</comp>

<comp id="680" class="1005" name="trunc_ln_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="58" slack="1"/>
<pin id="682" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="685" class="1005" name="shl_ln292_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="1"/>
<pin id="687" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln292 "/>
</bind>
</comp>

<comp id="690" class="1005" name="shl_ln292_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="512" slack="1"/>
<pin id="692" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln292_1 "/>
</bind>
</comp>

<comp id="695" class="1005" name="T_BUS_addr_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="512" slack="1"/>
<pin id="697" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="T_BUS_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="122" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="124" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="126" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="142" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="154" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="197" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="197" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="197" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="197" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="225" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="148" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="188" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="239" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="259"><net_src comp="206" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="182" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="58" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="182" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="58" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="182" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="266" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="182" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="280" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="288" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="288" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="280" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="72" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="320" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="306" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="310" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="306" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="76" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="346" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="78" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="80" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="12" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="82" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="380"><net_src comp="366" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="84" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="354" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="86" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="88" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="280" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="376" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="90" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="360" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="82" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="70" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="60" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="280" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="360" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="428" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="414" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="92" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="94" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="448" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="360" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="26" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="354" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="96" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="280" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="98" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="354" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="280" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="478" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="494" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="462" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="500" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="504" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="454" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="508" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="100" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="520" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="12" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="56" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="539"><net_src comp="526" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="102" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="520" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="98" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="104" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="106" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="346" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="108" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="548" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="110" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="266" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="566" pin="2"/><net_sink comp="572" pin=2"/></net>

<net id="587"><net_src comp="112" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="536" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="572" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="590"><net_src comp="114" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="591"><net_src comp="56" pin="0"/><net_sink comp="580" pin=4"/></net>

<net id="597"><net_src comp="260" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="46" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="580" pin="5"/><net_sink comp="592" pin=2"/></net>

<net id="605"><net_src comp="116" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="50" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="610"><net_src comp="592" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="600" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="118" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="120" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="611" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="50" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="637"><net_src comp="626" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="607" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="651"><net_src comp="0" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="653"><net_src comp="647" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="657"><net_src comp="132" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="664"><net_src comp="136" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="669"><net_src comp="200" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="175" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="678"><net_src comp="229" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="683"><net_src comp="245" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="688"><net_src comp="620" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="693"><net_src comp="638" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="698"><net_src comp="647" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="160" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: T_BUS | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_last_copy_t : T_BUS | {}
	Port: runge_kutta_45_Pipeline_last_copy_t : add413 | {1 }
	Port: runge_kutta_45_Pipeline_last_copy_t : tt_loc_V | {1 2 }
	Port: runge_kutta_45_Pipeline_last_copy_t : tt | {1 }
	Port: runge_kutta_45_Pipeline_last_copy_t : zext_ln291 | {1 }
	Port: runge_kutta_45_Pipeline_last_copy_t : trunc_ln5 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_6 : 1
		icmp_ln291 : 2
		add_ln291 : 2
		br_ln291 : 3
		i_7_cast85 : 2
		tt_loc_V_addr : 3
		p_Val2_s : 4
		shl_ln6 : 2
		zext_ln292_2 : 3
		trunc_ln292 : 2
		add_ln292_2 : 4
		add_ln292 : 5
		trunc_ln : 6
		store_ln291 : 3
	State 2
		icmp_ln1086 : 1
		p_Result_16 : 1
		tmp_V : 1
		tmp_V_4 : 2
		t : 3
		tmp_7 : 4
		NZeros : 5
		hitNonZero : 4
		trunc_ln1267 : 3
		p_Result_17 : 4
		tmp_s : 5
		trunc_ln1269 : 6
		NZeros_4 : 7
		NZeros_6 : 8
		sub_ln1095 : 9
		lsb_index : 10
		tmp : 11
		icmp_ln1097 : 12
		trunc_ln1098 : 10
		sub_ln1098 : 11
		zext_ln1098 : 12
		lshr_ln1098 : 13
		p_Result_s : 14
		icmp_ln1098 : 14
		a : 15
		tmp_3 : 11
		xor_ln1100 : 12
		p_Result_13 : 11
		and_ln1100 : 12
		or_ln1100 : 15
		or_ln1100_2 : 15
		icmp_ln1105 : 11
		add_ln1105 : 10
		zext_ln1105 : 11
		lshr_ln1105 : 12
		sub_ln1106 : 10
		zext_ln1106 : 11
		shl_ln1106 : 12
		trunc_ln1106 : 13
		trunc_ln1106_2 : 13
		m : 14
		zext_ln1112 : 16
		m_5 : 17
		m_8 : 18
		zext_ln1113 : 19
		p_Result_14 : 18
		select_ln1094 : 19
		trunc_ln1094 : 9
		sub_ln1116 : 10
		add_ln1122 : 20
		tmp_6 : 21
		p_Result_18 : 22
		select_ln1086 : 23
		zext_ln292 : 24
		add_ln292_1 : 1
		zext_ln292_1 : 2
		shl_ln292 : 3
		shl_ln292_2 : 2
		zext_ln292_3 : 3
		shl_ln292_1 : 25
		T_BUS_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      shl_ln1106_fu_494      |    0    |   325   |
|    shl   |       shl_ln292_fu_620      |    0    |    19   |
|          |      shl_ln292_1_fu_638     |    0    |   182   |
|----------|-----------------------------|---------|---------|
|          |       add_ln291_fu_206      |    0    |    39   |
|          |      add_ln292_2_fu_233     |    0    |    64   |
|          |       add_ln292_fu_239      |    0    |    64   |
|          |       NZeros_4_fu_340       |    0    |    39   |
|    add   |       lsb_index_fu_360      |    0    |    39   |
|          |      add_ln1105_fu_468      |    0    |    39   |
|          |          m_5_fu_520         |    0    |    71   |
|          |      add_ln1122_fu_566      |    0    |    11   |
|          |      add_ln292_1_fu_611     |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   lshr   |      lshr_ln1098_fu_396     |    0    |    15   |
|          |      lshr_ln1105_fu_478     |    0    |   325   |
|----------|-----------------------------|---------|---------|
|          |        tmp_V_4_fu_280       |    0    |   100   |
|          |       NZeros_6_fu_346       |    0    |    32   |
|  select  |           m_fu_508          |    0    |    64   |
|          |     select_ln1094_fu_548    |    0    |    11   |
|          |     select_ln1086_fu_592    |    0    |    64   |
|----------|-----------------------------|---------|---------|
|          |         tmp_V_fu_274        |    0    |   107   |
|          |      sub_ln1095_fu_354      |    0    |    39   |
|    sub   |      sub_ln1098_fu_386      |    0    |    14   |
|          |      sub_ln1106_fu_484      |    0    |    39   |
|          |      sub_ln1116_fu_560      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln291_fu_200      |    0    |    18   |
|          |      icmp_ln1086_fu_260     |    0    |    40   |
|   icmp   |      hitNonZero_fu_310      |    0    |    29   |
|          |      icmp_ln1097_fu_376     |    0    |    17   |
|          |      icmp_ln1098_fu_408     |    0    |    40   |
|          |      icmp_ln1105_fu_462     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_402      |    0    |   100   |
|    and   |           a_fu_414          |    0    |    2    |
|          |      and_ln1100_fu_442      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |      xor_ln1100_fu_428      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln1100_fu_448      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  trunc_ln5_read_read_fu_136 |    0    |    0    |
|   read   | zext_ln291_read_read_fu_142 |    0    |    0    |
|          |     tt_read_read_fu_148     |    0    |    0    |
|          |   add413_read_read_fu_154   |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_160    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln292_write_fu_167  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    zext_ln291_cast_fu_188   |    0    |    0    |
|          |      i_7_cast85_fu_212      |    0    |    0    |
|          |     zext_ln292_2_fu_225     |    0    |    0    |
|          |      zext_ln1098_fu_392     |    0    |    0    |
|          |      zext_ln1105_fu_474     |    0    |    0    |
|   zext   |      zext_ln1106_fu_490     |    0    |    0    |
|          |      zext_ln1112_fu_516     |    0    |    0    |
|          |      zext_ln1113_fu_536     |    0    |    0    |
|          |      zext_ln292_fu_607      |    0    |    0    |
|          |     zext_ln292_1_fu_616     |    0    |    0    |
|          |     zext_ln292_3_fu_634     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        shl_ln6_fu_217       |    0    |    0    |
|          |      p_Result_17_fu_320     |    0    |    0    |
|bitconcatenate|      or_ln1100_2_fu_454     |    0    |    0    |
|          |         tmp_6_fu_572        |    0    |    0    |
|          |     trunc_ln292_1_fu_600    |    0    |    0    |
|          |      shl_ln292_2_fu_626     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln292_fu_229     |    0    |    0    |
|          |        NZeros_fu_306        |    0    |    0    |
|          |     trunc_ln1267_fu_316     |    0    |    0    |
|   trunc  |     trunc_ln1269_fu_336     |    0    |    0    |
|          |     trunc_ln1098_fu_382     |    0    |    0    |
|          |     trunc_ln1106_fu_500     |    0    |    0    |
|          |    trunc_ln1106_2_fu_504    |    0    |    0    |
|          |     trunc_ln1094_fu_556     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       trunc_ln_fu_245       |    0    |    0    |
|partselect|           t_fu_288          |    0    |    0    |
|          |          tmp_fu_366         |    0    |    0    |
|          |          m_8_fu_526         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_16_fu_266     |    0    |    0    |
| bitselect|         tmp_3_fu_420        |    0    |    0    |
|          |      p_Result_13_fu_434     |    0    |    0    |
|          |      p_Result_14_fu_540     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   ctlz   |         tmp_7_fu_298        |    0    |    0    |
|          |         tmp_s_fu_328        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  partset |      p_Result_18_fu_580     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln292_fu_644      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   1997  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  T_BUS_addr_reg_695  |   512  |
|       i_reg_654      |   32   |
|  icmp_ln291_reg_666  |    1   |
|  shl_ln292_1_reg_690 |   512  |
|   shl_ln292_reg_685  |   64   |
|  trunc_ln292_reg_675 |    3   |
|trunc_ln5_read_reg_661|    6   |
|   trunc_ln_reg_680   |   58   |
| tt_loc_V_addr_reg_670|   11   |
+----------------------+--------+
|         Total        |  1199  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_160 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_160 |  p1  |   2  |  512 |  1024  ||    9    |
|   grp_access_fu_182  |  p0  |   2  |  11  |   22   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1048  ||  4.764  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1997  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   18   |
|  Register |    -   |  1199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |  1199  |  2015  |
+-----------+--------+--------+--------+
