module InstMem (
    input [5:0] addr,         
    output reg [31:0] data_out 
);
    reg [31:0] memory [0:63];  

  
    initial begin
        memory[0] = 32'b00000000000000000010000010000011; 
        memory[1] = 32'b00000000010000000010000100000011; 
        memory[2] = 32'b00000000100000000010000110000011; 
        memory[3] = 32'b00000000001000001000011001100011; 
        memory[4] = 32'b00000000001100001000000010110011; 
        memory[5] = 32'b11111110000000000000110011100011; 
        memory[6] = 32'b00000000000100010110001000110011; 
        memory[7] = 32'b00000000010000010010000000100011; 
        memory[8] = 32'b01000000010000000000001000110011; 
        memory[9] = 32'b00000000000000100111000110110011; 
    
    end

    always @(*) begin
        data_out = memory[addr]; 
    end
endmodule
