// Seed: 1170404016
module module_0;
  initial begin
    $display(id_1 ==? 1, "");
    id_1 <= ~id_1;
  end
  id_3(
      .id_0(1), .id_1(1), .id_2(id_2)
  );
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    output wire id_5,
    input tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    output wor id_9
);
  assign id_9 = id_6;
  always @(*) begin
    id_0 <= 1;
  end
  wire id_11;
  initial $display(id_11);
  module_0();
endmodule
