;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, -2
	MOV -1, @-720
	SUB 12, -2
	MOV -1, @-720
	SUB @0, @2
	SUB @121, 106
	SUB @-111, 106
	SLT -12, @10
	SUB @121, 106
	SPL 0, <12
	SUB @121, 106
	ADD 270, 60
	SUB @-127, 100
	ADD 12, @10
	CMP -207, <-120
	SUB @121, 106
	ADD 102, @0
	SUB @121, 106
	SUB #72, @200
	SUB @121, 106
	SUB #72, @200
	DJN -1, @-20
	MOV -1, <-20
	SUB @-111, 106
	SLT 721, 10
	SLT 721, 10
	SPL 0, <12
	SUB @0, @2
	JMP 270, 60
	SUB @121, 103
	SUB @121, 103
	SUB -1, <-20
	DAT <300, <690
	SPL 0, 90
	MOV -1, <-20
	SPL 0, -2
	CMP #1, <-1
	DJN @300, 90
	SPL 0, <708
	CMP -207, <-120
	SUB @24, 6
	SPL 0, <708
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
