
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fincore_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401798 <.init>:
  401798:	stp	x29, x30, [sp, #-16]!
  40179c:	mov	x29, sp
  4017a0:	bl	401c50 <ferror@plt+0x60>
  4017a4:	ldp	x29, x30, [sp], #16
  4017a8:	ret

Disassembly of section .plt:

00000000004017b0 <memcpy@plt-0x20>:
  4017b0:	stp	x16, x30, [sp, #-16]!
  4017b4:	adrp	x16, 415000 <ferror@plt+0x13410>
  4017b8:	ldr	x17, [x16, #4088]
  4017bc:	add	x16, x16, #0xff8
  4017c0:	br	x17
  4017c4:	nop
  4017c8:	nop
  4017cc:	nop

00000000004017d0 <memcpy@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4017d4:	ldr	x17, [x16]
  4017d8:	add	x16, x16, #0x0
  4017dc:	br	x17

00000000004017e0 <scols_column_set_json_type@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4017e4:	ldr	x17, [x16, #8]
  4017e8:	add	x16, x16, #0x8
  4017ec:	br	x17

00000000004017f0 <_exit@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4017f4:	ldr	x17, [x16, #16]
  4017f8:	add	x16, x16, #0x10
  4017fc:	br	x17

0000000000401800 <strtoul@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14410>
  401804:	ldr	x17, [x16, #24]
  401808:	add	x16, x16, #0x18
  40180c:	br	x17

0000000000401810 <strlen@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14410>
  401814:	ldr	x17, [x16, #32]
  401818:	add	x16, x16, #0x20
  40181c:	br	x17

0000000000401820 <fputs@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14410>
  401824:	ldr	x17, [x16, #40]
  401828:	add	x16, x16, #0x28
  40182c:	br	x17

0000000000401830 <scols_line_set_data@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14410>
  401834:	ldr	x17, [x16, #48]
  401838:	add	x16, x16, #0x30
  40183c:	br	x17

0000000000401840 <exit@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14410>
  401844:	ldr	x17, [x16, #56]
  401848:	add	x16, x16, #0x38
  40184c:	br	x17

0000000000401850 <dup@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14410>
  401854:	ldr	x17, [x16, #64]
  401858:	add	x16, x16, #0x40
  40185c:	br	x17

0000000000401860 <scols_line_refer_data@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14410>
  401864:	ldr	x17, [x16, #72]
  401868:	add	x16, x16, #0x48
  40186c:	br	x17

0000000000401870 <scols_table_set_name@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14410>
  401874:	ldr	x17, [x16, #80]
  401878:	add	x16, x16, #0x50
  40187c:	br	x17

0000000000401880 <strtod@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14410>
  401884:	ldr	x17, [x16, #88]
  401888:	add	x16, x16, #0x58
  40188c:	br	x17

0000000000401890 <scols_table_enable_noheadings@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14410>
  401894:	ldr	x17, [x16, #96]
  401898:	add	x16, x16, #0x60
  40189c:	br	x17

00000000004018a0 <scols_table_new_column@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018a4:	ldr	x17, [x16, #104]
  4018a8:	add	x16, x16, #0x68
  4018ac:	br	x17

00000000004018b0 <__cxa_atexit@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018b4:	ldr	x17, [x16, #112]
  4018b8:	add	x16, x16, #0x70
  4018bc:	br	x17

00000000004018c0 <fputc@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018c4:	ldr	x17, [x16, #120]
  4018c8:	add	x16, x16, #0x78
  4018cc:	br	x17

00000000004018d0 <scols_table_enable_raw@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018d4:	ldr	x17, [x16, #128]
  4018d8:	add	x16, x16, #0x80
  4018dc:	br	x17

00000000004018e0 <snprintf@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018e4:	ldr	x17, [x16, #136]
  4018e8:	add	x16, x16, #0x88
  4018ec:	br	x17

00000000004018f0 <localeconv@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4018f4:	ldr	x17, [x16, #144]
  4018f8:	add	x16, x16, #0x90
  4018fc:	br	x17

0000000000401900 <fileno@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14410>
  401904:	ldr	x17, [x16, #152]
  401908:	add	x16, x16, #0x98
  40190c:	br	x17

0000000000401910 <malloc@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14410>
  401914:	ldr	x17, [x16, #160]
  401918:	add	x16, x16, #0xa0
  40191c:	br	x17

0000000000401920 <open@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14410>
  401924:	ldr	x17, [x16, #168]
  401928:	add	x16, x16, #0xa8
  40192c:	br	x17

0000000000401930 <__strtol_internal@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14410>
  401934:	ldr	x17, [x16, #176]
  401938:	add	x16, x16, #0xb0
  40193c:	br	x17

0000000000401940 <strncmp@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14410>
  401944:	ldr	x17, [x16, #184]
  401948:	add	x16, x16, #0xb8
  40194c:	br	x17

0000000000401950 <bindtextdomain@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14410>
  401954:	ldr	x17, [x16, #192]
  401958:	add	x16, x16, #0xc0
  40195c:	br	x17

0000000000401960 <__libc_start_main@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14410>
  401964:	ldr	x17, [x16, #200]
  401968:	add	x16, x16, #0xc8
  40196c:	br	x17

0000000000401970 <fgetc@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14410>
  401974:	ldr	x17, [x16, #208]
  401978:	add	x16, x16, #0xd0
  40197c:	br	x17

0000000000401980 <scols_new_table@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14410>
  401984:	ldr	x17, [x16, #216]
  401988:	add	x16, x16, #0xd8
  40198c:	br	x17

0000000000401990 <mincore@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14410>
  401994:	ldr	x17, [x16, #224]
  401998:	add	x16, x16, #0xe0
  40199c:	br	x17

00000000004019a0 <__strtoul_internal@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019a4:	ldr	x17, [x16, #232]
  4019a8:	add	x16, x16, #0xe8
  4019ac:	br	x17

00000000004019b0 <getpagesize@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019b4:	ldr	x17, [x16, #240]
  4019b8:	add	x16, x16, #0xf0
  4019bc:	br	x17

00000000004019c0 <strdup@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019c4:	ldr	x17, [x16, #248]
  4019c8:	add	x16, x16, #0xf8
  4019cc:	br	x17

00000000004019d0 <scols_table_new_line@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019d4:	ldr	x17, [x16, #256]
  4019d8:	add	x16, x16, #0x100
  4019dc:	br	x17

00000000004019e0 <scols_unref_table@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019e4:	ldr	x17, [x16, #264]
  4019e8:	add	x16, x16, #0x108
  4019ec:	br	x17

00000000004019f0 <close@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14410>
  4019f4:	ldr	x17, [x16, #272]
  4019f8:	add	x16, x16, #0x110
  4019fc:	br	x17

0000000000401a00 <__gmon_start__@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a04:	ldr	x17, [x16, #280]
  401a08:	add	x16, x16, #0x118
  401a0c:	br	x17

0000000000401a10 <abort@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a14:	ldr	x17, [x16, #288]
  401a18:	add	x16, x16, #0x120
  401a1c:	br	x17

0000000000401a20 <textdomain@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a24:	ldr	x17, [x16, #296]
  401a28:	add	x16, x16, #0x128
  401a2c:	br	x17

0000000000401a30 <getopt_long@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a34:	ldr	x17, [x16, #304]
  401a38:	add	x16, x16, #0x130
  401a3c:	br	x17

0000000000401a40 <strcmp@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a44:	ldr	x17, [x16, #312]
  401a48:	add	x16, x16, #0x138
  401a4c:	br	x17

0000000000401a50 <warn@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a54:	ldr	x17, [x16, #320]
  401a58:	add	x16, x16, #0x140
  401a5c:	br	x17

0000000000401a60 <__ctype_b_loc@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a64:	ldr	x17, [x16, #328]
  401a68:	add	x16, x16, #0x148
  401a6c:	br	x17

0000000000401a70 <mmap@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a74:	ldr	x17, [x16, #336]
  401a78:	add	x16, x16, #0x150
  401a7c:	br	x17

0000000000401a80 <strtol@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a84:	ldr	x17, [x16, #344]
  401a88:	add	x16, x16, #0x158
  401a8c:	br	x17

0000000000401a90 <free@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14410>
  401a94:	ldr	x17, [x16, #352]
  401a98:	add	x16, x16, #0x160
  401a9c:	br	x17

0000000000401aa0 <scols_table_enable_json@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401aa4:	ldr	x17, [x16, #360]
  401aa8:	add	x16, x16, #0x168
  401aac:	br	x17

0000000000401ab0 <strncasecmp@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ab4:	ldr	x17, [x16, #368]
  401ab8:	add	x16, x16, #0x170
  401abc:	br	x17

0000000000401ac0 <vasprintf@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ac4:	ldr	x17, [x16, #376]
  401ac8:	add	x16, x16, #0x178
  401acc:	br	x17

0000000000401ad0 <strndup@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ad4:	ldr	x17, [x16, #384]
  401ad8:	add	x16, x16, #0x180
  401adc:	br	x17

0000000000401ae0 <strspn@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ae4:	ldr	x17, [x16, #392]
  401ae8:	add	x16, x16, #0x188
  401aec:	br	x17

0000000000401af0 <strchr@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401af4:	ldr	x17, [x16, #400]
  401af8:	add	x16, x16, #0x190
  401afc:	br	x17

0000000000401b00 <munmap@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b04:	ldr	x17, [x16, #408]
  401b08:	add	x16, x16, #0x198
  401b0c:	br	x17

0000000000401b10 <fflush@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b14:	ldr	x17, [x16, #416]
  401b18:	add	x16, x16, #0x1a0
  401b1c:	br	x17

0000000000401b20 <scols_print_table@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b24:	ldr	x17, [x16, #424]
  401b28:	add	x16, x16, #0x1a8
  401b2c:	br	x17

0000000000401b30 <warnx@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b34:	ldr	x17, [x16, #432]
  401b38:	add	x16, x16, #0x1b0
  401b3c:	br	x17

0000000000401b40 <__fxstat@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b44:	ldr	x17, [x16, #440]
  401b48:	add	x16, x16, #0x1b8
  401b4c:	br	x17

0000000000401b50 <dcgettext@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b54:	ldr	x17, [x16, #448]
  401b58:	add	x16, x16, #0x1c0
  401b5c:	br	x17

0000000000401b60 <errx@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b64:	ldr	x17, [x16, #456]
  401b68:	add	x16, x16, #0x1c8
  401b6c:	br	x17

0000000000401b70 <strcspn@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b74:	ldr	x17, [x16, #464]
  401b78:	add	x16, x16, #0x1d0
  401b7c:	br	x17

0000000000401b80 <printf@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b84:	ldr	x17, [x16, #472]
  401b88:	add	x16, x16, #0x1d8
  401b8c:	br	x17

0000000000401b90 <__assert_fail@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14410>
  401b94:	ldr	x17, [x16, #480]
  401b98:	add	x16, x16, #0x1e0
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401ba4:	ldr	x17, [x16, #488]
  401ba8:	add	x16, x16, #0x1e8
  401bac:	br	x17

0000000000401bb0 <fprintf@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bb4:	ldr	x17, [x16, #496]
  401bb8:	add	x16, x16, #0x1f0
  401bbc:	br	x17

0000000000401bc0 <scols_init_debug@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bc4:	ldr	x17, [x16, #504]
  401bc8:	add	x16, x16, #0x1f8
  401bcc:	br	x17

0000000000401bd0 <err@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bd4:	ldr	x17, [x16, #512]
  401bd8:	add	x16, x16, #0x200
  401bdc:	br	x17

0000000000401be0 <setlocale@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401be4:	ldr	x17, [x16, #520]
  401be8:	add	x16, x16, #0x208
  401bec:	br	x17

0000000000401bf0 <ferror@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14410>
  401bf4:	ldr	x17, [x16, #528]
  401bf8:	add	x16, x16, #0x210
  401bfc:	br	x17

Disassembly of section .text:

0000000000401c00 <.text>:
  401c00:	mov	x29, #0x0                   	// #0
  401c04:	mov	x30, #0x0                   	// #0
  401c08:	mov	x5, x0
  401c0c:	ldr	x1, [sp]
  401c10:	add	x2, sp, #0x8
  401c14:	mov	x6, sp
  401c18:	movz	x0, #0x0, lsl #48
  401c1c:	movk	x0, #0x0, lsl #32
  401c20:	movk	x0, #0x40, lsl #16
  401c24:	movk	x0, #0x202c
  401c28:	movz	x3, #0x0, lsl #48
  401c2c:	movk	x3, #0x0, lsl #32
  401c30:	movk	x3, #0x40, lsl #16
  401c34:	movk	x3, #0x4690
  401c38:	movz	x4, #0x0, lsl #48
  401c3c:	movk	x4, #0x0, lsl #32
  401c40:	movk	x4, #0x40, lsl #16
  401c44:	movk	x4, #0x4710
  401c48:	bl	401960 <__libc_start_main@plt>
  401c4c:	bl	401a10 <abort@plt>
  401c50:	adrp	x0, 415000 <ferror@plt+0x13410>
  401c54:	ldr	x0, [x0, #4064]
  401c58:	cbz	x0, 401c60 <ferror@plt+0x70>
  401c5c:	b	401a00 <__gmon_start__@plt>
  401c60:	ret
  401c64:	adrp	x0, 416000 <ferror@plt+0x14410>
  401c68:	add	x0, x0, #0x2d0
  401c6c:	adrp	x1, 416000 <ferror@plt+0x14410>
  401c70:	add	x1, x1, #0x2d0
  401c74:	cmp	x0, x1
  401c78:	b.eq	401cac <ferror@plt+0xbc>  // b.none
  401c7c:	stp	x29, x30, [sp, #-32]!
  401c80:	mov	x29, sp
  401c84:	adrp	x0, 404000 <ferror@plt+0x2410>
  401c88:	ldr	x0, [x0, #1856]
  401c8c:	str	x0, [sp, #24]
  401c90:	mov	x1, x0
  401c94:	cbz	x1, 401ca4 <ferror@plt+0xb4>
  401c98:	adrp	x0, 416000 <ferror@plt+0x14410>
  401c9c:	add	x0, x0, #0x2d0
  401ca0:	blr	x1
  401ca4:	ldp	x29, x30, [sp], #32
  401ca8:	ret
  401cac:	ret
  401cb0:	adrp	x0, 416000 <ferror@plt+0x14410>
  401cb4:	add	x0, x0, #0x2d0
  401cb8:	adrp	x1, 416000 <ferror@plt+0x14410>
  401cbc:	add	x1, x1, #0x2d0
  401cc0:	sub	x0, x0, x1
  401cc4:	lsr	x1, x0, #63
  401cc8:	add	x0, x1, x0, asr #3
  401ccc:	cmp	xzr, x0, asr #1
  401cd0:	b.eq	401d08 <ferror@plt+0x118>  // b.none
  401cd4:	stp	x29, x30, [sp, #-32]!
  401cd8:	mov	x29, sp
  401cdc:	asr	x1, x0, #1
  401ce0:	adrp	x0, 404000 <ferror@plt+0x2410>
  401ce4:	ldr	x0, [x0, #1864]
  401ce8:	str	x0, [sp, #24]
  401cec:	mov	x2, x0
  401cf0:	cbz	x2, 401d00 <ferror@plt+0x110>
  401cf4:	adrp	x0, 416000 <ferror@plt+0x14410>
  401cf8:	add	x0, x0, #0x2d0
  401cfc:	blr	x2
  401d00:	ldp	x29, x30, [sp], #32
  401d04:	ret
  401d08:	ret
  401d0c:	adrp	x0, 416000 <ferror@plt+0x14410>
  401d10:	ldrb	w0, [x0, #760]
  401d14:	cbnz	w0, 401d38 <ferror@plt+0x148>
  401d18:	stp	x29, x30, [sp, #-16]!
  401d1c:	mov	x29, sp
  401d20:	bl	401c64 <ferror@plt+0x74>
  401d24:	adrp	x0, 416000 <ferror@plt+0x14410>
  401d28:	mov	w1, #0x1                   	// #1
  401d2c:	strb	w1, [x0, #760]
  401d30:	ldp	x29, x30, [sp], #16
  401d34:	ret
  401d38:	ret
  401d3c:	stp	x29, x30, [sp, #-16]!
  401d40:	mov	x29, sp
  401d44:	bl	401cb0 <ferror@plt+0xc0>
  401d48:	ldp	x29, x30, [sp], #16
  401d4c:	ret
  401d50:	stp	x29, x30, [sp, #-64]!
  401d54:	mov	x29, sp
  401d58:	stp	x19, x20, [sp, #16]
  401d5c:	stp	x21, x22, [sp, #32]
  401d60:	str	x23, [sp, #48]
  401d64:	mov	x22, x0
  401d68:	mov	x21, x1
  401d6c:	mov	x19, #0x0                   	// #0
  401d70:	adrp	x23, 416000 <ferror@plt+0x14410>
  401d74:	add	x23, x23, #0x228
  401d78:	b	401d88 <ferror@plt+0x198>
  401d7c:	add	x19, x19, #0x1
  401d80:	cmp	x19, #0x4
  401d84:	b.eq	401db4 <ferror@plt+0x1c4>  // b.none
  401d88:	lsl	x0, x19, #5
  401d8c:	ldr	x20, [x0, x23]
  401d90:	mov	x2, x21
  401d94:	mov	x1, x20
  401d98:	mov	x0, x22
  401d9c:	bl	401ab0 <strncasecmp@plt>
  401da0:	cbnz	w0, 401d7c <ferror@plt+0x18c>
  401da4:	ldrsb	w0, [x20, x21]
  401da8:	cbnz	w0, 401d7c <ferror@plt+0x18c>
  401dac:	mov	w0, w19
  401db0:	b	401dd4 <ferror@plt+0x1e4>
  401db4:	mov	w2, #0x5                   	// #5
  401db8:	adrp	x1, 404000 <ferror@plt+0x2410>
  401dbc:	add	x1, x1, #0x750
  401dc0:	mov	x0, #0x0                   	// #0
  401dc4:	bl	401b50 <dcgettext@plt>
  401dc8:	mov	x1, x22
  401dcc:	bl	401b30 <warnx@plt>
  401dd0:	mov	w0, #0xffffffff            	// #-1
  401dd4:	ldp	x19, x20, [sp, #16]
  401dd8:	ldp	x21, x22, [sp, #32]
  401ddc:	ldr	x23, [sp, #48]
  401de0:	ldp	x29, x30, [sp], #64
  401de4:	ret
  401de8:	stp	x29, x30, [sp, #-16]!
  401dec:	mov	x29, sp
  401df0:	tbnz	w0, #31, 401e24 <ferror@plt+0x234>
  401df4:	adrp	x1, 416000 <ferror@plt+0x14410>
  401df8:	ldr	x1, [x1, #768]
  401dfc:	cmp	x1, w0, sxtw
  401e00:	b.ls	401e44 <ferror@plt+0x254>  // b.plast
  401e04:	adrp	x1, 416000 <ferror@plt+0x14410>
  401e08:	add	x1, x1, #0x228
  401e0c:	add	x1, x1, #0x80
  401e10:	ldr	w0, [x1, w0, sxtw #2]
  401e14:	cmp	w0, #0x3
  401e18:	b.gt	401e64 <ferror@plt+0x274>
  401e1c:	ldp	x29, x30, [sp], #16
  401e20:	ret
  401e24:	adrp	x3, 404000 <ferror@plt+0x2410>
  401e28:	add	x3, x3, #0xc70
  401e2c:	mov	w2, #0x62                  	// #98
  401e30:	adrp	x1, 404000 <ferror@plt+0x2410>
  401e34:	add	x1, x1, #0x768
  401e38:	adrp	x0, 404000 <ferror@plt+0x2410>
  401e3c:	add	x0, x0, #0x780
  401e40:	bl	401b90 <__assert_fail@plt>
  401e44:	adrp	x3, 404000 <ferror@plt+0x2410>
  401e48:	add	x3, x3, #0xc70
  401e4c:	mov	w2, #0x63                  	// #99
  401e50:	adrp	x1, 404000 <ferror@plt+0x2410>
  401e54:	add	x1, x1, #0x768
  401e58:	adrp	x0, 404000 <ferror@plt+0x2410>
  401e5c:	add	x0, x0, #0x790
  401e60:	bl	401b90 <__assert_fail@plt>
  401e64:	adrp	x3, 404000 <ferror@plt+0x2410>
  401e68:	add	x3, x3, #0xc70
  401e6c:	mov	w2, #0x64                  	// #100
  401e70:	adrp	x1, 404000 <ferror@plt+0x2410>
  401e74:	add	x1, x1, #0x768
  401e78:	adrp	x0, 404000 <ferror@plt+0x2410>
  401e7c:	add	x0, x0, #0x7a8
  401e80:	bl	401b90 <__assert_fail@plt>
  401e84:	stp	x29, x30, [sp, #-256]!
  401e88:	mov	x29, sp
  401e8c:	str	x2, [sp, #208]
  401e90:	str	x3, [sp, #216]
  401e94:	str	x4, [sp, #224]
  401e98:	str	x5, [sp, #232]
  401e9c:	str	x6, [sp, #240]
  401ea0:	str	x7, [sp, #248]
  401ea4:	str	q0, [sp, #80]
  401ea8:	str	q1, [sp, #96]
  401eac:	str	q2, [sp, #112]
  401eb0:	str	q3, [sp, #128]
  401eb4:	str	q4, [sp, #144]
  401eb8:	str	q5, [sp, #160]
  401ebc:	str	q6, [sp, #176]
  401ec0:	str	q7, [sp, #192]
  401ec4:	add	x2, sp, #0x100
  401ec8:	str	x2, [sp, #48]
  401ecc:	str	x2, [sp, #56]
  401ed0:	add	x2, sp, #0xd0
  401ed4:	str	x2, [sp, #64]
  401ed8:	mov	w2, #0xffffffd0            	// #-48
  401edc:	str	w2, [sp, #72]
  401ee0:	mov	w2, #0xffffff80            	// #-128
  401ee4:	str	w2, [sp, #76]
  401ee8:	ldp	x2, x3, [sp, #48]
  401eec:	stp	x2, x3, [sp, #16]
  401ef0:	ldp	x2, x3, [sp, #64]
  401ef4:	stp	x2, x3, [sp, #32]
  401ef8:	add	x2, sp, #0x10
  401efc:	bl	401ac0 <vasprintf@plt>
  401f00:	tbnz	w0, #31, 401f0c <ferror@plt+0x31c>
  401f04:	ldp	x29, x30, [sp], #256
  401f08:	ret
  401f0c:	adrp	x1, 404000 <ferror@plt+0x2410>
  401f10:	add	x1, x1, #0x7d0
  401f14:	mov	w0, #0x1                   	// #1
  401f18:	bl	401bd0 <err@plt>
  401f1c:	stp	x29, x30, [sp, #-32]!
  401f20:	mov	x29, sp
  401f24:	stp	x19, x20, [sp, #16]
  401f28:	adrp	x0, 416000 <ferror@plt+0x14410>
  401f2c:	ldr	x20, [x0, #744]
  401f30:	bl	401ba0 <__errno_location@plt>
  401f34:	mov	x19, x0
  401f38:	str	wzr, [x0]
  401f3c:	mov	x0, x20
  401f40:	bl	401bf0 <ferror@plt>
  401f44:	cbz	w0, 401f8c <ferror@plt+0x39c>
  401f48:	ldr	w0, [x19]
  401f4c:	cmp	w0, #0x9
  401f50:	b.eq	401f5c <ferror@plt+0x36c>  // b.none
  401f54:	cmp	w0, #0x20
  401f58:	b.ne	401fb8 <ferror@plt+0x3c8>  // b.any
  401f5c:	adrp	x0, 416000 <ferror@plt+0x14410>
  401f60:	ldr	x20, [x0, #720]
  401f64:	str	wzr, [x19]
  401f68:	mov	x0, x20
  401f6c:	bl	401bf0 <ferror@plt>
  401f70:	cbz	w0, 401ff8 <ferror@plt+0x408>
  401f74:	ldr	w0, [x19]
  401f78:	cmp	w0, #0x9
  401f7c:	b.ne	402024 <ferror@plt+0x434>  // b.any
  401f80:	ldp	x19, x20, [sp, #16]
  401f84:	ldp	x29, x30, [sp], #32
  401f88:	ret
  401f8c:	mov	x0, x20
  401f90:	bl	401b10 <fflush@plt>
  401f94:	cbnz	w0, 401f48 <ferror@plt+0x358>
  401f98:	mov	x0, x20
  401f9c:	bl	401900 <fileno@plt>
  401fa0:	tbnz	w0, #31, 401f48 <ferror@plt+0x358>
  401fa4:	bl	401850 <dup@plt>
  401fa8:	tbnz	w0, #31, 401f48 <ferror@plt+0x358>
  401fac:	bl	4019f0 <close@plt>
  401fb0:	cbz	w0, 401f5c <ferror@plt+0x36c>
  401fb4:	b	401f48 <ferror@plt+0x358>
  401fb8:	cbz	w0, 401fdc <ferror@plt+0x3ec>
  401fbc:	mov	w2, #0x5                   	// #5
  401fc0:	adrp	x1, 404000 <ferror@plt+0x2410>
  401fc4:	add	x1, x1, #0x7e8
  401fc8:	mov	x0, #0x0                   	// #0
  401fcc:	bl	401b50 <dcgettext@plt>
  401fd0:	bl	401a50 <warn@plt>
  401fd4:	mov	w0, #0x1                   	// #1
  401fd8:	bl	4017f0 <_exit@plt>
  401fdc:	mov	w2, #0x5                   	// #5
  401fe0:	adrp	x1, 404000 <ferror@plt+0x2410>
  401fe4:	add	x1, x1, #0x7e8
  401fe8:	mov	x0, #0x0                   	// #0
  401fec:	bl	401b50 <dcgettext@plt>
  401ff0:	bl	401b30 <warnx@plt>
  401ff4:	b	401fd4 <ferror@plt+0x3e4>
  401ff8:	mov	x0, x20
  401ffc:	bl	401b10 <fflush@plt>
  402000:	cbnz	w0, 401f74 <ferror@plt+0x384>
  402004:	mov	x0, x20
  402008:	bl	401900 <fileno@plt>
  40200c:	tbnz	w0, #31, 401f74 <ferror@plt+0x384>
  402010:	bl	401850 <dup@plt>
  402014:	tbnz	w0, #31, 401f74 <ferror@plt+0x384>
  402018:	bl	4019f0 <close@plt>
  40201c:	cbz	w0, 401f80 <ferror@plt+0x390>
  402020:	b	401f74 <ferror@plt+0x384>
  402024:	mov	w0, #0x1                   	// #1
  402028:	bl	4017f0 <_exit@plt>
  40202c:	stp	x29, x30, [sp, #-304]!
  402030:	mov	x29, sp
  402034:	stp	x19, x20, [sp, #16]
  402038:	stp	x21, x22, [sp, #32]
  40203c:	stp	x23, x24, [sp, #48]
  402040:	stp	x25, x26, [sp, #64]
  402044:	stp	x27, x28, [sp, #80]
  402048:	mov	w20, w0
  40204c:	mov	x23, x1
  402050:	stp	xzr, xzr, [sp, #288]
  402054:	adrp	x1, 404000 <ferror@plt+0x2410>
  402058:	add	x1, x1, #0x850
  40205c:	mov	w0, #0x6                   	// #6
  402060:	bl	401be0 <setlocale@plt>
  402064:	adrp	x19, 404000 <ferror@plt+0x2410>
  402068:	add	x19, x19, #0x810
  40206c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402070:	add	x1, x1, #0x7f8
  402074:	mov	x0, x19
  402078:	bl	401950 <bindtextdomain@plt>
  40207c:	mov	x0, x19
  402080:	bl	401a20 <textdomain@plt>
  402084:	adrp	x0, 401000 <memcpy@plt-0x7d0>
  402088:	add	x0, x0, #0xf1c
  40208c:	bl	404718 <ferror@plt+0x2b28>
  402090:	mov	w24, #0x0                   	// #0
  402094:	mov	w25, #0x0                   	// #0
  402098:	mov	w26, #0x0                   	// #0
  40209c:	mov	w28, #0x0                   	// #0
  4020a0:	str	xzr, [sp, #96]
  4020a4:	adrp	x21, 404000 <ferror@plt+0x2410>
  4020a8:	add	x21, x21, #0xc70
  4020ac:	add	x21, x21, #0x10
  4020b0:	adrp	x22, 404000 <ferror@plt+0x2410>
  4020b4:	add	x22, x22, #0xa78
  4020b8:	adrp	x27, 416000 <ferror@plt+0x14410>
  4020bc:	mov	w19, #0x1                   	// #1
  4020c0:	b	4020d8 <ferror@plt+0x4e8>
  4020c4:	cmp	w0, #0x56
  4020c8:	b.eq	402148 <ferror@plt+0x558>  // b.none
  4020cc:	cmp	w0, #0x62
  4020d0:	b.ne	40211c <ferror@plt+0x52c>  // b.any
  4020d4:	mov	w28, w19
  4020d8:	mov	x4, #0x0                   	// #0
  4020dc:	mov	x3, x21
  4020e0:	mov	x2, x22
  4020e4:	mov	x1, x23
  4020e8:	mov	w0, w20
  4020ec:	bl	401a30 <getopt_long@plt>
  4020f0:	cmn	w0, #0x1
  4020f4:	b.eq	402398 <ferror@plt+0x7a8>  // b.none
  4020f8:	cmp	w0, #0x68
  4020fc:	b.eq	402178 <ferror@plt+0x588>  // b.none
  402100:	b.le	4020c4 <ferror@plt+0x4d4>
  402104:	cmp	w0, #0x6f
  402108:	b.eq	40213c <ferror@plt+0x54c>  // b.none
  40210c:	cmp	w0, #0x72
  402110:	b.ne	40212c <ferror@plt+0x53c>  // b.any
  402114:	mov	w25, w19
  402118:	b	4020d8 <ferror@plt+0x4e8>
  40211c:	cmp	w0, #0x4a
  402120:	b.ne	402360 <ferror@plt+0x770>  // b.any
  402124:	mov	w24, w19
  402128:	b	4020d8 <ferror@plt+0x4e8>
  40212c:	cmp	w0, #0x6e
  402130:	b.ne	402360 <ferror@plt+0x770>  // b.any
  402134:	mov	w26, w19
  402138:	b	4020d8 <ferror@plt+0x4e8>
  40213c:	ldr	x0, [x27, #728]
  402140:	str	x0, [sp, #96]
  402144:	b	4020d8 <ferror@plt+0x4e8>
  402148:	mov	w2, #0x5                   	// #5
  40214c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402150:	add	x1, x1, #0x820
  402154:	mov	x0, #0x0                   	// #0
  402158:	bl	401b50 <dcgettext@plt>
  40215c:	adrp	x2, 404000 <ferror@plt+0x2410>
  402160:	add	x2, x2, #0x830
  402164:	adrp	x1, 416000 <ferror@plt+0x14410>
  402168:	ldr	x1, [x1, #752]
  40216c:	bl	401b80 <printf@plt>
  402170:	mov	w0, #0x0                   	// #0
  402174:	bl	401840 <exit@plt>
  402178:	adrp	x0, 416000 <ferror@plt+0x14410>
  40217c:	ldr	x19, [x0, #744]
  402180:	mov	w2, #0x5                   	// #5
  402184:	adrp	x1, 404000 <ferror@plt+0x2410>
  402188:	add	x1, x1, #0x848
  40218c:	mov	x0, #0x0                   	// #0
  402190:	bl	401b50 <dcgettext@plt>
  402194:	mov	x1, x19
  402198:	bl	401820 <fputs@plt>
  40219c:	mov	w2, #0x5                   	// #5
  4021a0:	adrp	x1, 404000 <ferror@plt+0x2410>
  4021a4:	add	x1, x1, #0x858
  4021a8:	mov	x0, #0x0                   	// #0
  4021ac:	bl	401b50 <dcgettext@plt>
  4021b0:	adrp	x1, 416000 <ferror@plt+0x14410>
  4021b4:	ldr	x2, [x1, #752]
  4021b8:	mov	x1, x0
  4021bc:	mov	x0, x19
  4021c0:	bl	401bb0 <fprintf@plt>
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	adrp	x1, 404000 <ferror@plt+0x2410>
  4021cc:	add	x1, x1, #0x870
  4021d0:	mov	x0, #0x0                   	// #0
  4021d4:	bl	401b50 <dcgettext@plt>
  4021d8:	mov	x1, x19
  4021dc:	bl	401820 <fputs@plt>
  4021e0:	mov	w2, #0x5                   	// #5
  4021e4:	adrp	x1, 404000 <ferror@plt+0x2410>
  4021e8:	add	x1, x1, #0x880
  4021ec:	mov	x0, #0x0                   	// #0
  4021f0:	bl	401b50 <dcgettext@plt>
  4021f4:	mov	x1, x19
  4021f8:	bl	401820 <fputs@plt>
  4021fc:	mov	w2, #0x5                   	// #5
  402200:	adrp	x1, 404000 <ferror@plt+0x2410>
  402204:	add	x1, x1, #0x8b0
  402208:	mov	x0, #0x0                   	// #0
  40220c:	bl	401b50 <dcgettext@plt>
  402210:	mov	x1, x19
  402214:	bl	401820 <fputs@plt>
  402218:	mov	w2, #0x5                   	// #5
  40221c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402220:	add	x1, x1, #0x908
  402224:	mov	x0, #0x0                   	// #0
  402228:	bl	401b50 <dcgettext@plt>
  40222c:	mov	x1, x19
  402230:	bl	401820 <fputs@plt>
  402234:	mov	w2, #0x5                   	// #5
  402238:	adrp	x1, 404000 <ferror@plt+0x2410>
  40223c:	add	x1, x1, #0x938
  402240:	mov	x0, #0x0                   	// #0
  402244:	bl	401b50 <dcgettext@plt>
  402248:	mov	x1, x19
  40224c:	bl	401820 <fputs@plt>
  402250:	mov	w2, #0x5                   	// #5
  402254:	adrp	x1, 404000 <ferror@plt+0x2410>
  402258:	add	x1, x1, #0x960
  40225c:	mov	x0, #0x0                   	// #0
  402260:	bl	401b50 <dcgettext@plt>
  402264:	mov	x1, x19
  402268:	bl	401820 <fputs@plt>
  40226c:	mov	x1, x19
  402270:	mov	w0, #0xa                   	// #10
  402274:	bl	4018c0 <fputc@plt>
  402278:	mov	w2, #0x5                   	// #5
  40227c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402280:	add	x1, x1, #0x990
  402284:	mov	x0, #0x0                   	// #0
  402288:	bl	401b50 <dcgettext@plt>
  40228c:	mov	x20, x0
  402290:	mov	w2, #0x5                   	// #5
  402294:	adrp	x1, 404000 <ferror@plt+0x2410>
  402298:	add	x1, x1, #0x9a8
  40229c:	mov	x0, #0x0                   	// #0
  4022a0:	bl	401b50 <dcgettext@plt>
  4022a4:	mov	x4, x0
  4022a8:	adrp	x3, 404000 <ferror@plt+0x2410>
  4022ac:	add	x3, x3, #0x9b8
  4022b0:	mov	x2, x20
  4022b4:	adrp	x1, 404000 <ferror@plt+0x2410>
  4022b8:	add	x1, x1, #0x9c8
  4022bc:	adrp	x0, 404000 <ferror@plt+0x2410>
  4022c0:	add	x0, x0, #0x9d8
  4022c4:	bl	401b80 <printf@plt>
  4022c8:	mov	w2, #0x5                   	// #5
  4022cc:	adrp	x1, 404000 <ferror@plt+0x2410>
  4022d0:	add	x1, x1, #0x9f0
  4022d4:	mov	x0, #0x0                   	// #0
  4022d8:	bl	401b50 <dcgettext@plt>
  4022dc:	mov	x1, x0
  4022e0:	mov	x0, x19
  4022e4:	bl	401bb0 <fprintf@plt>
  4022e8:	adrp	x20, 416000 <ferror@plt+0x14410>
  4022ec:	add	x20, x20, #0x228
  4022f0:	mov	x22, #0x0                   	// #0
  4022f4:	mov	w23, #0x5                   	// #5
  4022f8:	adrp	x21, 404000 <ferror@plt+0x2410>
  4022fc:	add	x21, x21, #0xa10
  402300:	ldr	x24, [x20]
  402304:	mov	w2, w23
  402308:	ldr	x1, [x20, #24]
  40230c:	mov	x0, #0x0                   	// #0
  402310:	bl	401b50 <dcgettext@plt>
  402314:	mov	x3, x0
  402318:	mov	x2, x24
  40231c:	mov	x1, x21
  402320:	mov	x0, x19
  402324:	bl	401bb0 <fprintf@plt>
  402328:	add	x22, x22, #0x1
  40232c:	add	x20, x20, #0x20
  402330:	cmp	x22, #0x4
  402334:	b.ne	402300 <ferror@plt+0x710>  // b.any
  402338:	mov	w2, #0x5                   	// #5
  40233c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402340:	add	x1, x1, #0xa20
  402344:	mov	x0, #0x0                   	// #0
  402348:	bl	401b50 <dcgettext@plt>
  40234c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402350:	add	x1, x1, #0xa40
  402354:	bl	401b80 <printf@plt>
  402358:	mov	w0, #0x0                   	// #0
  40235c:	bl	401840 <exit@plt>
  402360:	adrp	x0, 416000 <ferror@plt+0x14410>
  402364:	ldr	x19, [x0, #720]
  402368:	mov	w2, #0x5                   	// #5
  40236c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402370:	add	x1, x1, #0xa50
  402374:	mov	x0, #0x0                   	// #0
  402378:	bl	401b50 <dcgettext@plt>
  40237c:	adrp	x1, 416000 <ferror@plt+0x14410>
  402380:	ldr	x2, [x1, #752]
  402384:	mov	x1, x0
  402388:	mov	x0, x19
  40238c:	bl	401bb0 <fprintf@plt>
  402390:	mov	w0, #0x1                   	// #1
  402394:	bl	401840 <exit@plt>
  402398:	adrp	x0, 416000 <ferror@plt+0x14410>
  40239c:	ldr	w0, [x0, #736]
  4023a0:	cmp	w0, w20
  4023a4:	b.eq	4024a8 <ferror@plt+0x8b8>  // b.none
  4023a8:	adrp	x0, 416000 <ferror@plt+0x14410>
  4023ac:	ldr	x0, [x0, #768]
  4023b0:	cbnz	x0, 4023e8 <ferror@plt+0x7f8>
  4023b4:	adrp	x0, 416000 <ferror@plt+0x14410>
  4023b8:	add	x0, x0, #0x228
  4023bc:	add	x1, x0, #0x80
  4023c0:	mov	w2, #0x3                   	// #3
  4023c4:	str	w2, [x0, #128]
  4023c8:	str	wzr, [x0, #132]
  4023cc:	mov	w0, #0x1                   	// #1
  4023d0:	str	w0, [x1, #8]
  4023d4:	adrp	x0, 416000 <ferror@plt+0x14410>
  4023d8:	mov	x2, #0x4                   	// #4
  4023dc:	str	x2, [x0, #768]
  4023e0:	mov	w0, #0x2                   	// #2
  4023e4:	str	w0, [x1, #12]
  4023e8:	ldr	x0, [sp, #96]
  4023ec:	cbz	x0, 402418 <ferror@plt+0x828>
  4023f0:	adrp	x4, 401000 <memcpy@plt-0x7d0>
  4023f4:	add	x4, x4, #0xd50
  4023f8:	adrp	x3, 416000 <ferror@plt+0x14410>
  4023fc:	add	x3, x3, #0x300
  402400:	mov	x2, #0x8                   	// #8
  402404:	adrp	x1, 416000 <ferror@plt+0x14410>
  402408:	add	x1, x1, #0x228
  40240c:	add	x1, x1, #0x80
  402410:	bl	403df4 <ferror@plt+0x2204>
  402414:	tbnz	w0, #31, 4029c0 <ferror@plt+0xdd0>
  402418:	mov	w0, #0x0                   	// #0
  40241c:	bl	401bc0 <scols_init_debug@plt>
  402420:	bl	401980 <scols_new_table@plt>
  402424:	str	x0, [sp, #96]
  402428:	cbz	x0, 4024f8 <ferror@plt+0x908>
  40242c:	mov	w1, w26
  402430:	ldr	x19, [sp, #96]
  402434:	mov	x0, x19
  402438:	bl	401890 <scols_table_enable_noheadings@plt>
  40243c:	mov	w1, w25
  402440:	mov	x0, x19
  402444:	bl	4018d0 <scols_table_enable_raw@plt>
  402448:	mov	w1, w24
  40244c:	mov	x0, x19
  402450:	bl	401aa0 <scols_table_enable_json@plt>
  402454:	ldrb	w0, [sp, #296]
  402458:	bfxil	w0, w28, #0, #1
  40245c:	bfi	w0, w26, #1, #1
  402460:	bfi	w0, w25, #2, #1
  402464:	bfi	w0, w24, #3, #1
  402468:	strb	w0, [sp, #296]
  40246c:	and	w1, w0, #0xff
  402470:	str	w1, [sp, #140]
  402474:	and	w25, w0, #0x8
  402478:	tbnz	w0, #3, 402514 <ferror@plt+0x924>
  40247c:	adrp	x0, 416000 <ferror@plt+0x14410>
  402480:	ldr	x0, [x0, #768]
  402484:	mov	x19, #0x0                   	// #0
  402488:	cbz	x0, 4025c8 <ferror@plt+0x9d8>
  40248c:	adrp	x22, 416000 <ferror@plt+0x14410>
  402490:	add	x22, x22, #0x228
  402494:	mov	w28, #0x1                   	// #1
  402498:	ldr	w0, [sp, #140]
  40249c:	and	w27, w0, w28
  4024a0:	adrp	x26, 416000 <ferror@plt+0x14410>
  4024a4:	b	402564 <ferror@plt+0x974>
  4024a8:	mov	w2, #0x5                   	// #5
  4024ac:	adrp	x1, 404000 <ferror@plt+0x2410>
  4024b0:	add	x1, x1, #0xa88
  4024b4:	mov	x0, #0x0                   	// #0
  4024b8:	bl	401b50 <dcgettext@plt>
  4024bc:	bl	401b30 <warnx@plt>
  4024c0:	adrp	x0, 416000 <ferror@plt+0x14410>
  4024c4:	ldr	x19, [x0, #720]
  4024c8:	mov	w2, #0x5                   	// #5
  4024cc:	adrp	x1, 404000 <ferror@plt+0x2410>
  4024d0:	add	x1, x1, #0xa50
  4024d4:	mov	x0, #0x0                   	// #0
  4024d8:	bl	401b50 <dcgettext@plt>
  4024dc:	adrp	x1, 416000 <ferror@plt+0x14410>
  4024e0:	ldr	x2, [x1, #752]
  4024e4:	mov	x1, x0
  4024e8:	mov	x0, x19
  4024ec:	bl	401bb0 <fprintf@plt>
  4024f0:	mov	w0, #0x1                   	// #1
  4024f4:	bl	401840 <exit@plt>
  4024f8:	mov	w2, #0x5                   	// #5
  4024fc:	adrp	x1, 404000 <ferror@plt+0x2410>
  402500:	add	x1, x1, #0xaa0
  402504:	bl	401b50 <dcgettext@plt>
  402508:	mov	x1, x0
  40250c:	mov	w0, #0x1                   	// #1
  402510:	bl	401bd0 <err@plt>
  402514:	adrp	x1, 404000 <ferror@plt+0x2410>
  402518:	add	x1, x1, #0xac0
  40251c:	ldr	x0, [sp, #96]
  402520:	bl	401870 <scols_table_set_name@plt>
  402524:	b	40247c <ferror@plt+0x88c>
  402528:	mov	w2, #0x5                   	// #5
  40252c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402530:	add	x1, x1, #0xac8
  402534:	mov	x0, #0x0                   	// #0
  402538:	bl	401b50 <dcgettext@plt>
  40253c:	mov	x1, x0
  402540:	mov	w0, #0x1                   	// #1
  402544:	bl	401bd0 <err@plt>
  402548:	mov	w1, #0x0                   	// #0
  40254c:	mov	x0, x21
  402550:	bl	4017e0 <scols_column_set_json_type@plt>
  402554:	add	x19, x19, #0x1
  402558:	ldr	x0, [x26, #768]
  40255c:	cmp	x0, x19
  402560:	b.ls	4025c8 <ferror@plt+0x9d8>  // b.plast
  402564:	mov	w0, w19
  402568:	bl	401de8 <ferror@plt+0x1f8>
  40256c:	sbfiz	x0, x0, #5, #32
  402570:	add	x1, x22, x0
  402574:	ldr	w2, [x1, #16]
  402578:	ldr	d0, [x1, #8]
  40257c:	ldr	x1, [x22, x0]
  402580:	ldr	x0, [sp, #96]
  402584:	bl	4018a0 <scols_table_new_column@plt>
  402588:	mov	x21, x0
  40258c:	cbz	x0, 402528 <ferror@plt+0x938>
  402590:	cbz	w25, 402554 <ferror@plt+0x964>
  402594:	mov	w0, w19
  402598:	bl	401de8 <ferror@plt+0x1f8>
  40259c:	cmp	w0, #0x2
  4025a0:	b.eq	402548 <ferror@plt+0x958>  // b.none
  4025a4:	and	w0, w0, #0xfffffffd
  4025a8:	cmp	w0, #0x1
  4025ac:	b.eq	4025c0 <ferror@plt+0x9d0>  // b.none
  4025b0:	mov	w1, w28
  4025b4:	mov	x0, x21
  4025b8:	bl	4017e0 <scols_column_set_json_type@plt>
  4025bc:	b	402554 <ferror@plt+0x964>
  4025c0:	cbz	w27, 402554 <ferror@plt+0x964>
  4025c4:	b	4025b0 <ferror@plt+0x9c0>
  4025c8:	adrp	x0, 416000 <ferror@plt+0x14410>
  4025cc:	ldr	w19, [x0, #736]
  4025d0:	cmp	w20, w19
  4025d4:	b.le	402988 <ferror@plt+0xd98>
  4025d8:	bl	4019b0 <getpagesize@plt>
  4025dc:	sxtw	x27, w0
  4025e0:	sbfiz	x0, x0, #15, #32
  4025e4:	str	x0, [sp, #128]
  4025e8:	str	wzr, [sp, #136]
  4025ec:	adrp	x21, 416000 <ferror@plt+0x14410>
  4025f0:	add	x21, x21, #0x307
  4025f4:	b	4027a4 <ferror@plt+0xbb4>
  4025f8:	mov	w2, #0x5                   	// #5
  4025fc:	adrp	x1, 404000 <ferror@plt+0x2410>
  402600:	add	x1, x1, #0xaf0
  402604:	mov	x0, #0x0                   	// #0
  402608:	bl	401b50 <dcgettext@plt>
  40260c:	ldr	x1, [sp, #112]
  402610:	bl	401a50 <warn@plt>
  402614:	bl	401ba0 <__errno_location@plt>
  402618:	ldr	w19, [x0]
  40261c:	neg	w19, w19
  402620:	mov	x22, #0x0                   	// #0
  402624:	b	402778 <ferror@plt+0xb88>
  402628:	mov	w2, #0x5                   	// #5
  40262c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402630:	add	x1, x1, #0xb08
  402634:	mov	x0, #0x0                   	// #0
  402638:	bl	401b50 <dcgettext@plt>
  40263c:	ldr	x1, [sp, #112]
  402640:	bl	401a50 <warn@plt>
  402644:	mov	w0, w25
  402648:	bl	4019f0 <close@plt>
  40264c:	bl	401ba0 <__errno_location@plt>
  402650:	ldr	w19, [x0]
  402654:	neg	w19, w19
  402658:	mov	x22, #0x0                   	// #0
  40265c:	b	402778 <ferror@plt+0xb88>
  402660:	mov	w2, #0x5                   	// #5
  402664:	adrp	x1, 404000 <ferror@plt+0x2410>
  402668:	add	x1, x1, #0xb20
  40266c:	mov	x0, #0x0                   	// #0
  402670:	bl	401b50 <dcgettext@plt>
  402674:	ldr	x1, [sp, #112]
  402678:	bl	401a50 <warn@plt>
  40267c:	mov	w19, #0xffffffea            	// #-22
  402680:	b	402770 <ferror@plt+0xb80>
  402684:	mov	w2, #0x5                   	// #5
  402688:	adrp	x1, 404000 <ferror@plt+0x2410>
  40268c:	add	x1, x1, #0xb38
  402690:	mov	x0, #0x0                   	// #0
  402694:	bl	401b50 <dcgettext@plt>
  402698:	ldr	x1, [sp, #112]
  40269c:	bl	401a50 <warn@plt>
  4026a0:	bl	401ba0 <__errno_location@plt>
  4026a4:	ldr	w0, [x0]
  4026a8:	cbnz	w0, 402738 <ferror@plt+0xb48>
  4026ac:	mov	x1, x19
  4026b0:	mov	x0, x24
  4026b4:	bl	401b00 <munmap@plt>
  4026b8:	add	x26, x26, x19
  4026bc:	cmp	x28, x26
  4026c0:	b.le	402760 <ferror@plt+0xb70>
  4026c4:	sub	x19, x28, x26
  4026c8:	ldr	x0, [sp, #128]
  4026cc:	cmp	x0, x19
  4026d0:	csel	x19, x0, x19, le
  4026d4:	mov	x5, x26
  4026d8:	mov	w4, w25
  4026dc:	mov	w3, #0x2                   	// #2
  4026e0:	mov	w2, #0x0                   	// #0
  4026e4:	mov	x1, x19
  4026e8:	mov	x0, #0x0                   	// #0
  4026ec:	bl	401a70 <mmap@plt>
  4026f0:	mov	x24, x0
  4026f4:	cmn	x0, #0x1
  4026f8:	b.eq	402660 <ferror@plt+0xa70>  // b.none
  4026fc:	udiv	x0, x19, x27
  402700:	msub	x1, x0, x27, x19
  402704:	cmp	x1, #0x0
  402708:	cinc	w0, w0, ne  // ne = any
  40270c:	str	w0, [sp, #104]
  402710:	ldr	x2, [sp, #120]
  402714:	mov	x1, x19
  402718:	mov	x0, x24
  40271c:	bl	401990 <mincore@plt>
  402720:	tbnz	w0, #31, 402684 <ferror@plt+0xa94>
  402724:	ldr	w1, [sp, #104]
  402728:	sxtw	x0, w1
  40272c:	cmp	w1, #0x0
  402730:	b.gt	40274c <ferror@plt+0xb5c>
  402734:	b	4026ac <ferror@plt+0xabc>
  402738:	neg	w19, w0
  40273c:	b	402770 <ferror@plt+0xb80>
  402740:	sub	x0, x0, #0x1
  402744:	cmp	w0, #0x0
  402748:	b.le	4026ac <ferror@plt+0xabc>
  40274c:	ldrb	w1, [x0, x21]
  402750:	tbz	w1, #0, 402740 <ferror@plt+0xb50>
  402754:	strb	wzr, [x0, x21]
  402758:	add	x22, x22, #0x1
  40275c:	b	402740 <ferror@plt+0xb50>
  402760:	mov	w19, #0x0                   	// #0
  402764:	b	402770 <ferror@plt+0xb80>
  402768:	mov	x22, #0x0                   	// #0
  40276c:	mov	w19, #0x1                   	// #1
  402770:	mov	w0, w25
  402774:	bl	4019f0 <close@plt>
  402778:	cbz	w19, 402810 <ferror@plt+0xc20>
  40277c:	cmp	w19, #0x1
  402780:	ldr	w0, [sp, #136]
  402784:	csinc	w0, w0, wzr, eq  // eq = none
  402788:	str	w0, [sp, #136]
  40278c:	adrp	x0, 416000 <ferror@plt+0x14410>
  402790:	ldr	w19, [x0, #736]
  402794:	add	w19, w19, #0x1
  402798:	str	w19, [x0, #736]
  40279c:	cmp	w19, w20
  4027a0:	b.ge	40298c <ferror@plt+0xd9c>  // b.tcont
  4027a4:	ldr	x0, [x23, w19, sxtw #3]
  4027a8:	str	x0, [sp, #112]
  4027ac:	mov	w1, #0x0                   	// #0
  4027b0:	bl	401920 <open@plt>
  4027b4:	mov	w25, w0
  4027b8:	tbnz	w0, #31, 4025f8 <ferror@plt+0xa08>
  4027bc:	add	x2, sp, #0x98
  4027c0:	mov	w1, w0
  4027c4:	mov	w0, #0x0                   	// #0
  4027c8:	bl	401b40 <__fxstat@plt>
  4027cc:	tbnz	w0, #31, 402628 <ferror@plt+0xa38>
  4027d0:	ldr	w0, [sp, #168]
  4027d4:	and	w0, w0, #0xf000
  4027d8:	cmp	w0, #0x4, lsl #12
  4027dc:	b.eq	402768 <ferror@plt+0xb78>  // b.none
  4027e0:	ldr	x28, [sp, #200]
  4027e4:	cmp	x28, #0x0
  4027e8:	b.le	402804 <ferror@plt+0xc14>
  4027ec:	mov	x22, #0x0                   	// #0
  4027f0:	mov	x26, #0x0                   	// #0
  4027f4:	adrp	x0, 416000 <ferror@plt+0x14410>
  4027f8:	add	x0, x0, #0x308
  4027fc:	str	x0, [sp, #120]
  402800:	b	4026c4 <ferror@plt+0xad4>
  402804:	mov	x22, #0x0                   	// #0
  402808:	mov	w19, #0x0                   	// #0
  40280c:	b	402770 <ferror@plt+0xb80>
  402810:	ldr	x26, [sp, #200]
  402814:	mov	x1, #0x0                   	// #0
  402818:	ldr	x0, [sp, #96]
  40281c:	bl	4019d0 <scols_table_new_line@plt>
  402820:	mov	x24, x0
  402824:	cbz	x0, 402854 <ferror@plt+0xc64>
  402828:	adrp	x0, 416000 <ferror@plt+0x14410>
  40282c:	ldr	x0, [x0, #768]
  402830:	cbz	x0, 40278c <ferror@plt+0xb9c>
  402834:	mul	x28, x22, x27
  402838:	mov	x19, #0x0                   	// #0
  40283c:	ldr	w0, [sp, #140]
  402840:	and	w25, w0, #0x1
  402844:	adrp	x0, 404000 <ferror@plt+0x2410>
  402848:	add	x0, x0, #0xb80
  40284c:	str	x0, [sp, #104]
  402850:	b	4028cc <ferror@plt+0xcdc>
  402854:	mov	w2, #0x5                   	// #5
  402858:	adrp	x1, 404000 <ferror@plt+0x2410>
  40285c:	add	x1, x1, #0xb58
  402860:	mov	x0, #0x0                   	// #0
  402864:	bl	401b50 <dcgettext@plt>
  402868:	mov	x1, x0
  40286c:	mov	w0, #0x1                   	// #1
  402870:	bl	401bd0 <err@plt>
  402874:	cmp	w0, #0x3
  402878:	b.ne	40278c <ferror@plt+0xb9c>  // b.any
  40287c:	cbz	w25, 402940 <ferror@plt+0xd50>
  402880:	mov	x2, x28
  402884:	ldr	x1, [sp, #104]
  402888:	add	x0, sp, #0x90
  40288c:	bl	401e84 <ferror@plt+0x294>
  402890:	ldr	x2, [sp, #144]
  402894:	mov	x1, x19
  402898:	mov	x0, x24
  40289c:	bl	401860 <scols_line_refer_data@plt>
  4028a0:	b	4028b4 <ferror@plt+0xcc4>
  4028a4:	ldr	x2, [sp, #112]
  4028a8:	mov	x1, x19
  4028ac:	mov	x0, x24
  4028b0:	bl	401830 <scols_line_set_data@plt>
  4028b4:	cbnz	w0, 402968 <ferror@plt+0xd78>
  4028b8:	add	x19, x19, #0x1
  4028bc:	adrp	x0, 416000 <ferror@plt+0x14410>
  4028c0:	ldr	x0, [x0, #768]
  4028c4:	cmp	x19, x0
  4028c8:	b.cs	40278c <ferror@plt+0xb9c>  // b.hs, b.nlast
  4028cc:	mov	w0, w19
  4028d0:	bl	401de8 <ferror@plt+0x1f8>
  4028d4:	cmp	w0, #0x2
  4028d8:	b.eq	4028a4 <ferror@plt+0xcb4>  // b.none
  4028dc:	b.gt	402874 <ferror@plt+0xc84>
  4028e0:	cbz	w0, 402918 <ferror@plt+0xd28>
  4028e4:	cmp	w0, #0x1
  4028e8:	b.ne	40278c <ferror@plt+0xb9c>  // b.any
  4028ec:	cbz	w25, 402954 <ferror@plt+0xd64>
  4028f0:	mov	x2, x26
  4028f4:	adrp	x1, 404000 <ferror@plt+0x2410>
  4028f8:	add	x1, x1, #0xb78
  4028fc:	add	x0, sp, #0x90
  402900:	bl	401e84 <ferror@plt+0x294>
  402904:	ldr	x2, [sp, #144]
  402908:	mov	x1, x19
  40290c:	mov	x0, x24
  402910:	bl	401860 <scols_line_refer_data@plt>
  402914:	b	4028b4 <ferror@plt+0xcc4>
  402918:	mov	x2, x22
  40291c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402920:	add	x1, x1, #0xb78
  402924:	add	x0, sp, #0x90
  402928:	bl	401e84 <ferror@plt+0x294>
  40292c:	ldr	x2, [sp, #144]
  402930:	mov	x1, x19
  402934:	mov	x0, x24
  402938:	bl	401860 <scols_line_refer_data@plt>
  40293c:	b	4028b4 <ferror@plt+0xcc4>
  402940:	mov	x1, x28
  402944:	mov	w0, #0x0                   	// #0
  402948:	bl	403ad0 <ferror@plt+0x1ee0>
  40294c:	str	x0, [sp, #144]
  402950:	b	402890 <ferror@plt+0xca0>
  402954:	mov	x1, x26
  402958:	mov	w0, #0x0                   	// #0
  40295c:	bl	403ad0 <ferror@plt+0x1ee0>
  402960:	str	x0, [sp, #144]
  402964:	b	402904 <ferror@plt+0xd14>
  402968:	mov	w2, #0x5                   	// #5
  40296c:	adrp	x1, 404000 <ferror@plt+0x2410>
  402970:	add	x1, x1, #0xb88
  402974:	mov	x0, #0x0                   	// #0
  402978:	bl	401b50 <dcgettext@plt>
  40297c:	mov	x1, x0
  402980:	mov	w0, #0x1                   	// #1
  402984:	bl	401bd0 <err@plt>
  402988:	str	wzr, [sp, #136]
  40298c:	ldr	x19, [sp, #96]
  402990:	mov	x0, x19
  402994:	bl	401b20 <scols_print_table@plt>
  402998:	mov	x0, x19
  40299c:	bl	4019e0 <scols_unref_table@plt>
  4029a0:	ldr	w0, [sp, #136]
  4029a4:	ldp	x19, x20, [sp, #16]
  4029a8:	ldp	x21, x22, [sp, #32]
  4029ac:	ldp	x23, x24, [sp, #48]
  4029b0:	ldp	x25, x26, [sp, #64]
  4029b4:	ldp	x27, x28, [sp, #80]
  4029b8:	ldp	x29, x30, [sp], #304
  4029bc:	ret
  4029c0:	mov	w0, #0x1                   	// #1
  4029c4:	str	w0, [sp, #136]
  4029c8:	b	4029a0 <ferror@plt+0xdb0>
  4029cc:	str	xzr, [x1]
  4029d0:	cbnz	x0, 4029dc <ferror@plt+0xdec>
  4029d4:	b	402a34 <ferror@plt+0xe44>
  4029d8:	add	x0, x0, #0x1
  4029dc:	ldrsb	w2, [x0]
  4029e0:	cmp	w2, #0x2f
  4029e4:	b.ne	4029f4 <ferror@plt+0xe04>  // b.any
  4029e8:	ldrsb	w2, [x0, #1]
  4029ec:	cmp	w2, #0x2f
  4029f0:	b.eq	4029d8 <ferror@plt+0xde8>  // b.none
  4029f4:	ldrsb	w2, [x0]
  4029f8:	cbz	w2, 402a38 <ferror@plt+0xe48>
  4029fc:	mov	x2, #0x1                   	// #1
  402a00:	str	x2, [x1]
  402a04:	add	x3, x0, x2
  402a08:	ldrsb	w2, [x0, #1]
  402a0c:	cmp	w2, #0x2f
  402a10:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402a14:	b.eq	402a34 <ferror@plt+0xe44>  // b.none
  402a18:	ldr	x2, [x1]
  402a1c:	add	x2, x2, #0x1
  402a20:	str	x2, [x1]
  402a24:	ldrsb	w2, [x3, #1]!
  402a28:	cmp	w2, #0x2f
  402a2c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402a30:	b.ne	402a18 <ferror@plt+0xe28>  // b.any
  402a34:	ret
  402a38:	mov	x0, #0x0                   	// #0
  402a3c:	b	402a34 <ferror@plt+0xe44>
  402a40:	stp	x29, x30, [sp, #-80]!
  402a44:	mov	x29, sp
  402a48:	stp	x19, x20, [sp, #16]
  402a4c:	stp	x21, x22, [sp, #32]
  402a50:	stp	x23, x24, [sp, #48]
  402a54:	mov	x24, x1
  402a58:	ldrsb	w1, [x0]
  402a5c:	cbz	w1, 402adc <ferror@plt+0xeec>
  402a60:	str	x25, [sp, #64]
  402a64:	mov	x19, #0x1                   	// #1
  402a68:	mov	w21, #0x0                   	// #0
  402a6c:	mov	w23, #0x0                   	// #0
  402a70:	mov	w25, #0x1                   	// #1
  402a74:	sub	x22, x0, #0x1
  402a78:	b	402a90 <ferror@plt+0xea0>
  402a7c:	mov	w21, w23
  402a80:	mov	w20, w19
  402a84:	add	x19, x19, #0x1
  402a88:	ldrsb	w1, [x22, x19]
  402a8c:	cbz	w1, 402abc <ferror@plt+0xecc>
  402a90:	sub	w20, w19, #0x1
  402a94:	cbnz	w21, 402a7c <ferror@plt+0xe8c>
  402a98:	cmp	w1, #0x5c
  402a9c:	b.eq	402ab4 <ferror@plt+0xec4>  // b.none
  402aa0:	mov	x0, x24
  402aa4:	bl	401af0 <strchr@plt>
  402aa8:	cbz	x0, 402a80 <ferror@plt+0xe90>
  402aac:	ldr	x25, [sp, #64]
  402ab0:	b	402ac0 <ferror@plt+0xed0>
  402ab4:	mov	w21, w25
  402ab8:	b	402a80 <ferror@plt+0xe90>
  402abc:	ldr	x25, [sp, #64]
  402ac0:	sub	w0, w20, w21
  402ac4:	sxtw	x0, w0
  402ac8:	ldp	x19, x20, [sp, #16]
  402acc:	ldp	x21, x22, [sp, #32]
  402ad0:	ldp	x23, x24, [sp, #48]
  402ad4:	ldp	x29, x30, [sp], #80
  402ad8:	ret
  402adc:	mov	w20, #0x0                   	// #0
  402ae0:	mov	w21, #0x0                   	// #0
  402ae4:	b	402ac0 <ferror@plt+0xed0>
  402ae8:	stp	x29, x30, [sp, #-64]!
  402aec:	mov	x29, sp
  402af0:	stp	x19, x20, [sp, #16]
  402af4:	stp	x21, x22, [sp, #32]
  402af8:	mov	x19, x0
  402afc:	mov	x22, x1
  402b00:	mov	w21, w2
  402b04:	str	xzr, [sp, #56]
  402b08:	bl	401ba0 <__errno_location@plt>
  402b0c:	str	wzr, [x0]
  402b10:	cbz	x19, 402b20 <ferror@plt+0xf30>
  402b14:	mov	x20, x0
  402b18:	ldrsb	w0, [x19]
  402b1c:	cbnz	w0, 402b3c <ferror@plt+0xf4c>
  402b20:	mov	x3, x19
  402b24:	mov	x2, x22
  402b28:	adrp	x1, 404000 <ferror@plt+0x2410>
  402b2c:	add	x1, x1, #0xd80
  402b30:	adrp	x0, 416000 <ferror@plt+0x14410>
  402b34:	ldr	w0, [x0, #712]
  402b38:	bl	401b60 <errx@plt>
  402b3c:	mov	w3, #0x0                   	// #0
  402b40:	mov	w2, w21
  402b44:	add	x1, sp, #0x38
  402b48:	mov	x0, x19
  402b4c:	bl	4019a0 <__strtoul_internal@plt>
  402b50:	ldr	w1, [x20]
  402b54:	cbnz	w1, 402b80 <ferror@plt+0xf90>
  402b58:	ldr	x1, [sp, #56]
  402b5c:	cmp	x1, x19
  402b60:	b.eq	402b20 <ferror@plt+0xf30>  // b.none
  402b64:	cbz	x1, 402b70 <ferror@plt+0xf80>
  402b68:	ldrsb	w1, [x1]
  402b6c:	cbnz	w1, 402b20 <ferror@plt+0xf30>
  402b70:	ldp	x19, x20, [sp, #16]
  402b74:	ldp	x21, x22, [sp, #32]
  402b78:	ldp	x29, x30, [sp], #64
  402b7c:	ret
  402b80:	cmp	w1, #0x22
  402b84:	b.ne	402b20 <ferror@plt+0xf30>  // b.any
  402b88:	mov	x3, x19
  402b8c:	mov	x2, x22
  402b90:	adrp	x1, 404000 <ferror@plt+0x2410>
  402b94:	add	x1, x1, #0xd80
  402b98:	adrp	x0, 416000 <ferror@plt+0x14410>
  402b9c:	ldr	w0, [x0, #712]
  402ba0:	bl	401bd0 <err@plt>
  402ba4:	stp	x29, x30, [sp, #-32]!
  402ba8:	mov	x29, sp
  402bac:	stp	x19, x20, [sp, #16]
  402bb0:	mov	x20, x0
  402bb4:	mov	x19, x1
  402bb8:	bl	402ae8 <ferror@plt+0xef8>
  402bbc:	mov	x1, #0xffffffff            	// #4294967295
  402bc0:	cmp	x0, x1
  402bc4:	b.hi	402bd4 <ferror@plt+0xfe4>  // b.pmore
  402bc8:	ldp	x19, x20, [sp, #16]
  402bcc:	ldp	x29, x30, [sp], #32
  402bd0:	ret
  402bd4:	bl	401ba0 <__errno_location@plt>
  402bd8:	mov	w1, #0x22                  	// #34
  402bdc:	str	w1, [x0]
  402be0:	mov	x3, x20
  402be4:	mov	x2, x19
  402be8:	adrp	x1, 404000 <ferror@plt+0x2410>
  402bec:	add	x1, x1, #0xd80
  402bf0:	adrp	x0, 416000 <ferror@plt+0x14410>
  402bf4:	ldr	w0, [x0, #712]
  402bf8:	bl	401bd0 <err@plt>
  402bfc:	stp	x29, x30, [sp, #-32]!
  402c00:	mov	x29, sp
  402c04:	stp	x19, x20, [sp, #16]
  402c08:	mov	x20, x0
  402c0c:	mov	x19, x1
  402c10:	bl	402ba4 <ferror@plt+0xfb4>
  402c14:	mov	w1, #0xffff                	// #65535
  402c18:	cmp	w0, w1
  402c1c:	b.hi	402c2c <ferror@plt+0x103c>  // b.pmore
  402c20:	ldp	x19, x20, [sp, #16]
  402c24:	ldp	x29, x30, [sp], #32
  402c28:	ret
  402c2c:	bl	401ba0 <__errno_location@plt>
  402c30:	mov	w1, #0x22                  	// #34
  402c34:	str	w1, [x0]
  402c38:	mov	x3, x20
  402c3c:	mov	x2, x19
  402c40:	adrp	x1, 404000 <ferror@plt+0x2410>
  402c44:	add	x1, x1, #0xd80
  402c48:	adrp	x0, 416000 <ferror@plt+0x14410>
  402c4c:	ldr	w0, [x0, #712]
  402c50:	bl	401bd0 <err@plt>
  402c54:	adrp	x1, 416000 <ferror@plt+0x14410>
  402c58:	str	w0, [x1, #712]
  402c5c:	ret
  402c60:	stp	x29, x30, [sp, #-128]!
  402c64:	mov	x29, sp
  402c68:	stp	x19, x20, [sp, #16]
  402c6c:	str	xzr, [x1]
  402c70:	cbz	x0, 403080 <ferror@plt+0x1490>
  402c74:	stp	x21, x22, [sp, #32]
  402c78:	mov	x19, x0
  402c7c:	mov	x21, x1
  402c80:	mov	x22, x2
  402c84:	ldrsb	w0, [x0]
  402c88:	cbz	w0, 403088 <ferror@plt+0x1498>
  402c8c:	stp	x23, x24, [sp, #48]
  402c90:	bl	401a60 <__ctype_b_loc@plt>
  402c94:	mov	x24, x0
  402c98:	ldr	x4, [x0]
  402c9c:	mov	x1, x19
  402ca0:	ldrsb	w2, [x1]
  402ca4:	and	x0, x2, #0xff
  402ca8:	ldrh	w3, [x4, x0, lsl #1]
  402cac:	tbz	w3, #13, 402cb8 <ferror@plt+0x10c8>
  402cb0:	add	x1, x1, #0x1
  402cb4:	b	402ca0 <ferror@plt+0x10b0>
  402cb8:	cmp	w2, #0x2d
  402cbc:	b.eq	4030ac <ferror@plt+0x14bc>  // b.none
  402cc0:	stp	x25, x26, [sp, #64]
  402cc4:	bl	401ba0 <__errno_location@plt>
  402cc8:	mov	x25, x0
  402ccc:	str	wzr, [x0]
  402cd0:	str	xzr, [sp, #120]
  402cd4:	mov	w3, #0x0                   	// #0
  402cd8:	mov	w2, #0x0                   	// #0
  402cdc:	add	x1, sp, #0x78
  402ce0:	mov	x0, x19
  402ce4:	bl	4019a0 <__strtoul_internal@plt>
  402ce8:	mov	x26, x0
  402cec:	ldr	x20, [sp, #120]
  402cf0:	cmp	x20, x19
  402cf4:	b.eq	402d30 <ferror@plt+0x1140>  // b.none
  402cf8:	ldr	w0, [x25]
  402cfc:	cbz	w0, 402d0c <ferror@plt+0x111c>
  402d00:	sub	x1, x26, #0x1
  402d04:	cmn	x1, #0x3
  402d08:	b.hi	402d4c <ferror@plt+0x115c>  // b.pmore
  402d0c:	cbz	x20, 40304c <ferror@plt+0x145c>
  402d10:	ldrsb	w0, [x20]
  402d14:	cbz	w0, 403054 <ferror@plt+0x1464>
  402d18:	stp	x27, x28, [sp, #80]
  402d1c:	mov	w19, #0x0                   	// #0
  402d20:	mov	x27, #0x0                   	// #0
  402d24:	add	x0, sp, #0x78
  402d28:	str	x0, [sp, #104]
  402d2c:	b	402e38 <ferror@plt+0x1248>
  402d30:	ldr	w0, [x25]
  402d34:	mov	w20, #0xffffffea            	// #-22
  402d38:	cbnz	w0, 402d4c <ferror@plt+0x115c>
  402d3c:	ldp	x21, x22, [sp, #32]
  402d40:	ldp	x23, x24, [sp, #48]
  402d44:	ldp	x25, x26, [sp, #64]
  402d48:	b	403090 <ferror@plt+0x14a0>
  402d4c:	neg	w20, w0
  402d50:	b	40305c <ferror@plt+0x146c>
  402d54:	ldrsb	w0, [x20, #2]
  402d58:	and	w0, w0, #0xffffffdf
  402d5c:	cmp	w0, #0x42
  402d60:	b.ne	402e58 <ferror@plt+0x1268>  // b.any
  402d64:	ldrsb	w0, [x20, #3]
  402d68:	cbnz	w0, 402e58 <ferror@plt+0x1268>
  402d6c:	mov	w23, #0x400                 	// #1024
  402d70:	b	402d7c <ferror@plt+0x118c>
  402d74:	cbnz	w0, 402e58 <ferror@plt+0x1268>
  402d78:	mov	w23, #0x400                 	// #1024
  402d7c:	ldrsb	w20, [x20]
  402d80:	mov	w1, w20
  402d84:	adrp	x0, 404000 <ferror@plt+0x2410>
  402d88:	add	x0, x0, #0xd90
  402d8c:	bl	401af0 <strchr@plt>
  402d90:	cbz	x0, 402f34 <ferror@plt+0x1344>
  402d94:	adrp	x2, 404000 <ferror@plt+0x2410>
  402d98:	add	x2, x2, #0xd90
  402d9c:	sub	x0, x0, x2
  402da0:	add	w2, w0, #0x1
  402da4:	cbz	w2, 40314c <ferror@plt+0x155c>
  402da8:	sxtw	x3, w23
  402dac:	umulh	x0, x26, x3
  402db0:	cbnz	x0, 402f7c <ferror@plt+0x138c>
  402db4:	sub	w1, w2, #0x2
  402db8:	mul	x26, x26, x3
  402dbc:	cmn	w1, #0x1
  402dc0:	b.eq	402f5c <ferror@plt+0x136c>  // b.none
  402dc4:	umulh	x0, x26, x3
  402dc8:	sub	w1, w1, #0x1
  402dcc:	cbz	x0, 402db8 <ferror@plt+0x11c8>
  402dd0:	mov	w20, #0xffffffde            	// #-34
  402dd4:	b	402f60 <ferror@plt+0x1370>
  402dd8:	ldrsb	w0, [x20]
  402ddc:	cbz	w0, 4030ec <ferror@plt+0x14fc>
  402de0:	mov	x2, x23
  402de4:	mov	x1, x20
  402de8:	mov	x0, x28
  402dec:	bl	401940 <strncmp@plt>
  402df0:	cbnz	w0, 403104 <ferror@plt+0x1514>
  402df4:	add	x1, x20, x23
  402df8:	ldrsb	w0, [x20, x23]
  402dfc:	cmp	w0, #0x30
  402e00:	b.ne	402e90 <ferror@plt+0x12a0>  // b.any
  402e04:	mov	x20, x1
  402e08:	add	w2, w19, #0x1
  402e0c:	sub	w19, w20, w1
  402e10:	add	w19, w19, w2
  402e14:	ldrsb	w0, [x20, #1]!
  402e18:	cmp	w0, #0x30
  402e1c:	b.eq	402e0c <ferror@plt+0x121c>  // b.none
  402e20:	sxtb	x0, w0
  402e24:	ldr	x1, [x24]
  402e28:	ldrh	w0, [x1, x0, lsl #1]
  402e2c:	tbnz	w0, #11, 402e98 <ferror@plt+0x12a8>
  402e30:	str	x20, [sp, #120]
  402e34:	ldr	x20, [sp, #120]
  402e38:	ldrsb	w0, [x20, #1]
  402e3c:	cmp	w0, #0x69
  402e40:	b.eq	402d54 <ferror@plt+0x1164>  // b.none
  402e44:	and	w1, w0, #0xffffffdf
  402e48:	cmp	w1, #0x42
  402e4c:	b.ne	402d74 <ferror@plt+0x1184>  // b.any
  402e50:	ldrsb	w0, [x20, #2]
  402e54:	cbz	w0, 402f2c <ferror@plt+0x133c>
  402e58:	bl	4018f0 <localeconv@plt>
  402e5c:	cbz	x0, 4030bc <ferror@plt+0x14cc>
  402e60:	ldr	x28, [x0]
  402e64:	cbz	x28, 4030d4 <ferror@plt+0x14e4>
  402e68:	mov	x0, x28
  402e6c:	bl	401810 <strlen@plt>
  402e70:	mov	x23, x0
  402e74:	cbz	x27, 402dd8 <ferror@plt+0x11e8>
  402e78:	mov	w20, #0xffffffea            	// #-22
  402e7c:	ldp	x21, x22, [sp, #32]
  402e80:	ldp	x23, x24, [sp, #48]
  402e84:	ldp	x25, x26, [sp, #64]
  402e88:	ldp	x27, x28, [sp, #80]
  402e8c:	b	403090 <ferror@plt+0x14a0>
  402e90:	mov	x20, x1
  402e94:	b	402e20 <ferror@plt+0x1230>
  402e98:	str	wzr, [x25]
  402e9c:	str	xzr, [sp, #120]
  402ea0:	mov	w3, #0x0                   	// #0
  402ea4:	mov	w2, #0x0                   	// #0
  402ea8:	ldr	x1, [sp, #104]
  402eac:	mov	x0, x20
  402eb0:	bl	4019a0 <__strtoul_internal@plt>
  402eb4:	mov	x27, x0
  402eb8:	ldr	x0, [sp, #120]
  402ebc:	cmp	x0, x20
  402ec0:	b.eq	402f00 <ferror@plt+0x1310>  // b.none
  402ec4:	ldr	w1, [x25]
  402ec8:	cbz	w1, 402ed8 <ferror@plt+0x12e8>
  402ecc:	sub	x2, x27, #0x1
  402ed0:	cmn	x2, #0x3
  402ed4:	b.hi	402f20 <ferror@plt+0x1330>  // b.pmore
  402ed8:	cbz	x27, 402e34 <ferror@plt+0x1244>
  402edc:	cbz	x0, 40311c <ferror@plt+0x152c>
  402ee0:	ldrsb	w0, [x0]
  402ee4:	cbnz	w0, 402e34 <ferror@plt+0x1244>
  402ee8:	mov	w20, #0xffffffea            	// #-22
  402eec:	ldp	x21, x22, [sp, #32]
  402ef0:	ldp	x23, x24, [sp, #48]
  402ef4:	ldp	x25, x26, [sp, #64]
  402ef8:	ldp	x27, x28, [sp, #80]
  402efc:	b	403090 <ferror@plt+0x14a0>
  402f00:	ldr	w1, [x25]
  402f04:	mov	w20, #0xffffffea            	// #-22
  402f08:	cbnz	w1, 402f20 <ferror@plt+0x1330>
  402f0c:	ldp	x21, x22, [sp, #32]
  402f10:	ldp	x23, x24, [sp, #48]
  402f14:	ldp	x25, x26, [sp, #64]
  402f18:	ldp	x27, x28, [sp, #80]
  402f1c:	b	403090 <ferror@plt+0x14a0>
  402f20:	neg	w20, w1
  402f24:	ldp	x27, x28, [sp, #80]
  402f28:	b	40305c <ferror@plt+0x146c>
  402f2c:	mov	w23, #0x3e8                 	// #1000
  402f30:	b	402d7c <ferror@plt+0x118c>
  402f34:	mov	w1, w20
  402f38:	adrp	x0, 404000 <ferror@plt+0x2410>
  402f3c:	add	x0, x0, #0xda0
  402f40:	bl	401af0 <strchr@plt>
  402f44:	cbz	x0, 403134 <ferror@plt+0x1544>
  402f48:	adrp	x2, 404000 <ferror@plt+0x2410>
  402f4c:	add	x2, x2, #0xda0
  402f50:	sub	x0, x0, x2
  402f54:	add	w2, w0, #0x1
  402f58:	b	402da4 <ferror@plt+0x11b4>
  402f5c:	mov	w20, #0x0                   	// #0
  402f60:	cbz	x22, 402f68 <ferror@plt+0x1378>
  402f64:	str	w2, [x22]
  402f68:	cmp	x27, #0x0
  402f6c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402f70:	b.ne	402f84 <ferror@plt+0x1394>  // b.any
  402f74:	ldp	x27, x28, [sp, #80]
  402f78:	b	403058 <ferror@plt+0x1468>
  402f7c:	mov	w20, #0xffffffde            	// #-34
  402f80:	b	402f60 <ferror@plt+0x1370>
  402f84:	sxtw	x23, w23
  402f88:	sub	w0, w2, #0x2
  402f8c:	mov	x4, #0x1                   	// #1
  402f90:	mul	x4, x4, x23
  402f94:	cmn	w0, #0x1
  402f98:	b.eq	402fa8 <ferror@plt+0x13b8>  // b.none
  402f9c:	umulh	x1, x4, x23
  402fa0:	sub	w0, w0, #0x1
  402fa4:	cbz	x1, 402f90 <ferror@plt+0x13a0>
  402fa8:	cmp	x27, #0xa
  402fac:	b.ls	402ff8 <ferror@plt+0x1408>  // b.plast
  402fb0:	mov	x0, #0xa                   	// #10
  402fb4:	add	x0, x0, x0, lsl #2
  402fb8:	lsl	x1, x0, #1
  402fbc:	mov	x0, x1
  402fc0:	cmp	x27, x1
  402fc4:	b.hi	402fb4 <ferror@plt+0x13c4>  // b.pmore
  402fc8:	cmp	w19, #0x0
  402fcc:	b.le	402fe8 <ferror@plt+0x13f8>
  402fd0:	mov	w1, #0x0                   	// #0
  402fd4:	add	x0, x0, x0, lsl #2
  402fd8:	lsl	x0, x0, #1
  402fdc:	add	w1, w1, #0x1
  402fe0:	cmp	w19, w1
  402fe4:	b.ne	402fd4 <ferror@plt+0x13e4>  // b.any
  402fe8:	mov	x2, #0x1                   	// #1
  402fec:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  402ff0:	movk	x6, #0xcccd
  402ff4:	b	403008 <ferror@plt+0x1418>
  402ff8:	mov	x0, #0xa                   	// #10
  402ffc:	b	402fc8 <ferror@plt+0x13d8>
  403000:	cmp	x5, #0x9
  403004:	b.ls	403044 <ferror@plt+0x1454>  // b.plast
  403008:	umulh	x3, x27, x6
  40300c:	lsr	x1, x3, #3
  403010:	add	x1, x1, x1, lsl #2
  403014:	sub	x1, x27, x1, lsl #1
  403018:	mov	x5, x27
  40301c:	lsr	x27, x3, #3
  403020:	mov	x3, x2
  403024:	add	x2, x2, x2, lsl #2
  403028:	lsl	x2, x2, #1
  40302c:	cbz	w1, 403000 <ferror@plt+0x1410>
  403030:	udiv	x3, x0, x3
  403034:	udiv	x1, x3, x1
  403038:	udiv	x1, x4, x1
  40303c:	add	x26, x26, x1
  403040:	b	403000 <ferror@plt+0x1410>
  403044:	ldp	x27, x28, [sp, #80]
  403048:	b	403058 <ferror@plt+0x1468>
  40304c:	mov	w20, #0x0                   	// #0
  403050:	b	403058 <ferror@plt+0x1468>
  403054:	mov	w20, #0x0                   	// #0
  403058:	str	x26, [x21]
  40305c:	tbnz	w20, #31, 403070 <ferror@plt+0x1480>
  403060:	ldp	x21, x22, [sp, #32]
  403064:	ldp	x23, x24, [sp, #48]
  403068:	ldp	x25, x26, [sp, #64]
  40306c:	b	40309c <ferror@plt+0x14ac>
  403070:	ldp	x21, x22, [sp, #32]
  403074:	ldp	x23, x24, [sp, #48]
  403078:	ldp	x25, x26, [sp, #64]
  40307c:	b	403090 <ferror@plt+0x14a0>
  403080:	mov	w20, #0xffffffea            	// #-22
  403084:	b	403090 <ferror@plt+0x14a0>
  403088:	mov	w20, #0xffffffea            	// #-22
  40308c:	ldp	x21, x22, [sp, #32]
  403090:	bl	401ba0 <__errno_location@plt>
  403094:	neg	w1, w20
  403098:	str	w1, [x0]
  40309c:	mov	w0, w20
  4030a0:	ldp	x19, x20, [sp, #16]
  4030a4:	ldp	x29, x30, [sp], #128
  4030a8:	ret
  4030ac:	mov	w20, #0xffffffea            	// #-22
  4030b0:	ldp	x21, x22, [sp, #32]
  4030b4:	ldp	x23, x24, [sp, #48]
  4030b8:	b	403090 <ferror@plt+0x14a0>
  4030bc:	mov	w20, #0xffffffea            	// #-22
  4030c0:	ldp	x21, x22, [sp, #32]
  4030c4:	ldp	x23, x24, [sp, #48]
  4030c8:	ldp	x25, x26, [sp, #64]
  4030cc:	ldp	x27, x28, [sp, #80]
  4030d0:	b	403090 <ferror@plt+0x14a0>
  4030d4:	mov	w20, #0xffffffea            	// #-22
  4030d8:	ldp	x21, x22, [sp, #32]
  4030dc:	ldp	x23, x24, [sp, #48]
  4030e0:	ldp	x25, x26, [sp, #64]
  4030e4:	ldp	x27, x28, [sp, #80]
  4030e8:	b	403090 <ferror@plt+0x14a0>
  4030ec:	mov	w20, #0xffffffea            	// #-22
  4030f0:	ldp	x21, x22, [sp, #32]
  4030f4:	ldp	x23, x24, [sp, #48]
  4030f8:	ldp	x25, x26, [sp, #64]
  4030fc:	ldp	x27, x28, [sp, #80]
  403100:	b	403090 <ferror@plt+0x14a0>
  403104:	mov	w20, #0xffffffea            	// #-22
  403108:	ldp	x21, x22, [sp, #32]
  40310c:	ldp	x23, x24, [sp, #48]
  403110:	ldp	x25, x26, [sp, #64]
  403114:	ldp	x27, x28, [sp, #80]
  403118:	b	403090 <ferror@plt+0x14a0>
  40311c:	mov	w20, #0xffffffea            	// #-22
  403120:	ldp	x21, x22, [sp, #32]
  403124:	ldp	x23, x24, [sp, #48]
  403128:	ldp	x25, x26, [sp, #64]
  40312c:	ldp	x27, x28, [sp, #80]
  403130:	b	403090 <ferror@plt+0x14a0>
  403134:	mov	w20, #0xffffffea            	// #-22
  403138:	ldp	x21, x22, [sp, #32]
  40313c:	ldp	x23, x24, [sp, #48]
  403140:	ldp	x25, x26, [sp, #64]
  403144:	ldp	x27, x28, [sp, #80]
  403148:	b	403090 <ferror@plt+0x14a0>
  40314c:	mov	w20, w2
  403150:	cbnz	x22, 402f64 <ferror@plt+0x1374>
  403154:	ldp	x27, x28, [sp, #80]
  403158:	b	403058 <ferror@plt+0x1468>
  40315c:	stp	x29, x30, [sp, #-16]!
  403160:	mov	x29, sp
  403164:	mov	x2, #0x0                   	// #0
  403168:	bl	402c60 <ferror@plt+0x1070>
  40316c:	ldp	x29, x30, [sp], #16
  403170:	ret
  403174:	stp	x29, x30, [sp, #-48]!
  403178:	mov	x29, sp
  40317c:	stp	x19, x20, [sp, #16]
  403180:	stp	x21, x22, [sp, #32]
  403184:	mov	x21, x0
  403188:	mov	x22, x1
  40318c:	mov	x20, x0
  403190:	cbnz	x0, 4031a4 <ferror@plt+0x15b4>
  403194:	cbnz	x1, 4031c4 <ferror@plt+0x15d4>
  403198:	mov	w0, #0x0                   	// #0
  40319c:	b	4031e4 <ferror@plt+0x15f4>
  4031a0:	add	x20, x20, #0x1
  4031a4:	ldrsb	w19, [x20]
  4031a8:	cbz	w19, 4031c0 <ferror@plt+0x15d0>
  4031ac:	bl	401a60 <__ctype_b_loc@plt>
  4031b0:	and	x19, x19, #0xff
  4031b4:	ldr	x2, [x0]
  4031b8:	ldrh	w2, [x2, x19, lsl #1]
  4031bc:	tbnz	w2, #11, 4031a0 <ferror@plt+0x15b0>
  4031c0:	cbz	x22, 4031c8 <ferror@plt+0x15d8>
  4031c4:	str	x20, [x22]
  4031c8:	cmp	x20, #0x0
  4031cc:	mov	w0, #0x0                   	// #0
  4031d0:	ccmp	x21, x20, #0x2, ne  // ne = any
  4031d4:	b.cs	4031e4 <ferror@plt+0x15f4>  // b.hs, b.nlast
  4031d8:	ldrsb	w0, [x20]
  4031dc:	cmp	w0, #0x0
  4031e0:	cset	w0, eq  // eq = none
  4031e4:	ldp	x19, x20, [sp, #16]
  4031e8:	ldp	x21, x22, [sp, #32]
  4031ec:	ldp	x29, x30, [sp], #48
  4031f0:	ret
  4031f4:	stp	x29, x30, [sp, #-48]!
  4031f8:	mov	x29, sp
  4031fc:	stp	x19, x20, [sp, #16]
  403200:	stp	x21, x22, [sp, #32]
  403204:	mov	x21, x0
  403208:	mov	x22, x1
  40320c:	mov	x20, x0
  403210:	cbnz	x0, 403224 <ferror@plt+0x1634>
  403214:	cbnz	x1, 403244 <ferror@plt+0x1654>
  403218:	mov	w0, #0x0                   	// #0
  40321c:	b	403264 <ferror@plt+0x1674>
  403220:	add	x20, x20, #0x1
  403224:	ldrsb	w19, [x20]
  403228:	cbz	w19, 403240 <ferror@plt+0x1650>
  40322c:	bl	401a60 <__ctype_b_loc@plt>
  403230:	and	x19, x19, #0xff
  403234:	ldr	x2, [x0]
  403238:	ldrh	w2, [x2, x19, lsl #1]
  40323c:	tbnz	w2, #12, 403220 <ferror@plt+0x1630>
  403240:	cbz	x22, 403248 <ferror@plt+0x1658>
  403244:	str	x20, [x22]
  403248:	cmp	x20, #0x0
  40324c:	mov	w0, #0x0                   	// #0
  403250:	ccmp	x21, x20, #0x2, ne  // ne = any
  403254:	b.cs	403264 <ferror@plt+0x1674>  // b.hs, b.nlast
  403258:	ldrsb	w0, [x20]
  40325c:	cmp	w0, #0x0
  403260:	cset	w0, eq  // eq = none
  403264:	ldp	x19, x20, [sp, #16]
  403268:	ldp	x21, x22, [sp, #32]
  40326c:	ldp	x29, x30, [sp], #48
  403270:	ret
  403274:	stp	x29, x30, [sp, #-128]!
  403278:	mov	x29, sp
  40327c:	stp	x19, x20, [sp, #16]
  403280:	stp	x21, x22, [sp, #32]
  403284:	mov	x20, x0
  403288:	mov	x22, x1
  40328c:	str	x2, [sp, #80]
  403290:	str	x3, [sp, #88]
  403294:	str	x4, [sp, #96]
  403298:	str	x5, [sp, #104]
  40329c:	str	x6, [sp, #112]
  4032a0:	str	x7, [sp, #120]
  4032a4:	add	x0, sp, #0x80
  4032a8:	str	x0, [sp, #48]
  4032ac:	str	x0, [sp, #56]
  4032b0:	add	x0, sp, #0x50
  4032b4:	str	x0, [sp, #64]
  4032b8:	mov	w0, #0xffffffd0            	// #-48
  4032bc:	str	w0, [sp, #72]
  4032c0:	str	wzr, [sp, #76]
  4032c4:	add	x21, sp, #0x80
  4032c8:	b	403368 <ferror@plt+0x1778>
  4032cc:	add	w0, w3, #0x8
  4032d0:	str	w0, [sp, #72]
  4032d4:	cmp	w0, #0x0
  4032d8:	b.le	4032ec <ferror@plt+0x16fc>
  4032dc:	add	x0, x2, #0xf
  4032e0:	and	x0, x0, #0xfffffffffffffff8
  4032e4:	str	x0, [sp, #48]
  4032e8:	b	403380 <ferror@plt+0x1790>
  4032ec:	ldr	x1, [x21, w3, sxtw]
  4032f0:	cbz	x1, 403388 <ferror@plt+0x1798>
  4032f4:	cbz	w0, 403338 <ferror@plt+0x1748>
  4032f8:	add	w3, w3, #0x10
  4032fc:	str	w3, [sp, #72]
  403300:	cmp	w3, #0x0
  403304:	b.le	403318 <ferror@plt+0x1728>
  403308:	add	x0, x2, #0xf
  40330c:	and	x0, x0, #0xfffffffffffffff8
  403310:	str	x0, [sp, #48]
  403314:	b	403344 <ferror@plt+0x1754>
  403318:	add	x2, x21, w0, sxtw
  40331c:	b	403344 <ferror@plt+0x1754>
  403320:	mov	w0, #0x1                   	// #1
  403324:	ldp	x19, x20, [sp, #16]
  403328:	ldp	x21, x22, [sp, #32]
  40332c:	ldp	x29, x30, [sp], #128
  403330:	ret
  403334:	ldr	x2, [sp, #48]
  403338:	add	x0, x2, #0xf
  40333c:	and	x0, x0, #0xfffffffffffffff8
  403340:	str	x0, [sp, #48]
  403344:	ldr	x19, [x2]
  403348:	cbz	x19, 403388 <ferror@plt+0x1798>
  40334c:	mov	x0, x20
  403350:	bl	401a40 <strcmp@plt>
  403354:	cbz	w0, 403320 <ferror@plt+0x1730>
  403358:	mov	x1, x19
  40335c:	mov	x0, x20
  403360:	bl	401a40 <strcmp@plt>
  403364:	cbz	w0, 403324 <ferror@plt+0x1734>
  403368:	ldr	w3, [sp, #72]
  40336c:	ldr	x2, [sp, #48]
  403370:	tbnz	w3, #31, 4032cc <ferror@plt+0x16dc>
  403374:	add	x0, x2, #0xf
  403378:	and	x0, x0, #0xfffffffffffffff8
  40337c:	str	x0, [sp, #48]
  403380:	ldr	x1, [x2]
  403384:	cbnz	x1, 403334 <ferror@plt+0x1744>
  403388:	mov	x3, x20
  40338c:	mov	x2, x22
  403390:	adrp	x1, 404000 <ferror@plt+0x2410>
  403394:	add	x1, x1, #0xd80
  403398:	adrp	x0, 416000 <ferror@plt+0x14410>
  40339c:	ldr	w0, [x0, #712]
  4033a0:	bl	401b60 <errx@plt>
  4033a4:	cbz	x1, 4033dc <ferror@plt+0x17ec>
  4033a8:	add	x3, x0, x1
  4033ac:	sxtb	w2, w2
  4033b0:	ldrsb	w1, [x0]
  4033b4:	cbz	w1, 4033d4 <ferror@plt+0x17e4>
  4033b8:	cmp	w2, w1
  4033bc:	b.eq	4033d8 <ferror@plt+0x17e8>  // b.none
  4033c0:	add	x0, x0, #0x1
  4033c4:	cmp	x3, x0
  4033c8:	b.ne	4033b0 <ferror@plt+0x17c0>  // b.any
  4033cc:	mov	x0, #0x0                   	// #0
  4033d0:	b	4033d8 <ferror@plt+0x17e8>
  4033d4:	mov	x0, #0x0                   	// #0
  4033d8:	ret
  4033dc:	mov	x0, #0x0                   	// #0
  4033e0:	b	4033d8 <ferror@plt+0x17e8>
  4033e4:	stp	x29, x30, [sp, #-16]!
  4033e8:	mov	x29, sp
  4033ec:	mov	w2, #0xa                   	// #10
  4033f0:	bl	402bfc <ferror@plt+0x100c>
  4033f4:	ldp	x29, x30, [sp], #16
  4033f8:	ret
  4033fc:	stp	x29, x30, [sp, #-16]!
  403400:	mov	x29, sp
  403404:	mov	w2, #0x10                  	// #16
  403408:	bl	402bfc <ferror@plt+0x100c>
  40340c:	ldp	x29, x30, [sp], #16
  403410:	ret
  403414:	stp	x29, x30, [sp, #-16]!
  403418:	mov	x29, sp
  40341c:	mov	w2, #0xa                   	// #10
  403420:	bl	402ba4 <ferror@plt+0xfb4>
  403424:	ldp	x29, x30, [sp], #16
  403428:	ret
  40342c:	stp	x29, x30, [sp, #-16]!
  403430:	mov	x29, sp
  403434:	mov	w2, #0x10                  	// #16
  403438:	bl	402ba4 <ferror@plt+0xfb4>
  40343c:	ldp	x29, x30, [sp], #16
  403440:	ret
  403444:	stp	x29, x30, [sp, #-64]!
  403448:	mov	x29, sp
  40344c:	stp	x19, x20, [sp, #16]
  403450:	str	x21, [sp, #32]
  403454:	mov	x19, x0
  403458:	mov	x21, x1
  40345c:	str	xzr, [sp, #56]
  403460:	bl	401ba0 <__errno_location@plt>
  403464:	str	wzr, [x0]
  403468:	cbz	x19, 403478 <ferror@plt+0x1888>
  40346c:	mov	x20, x0
  403470:	ldrsb	w0, [x19]
  403474:	cbnz	w0, 403494 <ferror@plt+0x18a4>
  403478:	mov	x3, x19
  40347c:	mov	x2, x21
  403480:	adrp	x1, 404000 <ferror@plt+0x2410>
  403484:	add	x1, x1, #0xd80
  403488:	adrp	x0, 416000 <ferror@plt+0x14410>
  40348c:	ldr	w0, [x0, #712]
  403490:	bl	401b60 <errx@plt>
  403494:	mov	w3, #0x0                   	// #0
  403498:	mov	w2, #0xa                   	// #10
  40349c:	add	x1, sp, #0x38
  4034a0:	mov	x0, x19
  4034a4:	bl	401930 <__strtol_internal@plt>
  4034a8:	ldr	w1, [x20]
  4034ac:	cbnz	w1, 4034d8 <ferror@plt+0x18e8>
  4034b0:	ldr	x1, [sp, #56]
  4034b4:	cmp	x1, x19
  4034b8:	b.eq	403478 <ferror@plt+0x1888>  // b.none
  4034bc:	cbz	x1, 4034c8 <ferror@plt+0x18d8>
  4034c0:	ldrsb	w1, [x1]
  4034c4:	cbnz	w1, 403478 <ferror@plt+0x1888>
  4034c8:	ldp	x19, x20, [sp, #16]
  4034cc:	ldr	x21, [sp, #32]
  4034d0:	ldp	x29, x30, [sp], #64
  4034d4:	ret
  4034d8:	cmp	w1, #0x22
  4034dc:	b.ne	403478 <ferror@plt+0x1888>  // b.any
  4034e0:	mov	x3, x19
  4034e4:	mov	x2, x21
  4034e8:	adrp	x1, 404000 <ferror@plt+0x2410>
  4034ec:	add	x1, x1, #0xd80
  4034f0:	adrp	x0, 416000 <ferror@plt+0x14410>
  4034f4:	ldr	w0, [x0, #712]
  4034f8:	bl	401bd0 <err@plt>
  4034fc:	stp	x29, x30, [sp, #-32]!
  403500:	mov	x29, sp
  403504:	stp	x19, x20, [sp, #16]
  403508:	mov	x20, x0
  40350c:	mov	x19, x1
  403510:	bl	403444 <ferror@plt+0x1854>
  403514:	mov	x2, #0x80000000            	// #2147483648
  403518:	add	x2, x0, x2
  40351c:	mov	x1, #0xffffffff            	// #4294967295
  403520:	cmp	x2, x1
  403524:	b.hi	403534 <ferror@plt+0x1944>  // b.pmore
  403528:	ldp	x19, x20, [sp, #16]
  40352c:	ldp	x29, x30, [sp], #32
  403530:	ret
  403534:	bl	401ba0 <__errno_location@plt>
  403538:	mov	w1, #0x22                  	// #34
  40353c:	str	w1, [x0]
  403540:	mov	x3, x20
  403544:	mov	x2, x19
  403548:	adrp	x1, 404000 <ferror@plt+0x2410>
  40354c:	add	x1, x1, #0xd80
  403550:	adrp	x0, 416000 <ferror@plt+0x14410>
  403554:	ldr	w0, [x0, #712]
  403558:	bl	401bd0 <err@plt>
  40355c:	stp	x29, x30, [sp, #-32]!
  403560:	mov	x29, sp
  403564:	stp	x19, x20, [sp, #16]
  403568:	mov	x20, x0
  40356c:	mov	x19, x1
  403570:	bl	4034fc <ferror@plt+0x190c>
  403574:	add	w2, w0, #0x8, lsl #12
  403578:	mov	w1, #0xffff                	// #65535
  40357c:	cmp	w2, w1
  403580:	b.hi	403590 <ferror@plt+0x19a0>  // b.pmore
  403584:	ldp	x19, x20, [sp, #16]
  403588:	ldp	x29, x30, [sp], #32
  40358c:	ret
  403590:	bl	401ba0 <__errno_location@plt>
  403594:	mov	w1, #0x22                  	// #34
  403598:	str	w1, [x0]
  40359c:	mov	x3, x20
  4035a0:	mov	x2, x19
  4035a4:	adrp	x1, 404000 <ferror@plt+0x2410>
  4035a8:	add	x1, x1, #0xd80
  4035ac:	adrp	x0, 416000 <ferror@plt+0x14410>
  4035b0:	ldr	w0, [x0, #712]
  4035b4:	bl	401bd0 <err@plt>
  4035b8:	stp	x29, x30, [sp, #-16]!
  4035bc:	mov	x29, sp
  4035c0:	mov	w2, #0xa                   	// #10
  4035c4:	bl	402ae8 <ferror@plt+0xef8>
  4035c8:	ldp	x29, x30, [sp], #16
  4035cc:	ret
  4035d0:	stp	x29, x30, [sp, #-16]!
  4035d4:	mov	x29, sp
  4035d8:	mov	w2, #0x10                  	// #16
  4035dc:	bl	402ae8 <ferror@plt+0xef8>
  4035e0:	ldp	x29, x30, [sp], #16
  4035e4:	ret
  4035e8:	stp	x29, x30, [sp, #-64]!
  4035ec:	mov	x29, sp
  4035f0:	stp	x19, x20, [sp, #16]
  4035f4:	str	x21, [sp, #32]
  4035f8:	mov	x19, x0
  4035fc:	mov	x21, x1
  403600:	str	xzr, [sp, #56]
  403604:	bl	401ba0 <__errno_location@plt>
  403608:	str	wzr, [x0]
  40360c:	cbz	x19, 40361c <ferror@plt+0x1a2c>
  403610:	mov	x20, x0
  403614:	ldrsb	w0, [x19]
  403618:	cbnz	w0, 403638 <ferror@plt+0x1a48>
  40361c:	mov	x3, x19
  403620:	mov	x2, x21
  403624:	adrp	x1, 404000 <ferror@plt+0x2410>
  403628:	add	x1, x1, #0xd80
  40362c:	adrp	x0, 416000 <ferror@plt+0x14410>
  403630:	ldr	w0, [x0, #712]
  403634:	bl	401b60 <errx@plt>
  403638:	add	x1, sp, #0x38
  40363c:	mov	x0, x19
  403640:	bl	401880 <strtod@plt>
  403644:	ldr	w0, [x20]
  403648:	cbnz	w0, 403674 <ferror@plt+0x1a84>
  40364c:	ldr	x0, [sp, #56]
  403650:	cmp	x0, x19
  403654:	b.eq	40361c <ferror@plt+0x1a2c>  // b.none
  403658:	cbz	x0, 403664 <ferror@plt+0x1a74>
  40365c:	ldrsb	w0, [x0]
  403660:	cbnz	w0, 40361c <ferror@plt+0x1a2c>
  403664:	ldp	x19, x20, [sp, #16]
  403668:	ldr	x21, [sp, #32]
  40366c:	ldp	x29, x30, [sp], #64
  403670:	ret
  403674:	cmp	w0, #0x22
  403678:	b.ne	40361c <ferror@plt+0x1a2c>  // b.any
  40367c:	mov	x3, x19
  403680:	mov	x2, x21
  403684:	adrp	x1, 404000 <ferror@plt+0x2410>
  403688:	add	x1, x1, #0xd80
  40368c:	adrp	x0, 416000 <ferror@plt+0x14410>
  403690:	ldr	w0, [x0, #712]
  403694:	bl	401bd0 <err@plt>
  403698:	stp	x29, x30, [sp, #-64]!
  40369c:	mov	x29, sp
  4036a0:	stp	x19, x20, [sp, #16]
  4036a4:	str	x21, [sp, #32]
  4036a8:	mov	x19, x0
  4036ac:	mov	x21, x1
  4036b0:	str	xzr, [sp, #56]
  4036b4:	bl	401ba0 <__errno_location@plt>
  4036b8:	str	wzr, [x0]
  4036bc:	cbz	x19, 4036cc <ferror@plt+0x1adc>
  4036c0:	mov	x20, x0
  4036c4:	ldrsb	w0, [x19]
  4036c8:	cbnz	w0, 4036e8 <ferror@plt+0x1af8>
  4036cc:	mov	x3, x19
  4036d0:	mov	x2, x21
  4036d4:	adrp	x1, 404000 <ferror@plt+0x2410>
  4036d8:	add	x1, x1, #0xd80
  4036dc:	adrp	x0, 416000 <ferror@plt+0x14410>
  4036e0:	ldr	w0, [x0, #712]
  4036e4:	bl	401b60 <errx@plt>
  4036e8:	mov	w2, #0xa                   	// #10
  4036ec:	add	x1, sp, #0x38
  4036f0:	mov	x0, x19
  4036f4:	bl	401a80 <strtol@plt>
  4036f8:	ldr	w1, [x20]
  4036fc:	cbnz	w1, 403728 <ferror@plt+0x1b38>
  403700:	ldr	x1, [sp, #56]
  403704:	cmp	x1, x19
  403708:	b.eq	4036cc <ferror@plt+0x1adc>  // b.none
  40370c:	cbz	x1, 403718 <ferror@plt+0x1b28>
  403710:	ldrsb	w1, [x1]
  403714:	cbnz	w1, 4036cc <ferror@plt+0x1adc>
  403718:	ldp	x19, x20, [sp, #16]
  40371c:	ldr	x21, [sp, #32]
  403720:	ldp	x29, x30, [sp], #64
  403724:	ret
  403728:	cmp	w1, #0x22
  40372c:	b.ne	4036cc <ferror@plt+0x1adc>  // b.any
  403730:	mov	x3, x19
  403734:	mov	x2, x21
  403738:	adrp	x1, 404000 <ferror@plt+0x2410>
  40373c:	add	x1, x1, #0xd80
  403740:	adrp	x0, 416000 <ferror@plt+0x14410>
  403744:	ldr	w0, [x0, #712]
  403748:	bl	401bd0 <err@plt>
  40374c:	stp	x29, x30, [sp, #-64]!
  403750:	mov	x29, sp
  403754:	stp	x19, x20, [sp, #16]
  403758:	str	x21, [sp, #32]
  40375c:	mov	x19, x0
  403760:	mov	x21, x1
  403764:	str	xzr, [sp, #56]
  403768:	bl	401ba0 <__errno_location@plt>
  40376c:	str	wzr, [x0]
  403770:	cbz	x19, 403780 <ferror@plt+0x1b90>
  403774:	mov	x20, x0
  403778:	ldrsb	w0, [x19]
  40377c:	cbnz	w0, 40379c <ferror@plt+0x1bac>
  403780:	mov	x3, x19
  403784:	mov	x2, x21
  403788:	adrp	x1, 404000 <ferror@plt+0x2410>
  40378c:	add	x1, x1, #0xd80
  403790:	adrp	x0, 416000 <ferror@plt+0x14410>
  403794:	ldr	w0, [x0, #712]
  403798:	bl	401b60 <errx@plt>
  40379c:	mov	w2, #0xa                   	// #10
  4037a0:	add	x1, sp, #0x38
  4037a4:	mov	x0, x19
  4037a8:	bl	401800 <strtoul@plt>
  4037ac:	ldr	w1, [x20]
  4037b0:	cbnz	w1, 4037dc <ferror@plt+0x1bec>
  4037b4:	ldr	x1, [sp, #56]
  4037b8:	cmp	x1, x19
  4037bc:	b.eq	403780 <ferror@plt+0x1b90>  // b.none
  4037c0:	cbz	x1, 4037cc <ferror@plt+0x1bdc>
  4037c4:	ldrsb	w1, [x1]
  4037c8:	cbnz	w1, 403780 <ferror@plt+0x1b90>
  4037cc:	ldp	x19, x20, [sp, #16]
  4037d0:	ldr	x21, [sp, #32]
  4037d4:	ldp	x29, x30, [sp], #64
  4037d8:	ret
  4037dc:	cmp	w1, #0x22
  4037e0:	b.ne	403780 <ferror@plt+0x1b90>  // b.any
  4037e4:	mov	x3, x19
  4037e8:	mov	x2, x21
  4037ec:	adrp	x1, 404000 <ferror@plt+0x2410>
  4037f0:	add	x1, x1, #0xd80
  4037f4:	adrp	x0, 416000 <ferror@plt+0x14410>
  4037f8:	ldr	w0, [x0, #712]
  4037fc:	bl	401bd0 <err@plt>
  403800:	stp	x29, x30, [sp, #-48]!
  403804:	mov	x29, sp
  403808:	stp	x19, x20, [sp, #16]
  40380c:	mov	x20, x0
  403810:	mov	x19, x1
  403814:	add	x1, sp, #0x28
  403818:	bl	40315c <ferror@plt+0x156c>
  40381c:	cbz	w0, 403848 <ferror@plt+0x1c58>
  403820:	bl	401ba0 <__errno_location@plt>
  403824:	ldr	w0, [x0]
  403828:	cbz	w0, 403858 <ferror@plt+0x1c68>
  40382c:	mov	x3, x20
  403830:	mov	x2, x19
  403834:	adrp	x1, 404000 <ferror@plt+0x2410>
  403838:	add	x1, x1, #0xd80
  40383c:	adrp	x0, 416000 <ferror@plt+0x14410>
  403840:	ldr	w0, [x0, #712]
  403844:	bl	401bd0 <err@plt>
  403848:	ldr	x0, [sp, #40]
  40384c:	ldp	x19, x20, [sp, #16]
  403850:	ldp	x29, x30, [sp], #48
  403854:	ret
  403858:	mov	x3, x20
  40385c:	mov	x2, x19
  403860:	adrp	x1, 404000 <ferror@plt+0x2410>
  403864:	add	x1, x1, #0xd80
  403868:	adrp	x0, 416000 <ferror@plt+0x14410>
  40386c:	ldr	w0, [x0, #712]
  403870:	bl	401b60 <errx@plt>
  403874:	stp	x29, x30, [sp, #-32]!
  403878:	mov	x29, sp
  40387c:	str	x19, [sp, #16]
  403880:	mov	x19, x1
  403884:	mov	x1, x2
  403888:	bl	4035e8 <ferror@plt+0x19f8>
  40388c:	fcvtzs	d1, d0
  403890:	str	d1, [x19]
  403894:	scvtf	d1, d1
  403898:	fsub	d0, d0, d1
  40389c:	mov	x0, #0x848000000000        	// #145685290680320
  4038a0:	movk	x0, #0x412e, lsl #48
  4038a4:	fmov	d1, x0
  4038a8:	fmul	d0, d0, d1
  4038ac:	fcvtzs	d0, d0
  4038b0:	str	d0, [x19, #8]
  4038b4:	ldr	x19, [sp, #16]
  4038b8:	ldp	x29, x30, [sp], #32
  4038bc:	ret
  4038c0:	mov	w2, w0
  4038c4:	mov	x0, x1
  4038c8:	and	w1, w2, #0xf000
  4038cc:	cmp	w1, #0x4, lsl #12
  4038d0:	b.eq	403918 <ferror@plt+0x1d28>  // b.none
  4038d4:	cmp	w1, #0xa, lsl #12
  4038d8:	b.eq	403a44 <ferror@plt+0x1e54>  // b.none
  4038dc:	cmp	w1, #0x2, lsl #12
  4038e0:	b.eq	403a54 <ferror@plt+0x1e64>  // b.none
  4038e4:	cmp	w1, #0x6, lsl #12
  4038e8:	b.eq	403a64 <ferror@plt+0x1e74>  // b.none
  4038ec:	cmp	w1, #0xc, lsl #12
  4038f0:	b.eq	403a74 <ferror@plt+0x1e84>  // b.none
  4038f4:	cmp	w1, #0x1, lsl #12
  4038f8:	b.eq	403a84 <ferror@plt+0x1e94>  // b.none
  4038fc:	mov	w3, #0x0                   	// #0
  403900:	cmp	w1, #0x8, lsl #12
  403904:	b.ne	403924 <ferror@plt+0x1d34>  // b.any
  403908:	mov	w1, #0x2d                  	// #45
  40390c:	strb	w1, [x0]
  403910:	mov	w3, #0x1                   	// #1
  403914:	b	403924 <ferror@plt+0x1d34>
  403918:	mov	w1, #0x64                  	// #100
  40391c:	strb	w1, [x0]
  403920:	mov	w3, #0x1                   	// #1
  403924:	tst	x2, #0x100
  403928:	mov	w1, #0x72                  	// #114
  40392c:	mov	w4, #0x2d                  	// #45
  403930:	csel	w1, w1, w4, ne  // ne = any
  403934:	add	w4, w3, #0x1
  403938:	and	x5, x3, #0xffff
  40393c:	strb	w1, [x0, x5]
  403940:	tst	x2, #0x80
  403944:	mov	w5, #0x77                  	// #119
  403948:	mov	w1, #0x2d                  	// #45
  40394c:	csel	w5, w5, w1, ne  // ne = any
  403950:	add	w1, w3, #0x2
  403954:	and	w1, w1, #0xffff
  403958:	and	x4, x4, #0x3
  40395c:	strb	w5, [x0, x4]
  403960:	tbz	w2, #11, 403a94 <ferror@plt+0x1ea4>
  403964:	tst	x2, #0x40
  403968:	mov	w5, #0x73                  	// #115
  40396c:	mov	w4, #0x53                  	// #83
  403970:	csel	w5, w5, w4, ne  // ne = any
  403974:	add	w4, w3, #0x3
  403978:	and	x1, x1, #0xffff
  40397c:	strb	w5, [x0, x1]
  403980:	tst	x2, #0x20
  403984:	mov	w5, #0x72                  	// #114
  403988:	mov	w1, #0x2d                  	// #45
  40398c:	csel	w5, w5, w1, ne  // ne = any
  403990:	add	w1, w3, #0x4
  403994:	and	x4, x4, #0x7
  403998:	strb	w5, [x0, x4]
  40399c:	tst	x2, #0x10
  4039a0:	mov	w5, #0x77                  	// #119
  4039a4:	mov	w4, #0x2d                  	// #45
  4039a8:	csel	w5, w5, w4, ne  // ne = any
  4039ac:	add	w4, w3, #0x5
  4039b0:	and	w4, w4, #0xffff
  4039b4:	and	x1, x1, #0xf
  4039b8:	strb	w5, [x0, x1]
  4039bc:	tbz	w2, #10, 403aa8 <ferror@plt+0x1eb8>
  4039c0:	tst	x2, #0x8
  4039c4:	mov	w5, #0x73                  	// #115
  4039c8:	mov	w1, #0x53                  	// #83
  4039cc:	csel	w5, w5, w1, ne  // ne = any
  4039d0:	add	w1, w3, #0x6
  4039d4:	and	x4, x4, #0xffff
  4039d8:	strb	w5, [x0, x4]
  4039dc:	tst	x2, #0x4
  4039e0:	mov	w5, #0x72                  	// #114
  4039e4:	mov	w4, #0x2d                  	// #45
  4039e8:	csel	w5, w5, w4, ne  // ne = any
  4039ec:	add	w4, w3, #0x7
  4039f0:	and	x1, x1, #0xf
  4039f4:	strb	w5, [x0, x1]
  4039f8:	tst	x2, #0x2
  4039fc:	mov	w5, #0x77                  	// #119
  403a00:	mov	w1, #0x2d                  	// #45
  403a04:	csel	w5, w5, w1, ne  // ne = any
  403a08:	add	w1, w3, #0x8
  403a0c:	and	w1, w1, #0xffff
  403a10:	and	x4, x4, #0xf
  403a14:	strb	w5, [x0, x4]
  403a18:	tbz	w2, #9, 403abc <ferror@plt+0x1ecc>
  403a1c:	tst	x2, #0x1
  403a20:	mov	w2, #0x74                  	// #116
  403a24:	mov	w4, #0x54                  	// #84
  403a28:	csel	w2, w2, w4, ne  // ne = any
  403a2c:	and	x1, x1, #0xffff
  403a30:	strb	w2, [x0, x1]
  403a34:	add	w3, w3, #0x9
  403a38:	and	x3, x3, #0xffff
  403a3c:	strb	wzr, [x0, x3]
  403a40:	ret
  403a44:	mov	w1, #0x6c                  	// #108
  403a48:	strb	w1, [x0]
  403a4c:	mov	w3, #0x1                   	// #1
  403a50:	b	403924 <ferror@plt+0x1d34>
  403a54:	mov	w1, #0x63                  	// #99
  403a58:	strb	w1, [x0]
  403a5c:	mov	w3, #0x1                   	// #1
  403a60:	b	403924 <ferror@plt+0x1d34>
  403a64:	mov	w1, #0x62                  	// #98
  403a68:	strb	w1, [x0]
  403a6c:	mov	w3, #0x1                   	// #1
  403a70:	b	403924 <ferror@plt+0x1d34>
  403a74:	mov	w1, #0x73                  	// #115
  403a78:	strb	w1, [x0]
  403a7c:	mov	w3, #0x1                   	// #1
  403a80:	b	403924 <ferror@plt+0x1d34>
  403a84:	mov	w1, #0x70                  	// #112
  403a88:	strb	w1, [x0]
  403a8c:	mov	w3, #0x1                   	// #1
  403a90:	b	403924 <ferror@plt+0x1d34>
  403a94:	tst	x2, #0x40
  403a98:	mov	w5, #0x78                  	// #120
  403a9c:	mov	w4, #0x2d                  	// #45
  403aa0:	csel	w5, w5, w4, ne  // ne = any
  403aa4:	b	403974 <ferror@plt+0x1d84>
  403aa8:	tst	x2, #0x8
  403aac:	mov	w5, #0x78                  	// #120
  403ab0:	mov	w1, #0x2d                  	// #45
  403ab4:	csel	w5, w5, w1, ne  // ne = any
  403ab8:	b	4039d0 <ferror@plt+0x1de0>
  403abc:	tst	x2, #0x1
  403ac0:	mov	w2, #0x78                  	// #120
  403ac4:	mov	w4, #0x2d                  	// #45
  403ac8:	csel	w2, w2, w4, ne  // ne = any
  403acc:	b	403a2c <ferror@plt+0x1e3c>
  403ad0:	stp	x29, x30, [sp, #-80]!
  403ad4:	mov	x29, sp
  403ad8:	stp	x19, x20, [sp, #16]
  403adc:	add	x5, sp, #0x28
  403ae0:	tbz	w0, #1, 403af0 <ferror@plt+0x1f00>
  403ae4:	mov	w2, #0x20                  	// #32
  403ae8:	strb	w2, [sp, #40]
  403aec:	add	x5, sp, #0x29
  403af0:	cmp	x1, #0x3ff
  403af4:	b.ls	403c84 <ferror@plt+0x2094>  // b.plast
  403af8:	mov	x2, #0xfffff               	// #1048575
  403afc:	cmp	x1, x2
  403b00:	b.ls	403b9c <ferror@plt+0x1fac>  // b.plast
  403b04:	mov	x2, #0x3fffffff            	// #1073741823
  403b08:	cmp	x1, x2
  403b0c:	b.ls	403ba4 <ferror@plt+0x1fb4>  // b.plast
  403b10:	mov	x2, #0xffffffffff          	// #1099511627775
  403b14:	cmp	x1, x2
  403b18:	b.ls	403bac <ferror@plt+0x1fbc>  // b.plast
  403b1c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403b20:	cmp	x1, x2
  403b24:	b.ls	403bb4 <ferror@plt+0x1fc4>  // b.plast
  403b28:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403b2c:	cmp	x1, x2
  403b30:	mov	w19, #0x3c                  	// #60
  403b34:	mov	w2, #0x46                  	// #70
  403b38:	csel	w19, w19, w2, ls  // ls = plast
  403b3c:	sub	w4, w19, #0xa
  403b40:	mov	w3, #0x6667                	// #26215
  403b44:	movk	w3, #0x6666, lsl #16
  403b48:	smull	x3, w4, w3
  403b4c:	asr	x3, x3, #34
  403b50:	sub	w3, w3, w4, asr #31
  403b54:	adrp	x2, 404000 <ferror@plt+0x2410>
  403b58:	add	x2, x2, #0xdb8
  403b5c:	ldrsb	w3, [x2, w3, sxtw]
  403b60:	lsr	x20, x1, x4
  403b64:	mov	x2, #0xffffffffffffffff    	// #-1
  403b68:	lsl	x2, x2, x4
  403b6c:	bic	x1, x1, x2
  403b70:	strb	w3, [x5]
  403b74:	and	w2, w0, #0x1
  403b78:	cmp	w3, #0x42
  403b7c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403b80:	b.eq	403c98 <ferror@plt+0x20a8>  // b.none
  403b84:	mov	w2, #0x69                  	// #105
  403b88:	strb	w2, [x5, #1]
  403b8c:	add	x2, x5, #0x3
  403b90:	mov	w3, #0x42                  	// #66
  403b94:	strb	w3, [x5, #2]
  403b98:	b	403c9c <ferror@plt+0x20ac>
  403b9c:	mov	w19, #0x14                  	// #20
  403ba0:	b	403b3c <ferror@plt+0x1f4c>
  403ba4:	mov	w19, #0x1e                  	// #30
  403ba8:	b	403b3c <ferror@plt+0x1f4c>
  403bac:	mov	w19, #0x28                  	// #40
  403bb0:	b	403b3c <ferror@plt+0x1f4c>
  403bb4:	mov	w19, #0x32                  	// #50
  403bb8:	b	403b3c <ferror@plt+0x1f4c>
  403bbc:	sub	w19, w19, #0x14
  403bc0:	lsr	x19, x1, x19
  403bc4:	add	x19, x19, #0x32
  403bc8:	lsr	x19, x19, #2
  403bcc:	mov	x0, #0xf5c3                	// #62915
  403bd0:	movk	x0, #0x5c28, lsl #16
  403bd4:	movk	x0, #0xc28f, lsl #32
  403bd8:	movk	x0, #0x28f5, lsl #48
  403bdc:	umulh	x19, x19, x0
  403be0:	lsr	x19, x19, #2
  403be4:	cmp	x19, #0xa
  403be8:	b.eq	403c38 <ferror@plt+0x2048>  // b.none
  403bec:	cbz	x19, 403c3c <ferror@plt+0x204c>
  403bf0:	bl	4018f0 <localeconv@plt>
  403bf4:	cbz	x0, 403c6c <ferror@plt+0x207c>
  403bf8:	ldr	x4, [x0]
  403bfc:	cbz	x4, 403c78 <ferror@plt+0x2088>
  403c00:	ldrsb	w1, [x4]
  403c04:	adrp	x0, 404000 <ferror@plt+0x2410>
  403c08:	add	x0, x0, #0xdb0
  403c0c:	cmp	w1, #0x0
  403c10:	csel	x4, x0, x4, eq  // eq = none
  403c14:	add	x6, sp, #0x28
  403c18:	mov	x5, x19
  403c1c:	mov	w3, w20
  403c20:	adrp	x2, 404000 <ferror@plt+0x2410>
  403c24:	add	x2, x2, #0xdc0
  403c28:	mov	x1, #0x20                  	// #32
  403c2c:	add	x0, sp, #0x30
  403c30:	bl	4018e0 <snprintf@plt>
  403c34:	b	403c58 <ferror@plt+0x2068>
  403c38:	add	w20, w20, #0x1
  403c3c:	add	x4, sp, #0x28
  403c40:	mov	w3, w20
  403c44:	adrp	x2, 404000 <ferror@plt+0x2410>
  403c48:	add	x2, x2, #0xdd0
  403c4c:	mov	x1, #0x20                  	// #32
  403c50:	add	x0, sp, #0x30
  403c54:	bl	4018e0 <snprintf@plt>
  403c58:	add	x0, sp, #0x30
  403c5c:	bl	4019c0 <strdup@plt>
  403c60:	ldp	x19, x20, [sp, #16]
  403c64:	ldp	x29, x30, [sp], #80
  403c68:	ret
  403c6c:	adrp	x4, 404000 <ferror@plt+0x2410>
  403c70:	add	x4, x4, #0xdb0
  403c74:	b	403c14 <ferror@plt+0x2024>
  403c78:	adrp	x4, 404000 <ferror@plt+0x2410>
  403c7c:	add	x4, x4, #0xdb0
  403c80:	b	403c14 <ferror@plt+0x2024>
  403c84:	mov	w20, w1
  403c88:	mov	w1, #0x42                  	// #66
  403c8c:	strb	w1, [x5]
  403c90:	mov	w19, #0xa                   	// #10
  403c94:	mov	x1, #0x0                   	// #0
  403c98:	add	x2, x5, #0x1
  403c9c:	strb	wzr, [x2]
  403ca0:	cbz	x1, 403c3c <ferror@plt+0x204c>
  403ca4:	tbz	w0, #2, 403bbc <ferror@plt+0x1fcc>
  403ca8:	sub	w19, w19, #0x14
  403cac:	lsr	x19, x1, x19
  403cb0:	add	x19, x19, #0x5
  403cb4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403cb8:	movk	x0, #0xcccd
  403cbc:	umulh	x19, x19, x0
  403cc0:	lsr	x19, x19, #3
  403cc4:	umulh	x0, x19, x0
  403cc8:	lsr	x0, x0, #3
  403ccc:	add	x0, x0, x0, lsl #2
  403cd0:	cmp	x19, x0, lsl #1
  403cd4:	b.ne	403bec <ferror@plt+0x1ffc>  // b.any
  403cd8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403cdc:	movk	x0, #0xcccd
  403ce0:	umulh	x19, x19, x0
  403ce4:	lsr	x19, x19, #3
  403ce8:	b	403bec <ferror@plt+0x1ffc>
  403cec:	cbz	x0, 403dcc <ferror@plt+0x21dc>
  403cf0:	stp	x29, x30, [sp, #-64]!
  403cf4:	mov	x29, sp
  403cf8:	stp	x19, x20, [sp, #16]
  403cfc:	stp	x21, x22, [sp, #32]
  403d00:	stp	x23, x24, [sp, #48]
  403d04:	mov	x19, x0
  403d08:	mov	x24, x1
  403d0c:	mov	x22, x2
  403d10:	mov	x23, x3
  403d14:	ldrsb	w4, [x0]
  403d18:	cbz	w4, 403dd4 <ferror@plt+0x21e4>
  403d1c:	cmp	x1, #0x0
  403d20:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403d24:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403d28:	b.eq	403ddc <ferror@plt+0x21ec>  // b.none
  403d2c:	mov	x21, #0x0                   	// #0
  403d30:	mov	x0, #0x0                   	// #0
  403d34:	b	403d8c <ferror@plt+0x219c>
  403d38:	ldrsb	w1, [x19, #1]
  403d3c:	mov	x20, x19
  403d40:	cbnz	w1, 403d48 <ferror@plt+0x2158>
  403d44:	add	x20, x19, #0x1
  403d48:	cmp	x0, #0x0
  403d4c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403d50:	b.eq	403d84 <ferror@plt+0x2194>  // b.none
  403d54:	cmp	x0, x20
  403d58:	b.cs	403dec <ferror@plt+0x21fc>  // b.hs, b.nlast
  403d5c:	sub	x1, x20, x0
  403d60:	blr	x23
  403d64:	cmn	w0, #0x1
  403d68:	b.eq	403db8 <ferror@plt+0x21c8>  // b.none
  403d6c:	add	x1, x21, #0x1
  403d70:	str	w0, [x24, x21, lsl #2]
  403d74:	ldrsb	w0, [x20]
  403d78:	cbz	w0, 403db0 <ferror@plt+0x21c0>
  403d7c:	mov	x21, x1
  403d80:	mov	x0, #0x0                   	// #0
  403d84:	ldrsb	w4, [x19, #1]!
  403d88:	cbz	w4, 403db4 <ferror@plt+0x21c4>
  403d8c:	cmp	x22, x21
  403d90:	b.ls	403de4 <ferror@plt+0x21f4>  // b.plast
  403d94:	cmp	x0, #0x0
  403d98:	csel	x0, x0, x19, ne  // ne = any
  403d9c:	cmp	w4, #0x2c
  403da0:	b.eq	403d38 <ferror@plt+0x2148>  // b.none
  403da4:	ldrsb	w1, [x19, #1]
  403da8:	cbz	w1, 403d44 <ferror@plt+0x2154>
  403dac:	b	403d84 <ferror@plt+0x2194>
  403db0:	mov	x21, x1
  403db4:	mov	w0, w21
  403db8:	ldp	x19, x20, [sp, #16]
  403dbc:	ldp	x21, x22, [sp, #32]
  403dc0:	ldp	x23, x24, [sp, #48]
  403dc4:	ldp	x29, x30, [sp], #64
  403dc8:	ret
  403dcc:	mov	w0, #0xffffffff            	// #-1
  403dd0:	ret
  403dd4:	mov	w0, #0xffffffff            	// #-1
  403dd8:	b	403db8 <ferror@plt+0x21c8>
  403ddc:	mov	w0, #0xffffffff            	// #-1
  403de0:	b	403db8 <ferror@plt+0x21c8>
  403de4:	mov	w0, #0xfffffffe            	// #-2
  403de8:	b	403db8 <ferror@plt+0x21c8>
  403dec:	mov	w0, #0xffffffff            	// #-1
  403df0:	b	403db8 <ferror@plt+0x21c8>
  403df4:	cbz	x0, 403e6c <ferror@plt+0x227c>
  403df8:	stp	x29, x30, [sp, #-32]!
  403dfc:	mov	x29, sp
  403e00:	str	x19, [sp, #16]
  403e04:	mov	x19, x3
  403e08:	mov	x3, x4
  403e0c:	ldrsb	w4, [x0]
  403e10:	cmp	x19, #0x0
  403e14:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403e18:	b.eq	403e74 <ferror@plt+0x2284>  // b.none
  403e1c:	ldr	x5, [x19]
  403e20:	cmp	x5, x2
  403e24:	b.hi	403e7c <ferror@plt+0x228c>  // b.pmore
  403e28:	cmp	w4, #0x2b
  403e2c:	b.eq	403e64 <ferror@plt+0x2274>  // b.none
  403e30:	str	xzr, [x19]
  403e34:	ldr	x4, [x19]
  403e38:	sub	x2, x2, x4
  403e3c:	add	x1, x1, x4, lsl #2
  403e40:	bl	403cec <ferror@plt+0x20fc>
  403e44:	cmp	w0, #0x0
  403e48:	b.le	403e58 <ferror@plt+0x2268>
  403e4c:	ldr	x1, [x19]
  403e50:	add	x1, x1, w0, sxtw
  403e54:	str	x1, [x19]
  403e58:	ldr	x19, [sp, #16]
  403e5c:	ldp	x29, x30, [sp], #32
  403e60:	ret
  403e64:	add	x0, x0, #0x1
  403e68:	b	403e34 <ferror@plt+0x2244>
  403e6c:	mov	w0, #0xffffffff            	// #-1
  403e70:	ret
  403e74:	mov	w0, #0xffffffff            	// #-1
  403e78:	b	403e58 <ferror@plt+0x2268>
  403e7c:	mov	w0, #0xffffffff            	// #-1
  403e80:	b	403e58 <ferror@plt+0x2268>
  403e84:	cmp	x2, #0x0
  403e88:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403e8c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403e90:	b.eq	403f6c <ferror@plt+0x237c>  // b.none
  403e94:	stp	x29, x30, [sp, #-64]!
  403e98:	mov	x29, sp
  403e9c:	stp	x19, x20, [sp, #16]
  403ea0:	stp	x21, x22, [sp, #32]
  403ea4:	str	x23, [sp, #48]
  403ea8:	mov	x19, x0
  403eac:	mov	x21, x1
  403eb0:	mov	x22, x2
  403eb4:	mov	x0, #0x0                   	// #0
  403eb8:	mov	w23, #0x1                   	// #1
  403ebc:	b	403f30 <ferror@plt+0x2340>
  403ec0:	ldrsb	w1, [x19, #1]
  403ec4:	mov	x20, x19
  403ec8:	cbnz	w1, 403ed0 <ferror@plt+0x22e0>
  403ecc:	add	x20, x19, #0x1
  403ed0:	cmp	x0, #0x0
  403ed4:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403ed8:	b.eq	403f2c <ferror@plt+0x233c>  // b.none
  403edc:	cmp	x0, x20
  403ee0:	b.cs	403f74 <ferror@plt+0x2384>  // b.hs, b.nlast
  403ee4:	sub	x1, x20, x0
  403ee8:	blr	x22
  403eec:	tbnz	w0, #31, 403f58 <ferror@plt+0x2368>
  403ef0:	add	w1, w0, #0x7
  403ef4:	cmp	w0, #0x0
  403ef8:	csel	w1, w1, w0, lt  // lt = tstop
  403efc:	asr	w1, w1, #3
  403f00:	negs	w3, w0
  403f04:	and	w0, w0, #0x7
  403f08:	and	w3, w3, #0x7
  403f0c:	csneg	w0, w0, w3, mi  // mi = first
  403f10:	lsl	w3, w23, w0
  403f14:	ldrb	w0, [x21, w1, sxtw]
  403f18:	orr	w3, w3, w0
  403f1c:	strb	w3, [x21, w1, sxtw]
  403f20:	ldrsb	w0, [x20]
  403f24:	cbz	w0, 403f7c <ferror@plt+0x238c>
  403f28:	mov	x0, #0x0                   	// #0
  403f2c:	add	x19, x19, #0x1
  403f30:	ldrsb	w1, [x19]
  403f34:	cbz	w1, 403f54 <ferror@plt+0x2364>
  403f38:	cmp	x0, #0x0
  403f3c:	csel	x0, x0, x19, ne  // ne = any
  403f40:	cmp	w1, #0x2c
  403f44:	b.eq	403ec0 <ferror@plt+0x22d0>  // b.none
  403f48:	ldrsb	w1, [x19, #1]
  403f4c:	cbz	w1, 403ecc <ferror@plt+0x22dc>
  403f50:	b	403f2c <ferror@plt+0x233c>
  403f54:	mov	w0, #0x0                   	// #0
  403f58:	ldp	x19, x20, [sp, #16]
  403f5c:	ldp	x21, x22, [sp, #32]
  403f60:	ldr	x23, [sp, #48]
  403f64:	ldp	x29, x30, [sp], #64
  403f68:	ret
  403f6c:	mov	w0, #0xffffffea            	// #-22
  403f70:	ret
  403f74:	mov	w0, #0xffffffff            	// #-1
  403f78:	b	403f58 <ferror@plt+0x2368>
  403f7c:	mov	w0, #0x0                   	// #0
  403f80:	b	403f58 <ferror@plt+0x2368>
  403f84:	cmp	x2, #0x0
  403f88:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403f8c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403f90:	b.eq	40403c <ferror@plt+0x244c>  // b.none
  403f94:	stp	x29, x30, [sp, #-48]!
  403f98:	mov	x29, sp
  403f9c:	stp	x19, x20, [sp, #16]
  403fa0:	stp	x21, x22, [sp, #32]
  403fa4:	mov	x19, x0
  403fa8:	mov	x21, x1
  403fac:	mov	x22, x2
  403fb0:	mov	x0, #0x0                   	// #0
  403fb4:	b	404004 <ferror@plt+0x2414>
  403fb8:	ldrsb	w1, [x19, #1]
  403fbc:	mov	x20, x19
  403fc0:	cbnz	w1, 403fc8 <ferror@plt+0x23d8>
  403fc4:	add	x20, x19, #0x1
  403fc8:	cmp	x0, #0x0
  403fcc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403fd0:	b.eq	404000 <ferror@plt+0x2410>  // b.none
  403fd4:	cmp	x0, x20
  403fd8:	b.cs	404044 <ferror@plt+0x2454>  // b.hs, b.nlast
  403fdc:	sub	x1, x20, x0
  403fe0:	blr	x22
  403fe4:	tbnz	x0, #63, 40402c <ferror@plt+0x243c>
  403fe8:	ldr	x3, [x21]
  403fec:	orr	x0, x3, x0
  403ff0:	str	x0, [x21]
  403ff4:	ldrsb	w0, [x20]
  403ff8:	cbz	w0, 40404c <ferror@plt+0x245c>
  403ffc:	mov	x0, #0x0                   	// #0
  404000:	add	x19, x19, #0x1
  404004:	ldrsb	w3, [x19]
  404008:	cbz	w3, 404028 <ferror@plt+0x2438>
  40400c:	cmp	x0, #0x0
  404010:	csel	x0, x0, x19, ne  // ne = any
  404014:	cmp	w3, #0x2c
  404018:	b.eq	403fb8 <ferror@plt+0x23c8>  // b.none
  40401c:	ldrsb	w1, [x19, #1]
  404020:	cbz	w1, 403fc4 <ferror@plt+0x23d4>
  404024:	b	404000 <ferror@plt+0x2410>
  404028:	mov	w0, #0x0                   	// #0
  40402c:	ldp	x19, x20, [sp, #16]
  404030:	ldp	x21, x22, [sp, #32]
  404034:	ldp	x29, x30, [sp], #48
  404038:	ret
  40403c:	mov	w0, #0xffffffea            	// #-22
  404040:	ret
  404044:	mov	w0, #0xffffffff            	// #-1
  404048:	b	40402c <ferror@plt+0x243c>
  40404c:	mov	w0, #0x0                   	// #0
  404050:	b	40402c <ferror@plt+0x243c>
  404054:	stp	x29, x30, [sp, #-80]!
  404058:	mov	x29, sp
  40405c:	str	xzr, [sp, #72]
  404060:	cbz	x0, 4041ac <ferror@plt+0x25bc>
  404064:	stp	x19, x20, [sp, #16]
  404068:	stp	x21, x22, [sp, #32]
  40406c:	str	x23, [sp, #48]
  404070:	mov	x19, x0
  404074:	mov	x23, x1
  404078:	mov	x20, x2
  40407c:	mov	w21, w3
  404080:	str	w3, [x1]
  404084:	str	w3, [x2]
  404088:	bl	401ba0 <__errno_location@plt>
  40408c:	mov	x22, x0
  404090:	str	wzr, [x0]
  404094:	ldrsb	w0, [x19]
  404098:	cmp	w0, #0x3a
  40409c:	b.eq	4040f8 <ferror@plt+0x2508>  // b.none
  4040a0:	mov	w2, #0xa                   	// #10
  4040a4:	add	x1, sp, #0x48
  4040a8:	mov	x0, x19
  4040ac:	bl	401a80 <strtol@plt>
  4040b0:	str	w0, [x23]
  4040b4:	str	w0, [x20]
  4040b8:	ldr	w0, [x22]
  4040bc:	cbnz	w0, 4041dc <ferror@plt+0x25ec>
  4040c0:	ldr	x1, [sp, #72]
  4040c4:	cmp	x1, #0x0
  4040c8:	ccmp	x1, x19, #0x4, ne  // ne = any
  4040cc:	b.eq	4041f0 <ferror@plt+0x2600>  // b.none
  4040d0:	ldrsb	w2, [x1]
  4040d4:	cmp	w2, #0x3a
  4040d8:	b.eq	404140 <ferror@plt+0x2550>  // b.none
  4040dc:	cmp	w2, #0x2d
  4040e0:	b.eq	40415c <ferror@plt+0x256c>  // b.none
  4040e4:	ldp	x19, x20, [sp, #16]
  4040e8:	ldp	x21, x22, [sp, #32]
  4040ec:	ldr	x23, [sp, #48]
  4040f0:	ldp	x29, x30, [sp], #80
  4040f4:	ret
  4040f8:	add	x19, x19, #0x1
  4040fc:	mov	w2, #0xa                   	// #10
  404100:	add	x1, sp, #0x48
  404104:	mov	x0, x19
  404108:	bl	401a80 <strtol@plt>
  40410c:	str	w0, [x20]
  404110:	ldr	w0, [x22]
  404114:	cbnz	w0, 4041b4 <ferror@plt+0x25c4>
  404118:	ldr	x0, [sp, #72]
  40411c:	cbz	x0, 4041c8 <ferror@plt+0x25d8>
  404120:	ldrsb	w1, [x0]
  404124:	cmp	w1, #0x0
  404128:	ccmp	x0, x19, #0x4, eq  // eq = none
  40412c:	csetm	w0, eq  // eq = none
  404130:	ldp	x19, x20, [sp, #16]
  404134:	ldp	x21, x22, [sp, #32]
  404138:	ldr	x23, [sp, #48]
  40413c:	b	4040f0 <ferror@plt+0x2500>
  404140:	ldrsb	w2, [x1, #1]
  404144:	cbnz	w2, 40415c <ferror@plt+0x256c>
  404148:	str	w21, [x20]
  40414c:	ldp	x19, x20, [sp, #16]
  404150:	ldp	x21, x22, [sp, #32]
  404154:	ldr	x23, [sp, #48]
  404158:	b	4040f0 <ferror@plt+0x2500>
  40415c:	add	x19, x1, #0x1
  404160:	str	xzr, [sp, #72]
  404164:	str	wzr, [x22]
  404168:	mov	w2, #0xa                   	// #10
  40416c:	add	x1, sp, #0x48
  404170:	mov	x0, x19
  404174:	bl	401a80 <strtol@plt>
  404178:	str	w0, [x20]
  40417c:	ldr	w0, [x22]
  404180:	cbnz	w0, 404204 <ferror@plt+0x2614>
  404184:	ldr	x0, [sp, #72]
  404188:	cbz	x0, 404218 <ferror@plt+0x2628>
  40418c:	ldrsb	w1, [x0]
  404190:	cmp	w1, #0x0
  404194:	ccmp	x0, x19, #0x4, eq  // eq = none
  404198:	csetm	w0, eq  // eq = none
  40419c:	ldp	x19, x20, [sp, #16]
  4041a0:	ldp	x21, x22, [sp, #32]
  4041a4:	ldr	x23, [sp, #48]
  4041a8:	b	4040f0 <ferror@plt+0x2500>
  4041ac:	mov	w0, #0x0                   	// #0
  4041b0:	b	4040f0 <ferror@plt+0x2500>
  4041b4:	mov	w0, #0xffffffff            	// #-1
  4041b8:	ldp	x19, x20, [sp, #16]
  4041bc:	ldp	x21, x22, [sp, #32]
  4041c0:	ldr	x23, [sp, #48]
  4041c4:	b	4040f0 <ferror@plt+0x2500>
  4041c8:	mov	w0, #0xffffffff            	// #-1
  4041cc:	ldp	x19, x20, [sp, #16]
  4041d0:	ldp	x21, x22, [sp, #32]
  4041d4:	ldr	x23, [sp, #48]
  4041d8:	b	4040f0 <ferror@plt+0x2500>
  4041dc:	mov	w0, #0xffffffff            	// #-1
  4041e0:	ldp	x19, x20, [sp, #16]
  4041e4:	ldp	x21, x22, [sp, #32]
  4041e8:	ldr	x23, [sp, #48]
  4041ec:	b	4040f0 <ferror@plt+0x2500>
  4041f0:	mov	w0, #0xffffffff            	// #-1
  4041f4:	ldp	x19, x20, [sp, #16]
  4041f8:	ldp	x21, x22, [sp, #32]
  4041fc:	ldr	x23, [sp, #48]
  404200:	b	4040f0 <ferror@plt+0x2500>
  404204:	mov	w0, #0xffffffff            	// #-1
  404208:	ldp	x19, x20, [sp, #16]
  40420c:	ldp	x21, x22, [sp, #32]
  404210:	ldr	x23, [sp, #48]
  404214:	b	4040f0 <ferror@plt+0x2500>
  404218:	mov	w0, #0xffffffff            	// #-1
  40421c:	ldp	x19, x20, [sp, #16]
  404220:	ldp	x21, x22, [sp, #32]
  404224:	ldr	x23, [sp, #48]
  404228:	b	4040f0 <ferror@plt+0x2500>
  40422c:	cmp	x0, #0x0
  404230:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404234:	b.eq	4042fc <ferror@plt+0x270c>  // b.none
  404238:	stp	x29, x30, [sp, #-80]!
  40423c:	mov	x29, sp
  404240:	stp	x19, x20, [sp, #16]
  404244:	stp	x21, x22, [sp, #32]
  404248:	stp	x23, x24, [sp, #48]
  40424c:	mov	x20, x1
  404250:	add	x24, sp, #0x40
  404254:	add	x23, sp, #0x48
  404258:	b	404288 <ferror@plt+0x2698>
  40425c:	cmp	x19, #0x0
  404260:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404264:	ccmp	x21, x22, #0x0, ne  // ne = any
  404268:	b.ne	4042e4 <ferror@plt+0x26f4>  // b.any
  40426c:	mov	x2, x21
  404270:	mov	x1, x20
  404274:	mov	x0, x19
  404278:	bl	401940 <strncmp@plt>
  40427c:	cbnz	w0, 4042e4 <ferror@plt+0x26f4>
  404280:	add	x0, x19, x21
  404284:	add	x20, x20, x22
  404288:	mov	x1, x24
  40428c:	bl	4029cc <ferror@plt+0xddc>
  404290:	mov	x19, x0
  404294:	mov	x1, x23
  404298:	mov	x0, x20
  40429c:	bl	4029cc <ferror@plt+0xddc>
  4042a0:	mov	x20, x0
  4042a4:	ldr	x21, [sp, #64]
  4042a8:	ldr	x22, [sp, #72]
  4042ac:	adds	x0, x21, x22
  4042b0:	b.eq	4042dc <ferror@plt+0x26ec>  // b.none
  4042b4:	cmp	x0, #0x1
  4042b8:	b.ne	40425c <ferror@plt+0x266c>  // b.any
  4042bc:	cbz	x19, 4042cc <ferror@plt+0x26dc>
  4042c0:	ldrsb	w0, [x19]
  4042c4:	cmp	w0, #0x2f
  4042c8:	b.eq	4042dc <ferror@plt+0x26ec>  // b.none
  4042cc:	cbz	x20, 4042e4 <ferror@plt+0x26f4>
  4042d0:	ldrsb	w0, [x20]
  4042d4:	cmp	w0, #0x2f
  4042d8:	b.ne	40425c <ferror@plt+0x266c>  // b.any
  4042dc:	mov	w0, #0x1                   	// #1
  4042e0:	b	4042e8 <ferror@plt+0x26f8>
  4042e4:	mov	w0, #0x0                   	// #0
  4042e8:	ldp	x19, x20, [sp, #16]
  4042ec:	ldp	x21, x22, [sp, #32]
  4042f0:	ldp	x23, x24, [sp, #48]
  4042f4:	ldp	x29, x30, [sp], #80
  4042f8:	ret
  4042fc:	mov	w0, #0x0                   	// #0
  404300:	ret
  404304:	stp	x29, x30, [sp, #-64]!
  404308:	mov	x29, sp
  40430c:	stp	x19, x20, [sp, #16]
  404310:	mov	x19, x0
  404314:	orr	x0, x0, x1
  404318:	cbz	x0, 40439c <ferror@plt+0x27ac>
  40431c:	stp	x21, x22, [sp, #32]
  404320:	mov	x21, x1
  404324:	mov	x22, x2
  404328:	cbz	x19, 4043b0 <ferror@plt+0x27c0>
  40432c:	cbz	x1, 4043c8 <ferror@plt+0x27d8>
  404330:	stp	x23, x24, [sp, #48]
  404334:	mov	x0, x19
  404338:	bl	401810 <strlen@plt>
  40433c:	mov	x23, x0
  404340:	mvn	x0, x0
  404344:	mov	x20, #0x0                   	// #0
  404348:	cmp	x0, x22
  40434c:	b.cc	4043dc <ferror@plt+0x27ec>  // b.lo, b.ul, b.last
  404350:	add	x24, x23, x22
  404354:	add	x0, x24, #0x1
  404358:	bl	401910 <malloc@plt>
  40435c:	mov	x20, x0
  404360:	cbz	x0, 4043e8 <ferror@plt+0x27f8>
  404364:	mov	x2, x23
  404368:	mov	x1, x19
  40436c:	bl	4017d0 <memcpy@plt>
  404370:	mov	x2, x22
  404374:	mov	x1, x21
  404378:	add	x0, x20, x23
  40437c:	bl	4017d0 <memcpy@plt>
  404380:	strb	wzr, [x20, x24]
  404384:	ldp	x21, x22, [sp, #32]
  404388:	ldp	x23, x24, [sp, #48]
  40438c:	mov	x0, x20
  404390:	ldp	x19, x20, [sp, #16]
  404394:	ldp	x29, x30, [sp], #64
  404398:	ret
  40439c:	adrp	x0, 404000 <ferror@plt+0x2410>
  4043a0:	add	x0, x0, #0x850
  4043a4:	bl	4019c0 <strdup@plt>
  4043a8:	mov	x20, x0
  4043ac:	b	40438c <ferror@plt+0x279c>
  4043b0:	mov	x1, x2
  4043b4:	mov	x0, x21
  4043b8:	bl	401ad0 <strndup@plt>
  4043bc:	mov	x20, x0
  4043c0:	ldp	x21, x22, [sp, #32]
  4043c4:	b	40438c <ferror@plt+0x279c>
  4043c8:	mov	x0, x19
  4043cc:	bl	4019c0 <strdup@plt>
  4043d0:	mov	x20, x0
  4043d4:	ldp	x21, x22, [sp, #32]
  4043d8:	b	40438c <ferror@plt+0x279c>
  4043dc:	ldp	x21, x22, [sp, #32]
  4043e0:	ldp	x23, x24, [sp, #48]
  4043e4:	b	40438c <ferror@plt+0x279c>
  4043e8:	ldp	x21, x22, [sp, #32]
  4043ec:	ldp	x23, x24, [sp, #48]
  4043f0:	b	40438c <ferror@plt+0x279c>
  4043f4:	stp	x29, x30, [sp, #-32]!
  4043f8:	mov	x29, sp
  4043fc:	stp	x19, x20, [sp, #16]
  404400:	mov	x20, x0
  404404:	mov	x19, x1
  404408:	mov	x2, #0x0                   	// #0
  40440c:	cbz	x1, 40441c <ferror@plt+0x282c>
  404410:	mov	x0, x1
  404414:	bl	401810 <strlen@plt>
  404418:	mov	x2, x0
  40441c:	mov	x1, x19
  404420:	mov	x0, x20
  404424:	bl	404304 <ferror@plt+0x2714>
  404428:	ldp	x19, x20, [sp, #16]
  40442c:	ldp	x29, x30, [sp], #32
  404430:	ret
  404434:	stp	x29, x30, [sp, #-288]!
  404438:	mov	x29, sp
  40443c:	str	x19, [sp, #16]
  404440:	mov	x19, x0
  404444:	str	x2, [sp, #240]
  404448:	str	x3, [sp, #248]
  40444c:	str	x4, [sp, #256]
  404450:	str	x5, [sp, #264]
  404454:	str	x6, [sp, #272]
  404458:	str	x7, [sp, #280]
  40445c:	str	q0, [sp, #112]
  404460:	str	q1, [sp, #128]
  404464:	str	q2, [sp, #144]
  404468:	str	q3, [sp, #160]
  40446c:	str	q4, [sp, #176]
  404470:	str	q5, [sp, #192]
  404474:	str	q6, [sp, #208]
  404478:	str	q7, [sp, #224]
  40447c:	add	x0, sp, #0x120
  404480:	str	x0, [sp, #80]
  404484:	str	x0, [sp, #88]
  404488:	add	x0, sp, #0xf0
  40448c:	str	x0, [sp, #96]
  404490:	mov	w0, #0xffffffd0            	// #-48
  404494:	str	w0, [sp, #104]
  404498:	mov	w0, #0xffffff80            	// #-128
  40449c:	str	w0, [sp, #108]
  4044a0:	ldp	x2, x3, [sp, #80]
  4044a4:	stp	x2, x3, [sp, #32]
  4044a8:	ldp	x2, x3, [sp, #96]
  4044ac:	stp	x2, x3, [sp, #48]
  4044b0:	add	x2, sp, #0x20
  4044b4:	add	x0, sp, #0x48
  4044b8:	bl	401ac0 <vasprintf@plt>
  4044bc:	tbnz	w0, #31, 4044ec <ferror@plt+0x28fc>
  4044c0:	sxtw	x2, w0
  4044c4:	ldr	x1, [sp, #72]
  4044c8:	mov	x0, x19
  4044cc:	bl	404304 <ferror@plt+0x2714>
  4044d0:	mov	x19, x0
  4044d4:	ldr	x0, [sp, #72]
  4044d8:	bl	401a90 <free@plt>
  4044dc:	mov	x0, x19
  4044e0:	ldr	x19, [sp, #16]
  4044e4:	ldp	x29, x30, [sp], #288
  4044e8:	ret
  4044ec:	mov	x19, #0x0                   	// #0
  4044f0:	b	4044dc <ferror@plt+0x28ec>
  4044f4:	stp	x29, x30, [sp, #-80]!
  4044f8:	mov	x29, sp
  4044fc:	stp	x19, x20, [sp, #16]
  404500:	stp	x21, x22, [sp, #32]
  404504:	mov	x19, x0
  404508:	ldr	x21, [x0]
  40450c:	ldrsb	w0, [x21]
  404510:	cbz	w0, 404644 <ferror@plt+0x2a54>
  404514:	stp	x23, x24, [sp, #48]
  404518:	mov	x24, x1
  40451c:	mov	x22, x2
  404520:	mov	w23, w3
  404524:	mov	x1, x2
  404528:	mov	x0, x21
  40452c:	bl	401ae0 <strspn@plt>
  404530:	add	x20, x21, x0
  404534:	ldrsb	w21, [x21, x0]
  404538:	cbz	w21, 4045b0 <ferror@plt+0x29c0>
  40453c:	cbz	w23, 404614 <ferror@plt+0x2a24>
  404540:	mov	w1, w21
  404544:	adrp	x0, 404000 <ferror@plt+0x2410>
  404548:	add	x0, x0, #0xdd8
  40454c:	bl	401af0 <strchr@plt>
  404550:	cbz	x0, 4045d0 <ferror@plt+0x29e0>
  404554:	strb	w21, [sp, #72]
  404558:	strb	wzr, [sp, #73]
  40455c:	add	x23, x20, #0x1
  404560:	add	x1, sp, #0x48
  404564:	mov	x0, x23
  404568:	bl	402a40 <ferror@plt+0xe50>
  40456c:	str	x0, [x24]
  404570:	add	x1, x20, x0
  404574:	ldrsb	w1, [x1, #1]
  404578:	cmp	w1, #0x0
  40457c:	ccmp	w21, w1, #0x0, ne  // ne = any
  404580:	b.ne	4045c0 <ferror@plt+0x29d0>  // b.any
  404584:	add	x0, x0, #0x2
  404588:	add	x21, x20, x0
  40458c:	ldrsb	w1, [x20, x0]
  404590:	cbz	w1, 4045a0 <ferror@plt+0x29b0>
  404594:	mov	x0, x22
  404598:	bl	401af0 <strchr@plt>
  40459c:	cbz	x0, 4045c0 <ferror@plt+0x29d0>
  4045a0:	str	x21, [x19]
  4045a4:	mov	x20, x23
  4045a8:	ldp	x23, x24, [sp, #48]
  4045ac:	b	404630 <ferror@plt+0x2a40>
  4045b0:	str	x20, [x19]
  4045b4:	mov	x20, #0x0                   	// #0
  4045b8:	ldp	x23, x24, [sp, #48]
  4045bc:	b	404630 <ferror@plt+0x2a40>
  4045c0:	str	x20, [x19]
  4045c4:	mov	x20, #0x0                   	// #0
  4045c8:	ldp	x23, x24, [sp, #48]
  4045cc:	b	404630 <ferror@plt+0x2a40>
  4045d0:	mov	x1, x22
  4045d4:	mov	x0, x20
  4045d8:	bl	402a40 <ferror@plt+0xe50>
  4045dc:	str	x0, [x24]
  4045e0:	add	x21, x20, x0
  4045e4:	ldrsb	w1, [x20, x0]
  4045e8:	cbz	w1, 4045f8 <ferror@plt+0x2a08>
  4045ec:	mov	x0, x22
  4045f0:	bl	401af0 <strchr@plt>
  4045f4:	cbz	x0, 404604 <ferror@plt+0x2a14>
  4045f8:	str	x21, [x19]
  4045fc:	ldp	x23, x24, [sp, #48]
  404600:	b	404630 <ferror@plt+0x2a40>
  404604:	str	x20, [x19]
  404608:	mov	x20, x0
  40460c:	ldp	x23, x24, [sp, #48]
  404610:	b	404630 <ferror@plt+0x2a40>
  404614:	mov	x1, x22
  404618:	mov	x0, x20
  40461c:	bl	401b70 <strcspn@plt>
  404620:	str	x0, [x24]
  404624:	add	x0, x20, x0
  404628:	str	x0, [x19]
  40462c:	ldp	x23, x24, [sp, #48]
  404630:	mov	x0, x20
  404634:	ldp	x19, x20, [sp, #16]
  404638:	ldp	x21, x22, [sp, #32]
  40463c:	ldp	x29, x30, [sp], #80
  404640:	ret
  404644:	mov	x20, #0x0                   	// #0
  404648:	b	404630 <ferror@plt+0x2a40>
  40464c:	stp	x29, x30, [sp, #-32]!
  404650:	mov	x29, sp
  404654:	str	x19, [sp, #16]
  404658:	mov	x19, x0
  40465c:	mov	x0, x19
  404660:	bl	401970 <fgetc@plt>
  404664:	cmn	w0, #0x1
  404668:	b.eq	40467c <ferror@plt+0x2a8c>  // b.none
  40466c:	cmp	w0, #0xa
  404670:	b.ne	40465c <ferror@plt+0x2a6c>  // b.any
  404674:	mov	w0, #0x0                   	// #0
  404678:	b	404680 <ferror@plt+0x2a90>
  40467c:	mov	w0, #0x1                   	// #1
  404680:	ldr	x19, [sp, #16]
  404684:	ldp	x29, x30, [sp], #32
  404688:	ret
  40468c:	nop
  404690:	stp	x29, x30, [sp, #-64]!
  404694:	mov	x29, sp
  404698:	stp	x19, x20, [sp, #16]
  40469c:	adrp	x20, 415000 <ferror@plt+0x13410>
  4046a0:	add	x20, x20, #0xde0
  4046a4:	stp	x21, x22, [sp, #32]
  4046a8:	adrp	x21, 415000 <ferror@plt+0x13410>
  4046ac:	add	x21, x21, #0xdd8
  4046b0:	sub	x20, x20, x21
  4046b4:	mov	w22, w0
  4046b8:	stp	x23, x24, [sp, #48]
  4046bc:	mov	x23, x1
  4046c0:	mov	x24, x2
  4046c4:	bl	401798 <memcpy@plt-0x38>
  4046c8:	cmp	xzr, x20, asr #3
  4046cc:	b.eq	4046f8 <ferror@plt+0x2b08>  // b.none
  4046d0:	asr	x20, x20, #3
  4046d4:	mov	x19, #0x0                   	// #0
  4046d8:	ldr	x3, [x21, x19, lsl #3]
  4046dc:	mov	x2, x24
  4046e0:	add	x19, x19, #0x1
  4046e4:	mov	x1, x23
  4046e8:	mov	w0, w22
  4046ec:	blr	x3
  4046f0:	cmp	x20, x19
  4046f4:	b.ne	4046d8 <ferror@plt+0x2ae8>  // b.any
  4046f8:	ldp	x19, x20, [sp, #16]
  4046fc:	ldp	x21, x22, [sp, #32]
  404700:	ldp	x23, x24, [sp, #48]
  404704:	ldp	x29, x30, [sp], #64
  404708:	ret
  40470c:	nop
  404710:	ret
  404714:	nop
  404718:	adrp	x2, 416000 <ferror@plt+0x14410>
  40471c:	mov	x1, #0x0                   	// #0
  404720:	ldr	x2, [x2, #544]
  404724:	b	4018b0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404728 <.fini>:
  404728:	stp	x29, x30, [sp, #-16]!
  40472c:	mov	x29, sp
  404730:	ldp	x29, x30, [sp], #16
  404734:	ret
