<?xml version="1.0" ?>
<mapping>
	<map>
		<framework name="input" out_port_id="0"/>
		<IR id="1" name="Mul_/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Conv2d_1a_7x7/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="2" name="InceptionV1/InceptionV1/Conv2d_1a_7x7/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Conv2d_1a_7x7/Relu" out_port_id="0"/>
		<IR id="3" name="InceptionV1/InceptionV1/Conv2d_1a_7x7/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/MaxPool_2a_3x3/MaxPool" out_port_id="0"/>
		<IR id="4" name="InceptionV1/InceptionV1/MaxPool_2a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Conv2d_2b_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="5" name="InceptionV1/InceptionV1/Conv2d_2b_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Conv2d_2b_1x1/Relu" out_port_id="0"/>
		<IR id="6" name="InceptionV1/InceptionV1/Conv2d_2b_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Conv2d_2c_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="7" name="InceptionV1/InceptionV1/Conv2d_2c_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Conv2d_2c_3x3/Relu" out_port_id="0"/>
		<IR id="8" name="InceptionV1/InceptionV1/Conv2d_2c_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/MaxPool_3a_3x3/MaxPool" out_port_id="0"/>
		<IR id="9" name="InceptionV1/InceptionV1/MaxPool_3a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_0/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="10" name="InceptionV1/InceptionV1/Mixed_3b/Branch_0/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="11" name="InceptionV1/InceptionV1/Mixed_3b/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_1/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="12" name="InceptionV1/InceptionV1/Mixed_3b/Branch_1/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="13" name="InceptionV1/InceptionV1/Mixed_3b/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_1/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="14" name="InceptionV1/InceptionV1/Mixed_3b/Branch_1/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="15" name="InceptionV1/InceptionV1/Mixed_3b/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_2/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="16" name="InceptionV1/InceptionV1/Mixed_3b/Branch_2/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="17" name="InceptionV1/InceptionV1/Mixed_3b/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_2/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="18" name="InceptionV1/InceptionV1/Mixed_3b/Branch_2/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="19" name="InceptionV1/InceptionV1/Mixed_3b/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="0"/>
		<IR id="20" name="InceptionV1/InceptionV1/Mixed_3b/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_3/Conv2d_0b_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="21" name="InceptionV1/InceptionV1/Mixed_3b/Branch_3/Conv2d_0b_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="0"/>
		<IR id="22" name="InceptionV1/InceptionV1/Mixed_3b/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3b/concat" out_port_id="0"/>
		<IR id="23" name="InceptionV1/InceptionV1/Mixed_3b/concat" out_port_id="4"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_0/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="24" name="InceptionV1/InceptionV1/Mixed_3c/Branch_0/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="25" name="InceptionV1/InceptionV1/Mixed_3c/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_1/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="26" name="InceptionV1/InceptionV1/Mixed_3c/Branch_1/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="27" name="InceptionV1/InceptionV1/Mixed_3c/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_1/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="28" name="InceptionV1/InceptionV1/Mixed_3c/Branch_1/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="29" name="InceptionV1/InceptionV1/Mixed_3c/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_2/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="30" name="InceptionV1/InceptionV1/Mixed_3c/Branch_2/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="31" name="InceptionV1/InceptionV1/Mixed_3c/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_2/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="32" name="InceptionV1/InceptionV1/Mixed_3c/Branch_2/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="33" name="InceptionV1/InceptionV1/Mixed_3c/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="0"/>
		<IR id="34" name="InceptionV1/InceptionV1/Mixed_3c/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_3/Conv2d_0b_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="35" name="InceptionV1/InceptionV1/Mixed_3c/Branch_3/Conv2d_0b_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="0"/>
		<IR id="36" name="InceptionV1/InceptionV1/Mixed_3c/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_3c/concat" out_port_id="0"/>
		<IR id="37" name="InceptionV1/InceptionV1/Mixed_3c/concat" out_port_id="4"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/MaxPool_4a_3x3/MaxPool" out_port_id="0"/>
		<IR id="38" name="InceptionV1/InceptionV1/MaxPool_4a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_0/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="39" name="InceptionV1/InceptionV1/Mixed_4b/Branch_0/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="40" name="InceptionV1/InceptionV1/Mixed_4b/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_1/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="41" name="InceptionV1/InceptionV1/Mixed_4b/Branch_1/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="42" name="InceptionV1/InceptionV1/Mixed_4b/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_1/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="43" name="InceptionV1/InceptionV1/Mixed_4b/Branch_1/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="44" name="InceptionV1/InceptionV1/Mixed_4b/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_2/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="45" name="InceptionV1/InceptionV1/Mixed_4b/Branch_2/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="46" name="InceptionV1/InceptionV1/Mixed_4b/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_2/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="47" name="InceptionV1/InceptionV1/Mixed_4b/Branch_2/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="48" name="InceptionV1/InceptionV1/Mixed_4b/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="0"/>
		<IR id="49" name="InceptionV1/InceptionV1/Mixed_4b/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_3/Conv2d_0b_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="50" name="InceptionV1/InceptionV1/Mixed_4b/Branch_3/Conv2d_0b_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="0"/>
		<IR id="51" name="InceptionV1/InceptionV1/Mixed_4b/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4b/concat" out_port_id="0"/>
		<IR id="52" name="InceptionV1/InceptionV1/Mixed_4b/concat" out_port_id="4"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_0/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="53" name="InceptionV1/InceptionV1/Mixed_4c/Branch_0/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="54" name="InceptionV1/InceptionV1/Mixed_4c/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_1/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="55" name="InceptionV1/InceptionV1/Mixed_4c/Branch_1/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="56" name="InceptionV1/InceptionV1/Mixed_4c/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_1/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="57" name="InceptionV1/InceptionV1/Mixed_4c/Branch_1/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="58" name="InceptionV1/InceptionV1/Mixed_4c/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_2/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="59" name="InceptionV1/InceptionV1/Mixed_4c/Branch_2/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="60" name="InceptionV1/InceptionV1/Mixed_4c/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_2/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="61" name="InceptionV1/InceptionV1/Mixed_4c/Branch_2/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="62" name="InceptionV1/InceptionV1/Mixed_4c/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="0"/>
		<IR id="63" name="InceptionV1/InceptionV1/Mixed_4c/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_3/Conv2d_0b_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="64" name="InceptionV1/InceptionV1/Mixed_4c/Branch_3/Conv2d_0b_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="0"/>
		<IR id="65" name="InceptionV1/InceptionV1/Mixed_4c/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4c/concat" out_port_id="0"/>
		<IR id="66" name="InceptionV1/InceptionV1/Mixed_4c/concat" out_port_id="4"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_0/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="67" name="InceptionV1/InceptionV1/Mixed_4d/Branch_0/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="68" name="InceptionV1/InceptionV1/Mixed_4d/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_1/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="69" name="InceptionV1/InceptionV1/Mixed_4d/Branch_1/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="70" name="InceptionV1/InceptionV1/Mixed_4d/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_1/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="71" name="InceptionV1/InceptionV1/Mixed_4d/Branch_1/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="72" name="InceptionV1/InceptionV1/Mixed_4d/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_2/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="73" name="InceptionV1/InceptionV1/Mixed_4d/Branch_2/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="74" name="InceptionV1/InceptionV1/Mixed_4d/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_2/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="75" name="InceptionV1/InceptionV1/Mixed_4d/Branch_2/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="76" name="InceptionV1/InceptionV1/Mixed_4d/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="0"/>
		<IR id="77" name="InceptionV1/InceptionV1/Mixed_4d/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_3/Conv2d_0b_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="78" name="InceptionV1/InceptionV1/Mixed_4d/Branch_3/Conv2d_0b_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="0"/>
		<IR id="79" name="InceptionV1/InceptionV1/Mixed_4d/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4d/concat" out_port_id="0"/>
		<IR id="80" name="InceptionV1/InceptionV1/Mixed_4d/concat" out_port_id="4"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_0/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="81" name="InceptionV1/InceptionV1/Mixed_4e/Branch_0/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="82" name="InceptionV1/InceptionV1/Mixed_4e/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_1/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="83" name="InceptionV1/InceptionV1/Mixed_4e/Branch_1/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="84" name="InceptionV1/InceptionV1/Mixed_4e/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_1/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="85" name="InceptionV1/InceptionV1/Mixed_4e/Branch_1/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="86" name="InceptionV1/InceptionV1/Mixed_4e/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_2/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="87" name="InceptionV1/InceptionV1/Mixed_4e/Branch_2/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="88" name="InceptionV1/InceptionV1/Mixed_4e/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_2/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="89" name="InceptionV1/InceptionV1/Mixed_4e/Branch_2/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="90" name="InceptionV1/InceptionV1/Mixed_4e/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="0"/>
		<IR id="91" name="InceptionV1/InceptionV1/Mixed_4e/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_3/Conv2d_0b_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="92" name="InceptionV1/InceptionV1/Mixed_4e/Branch_3/Conv2d_0b_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="0"/>
		<IR id="93" name="InceptionV1/InceptionV1/Mixed_4e/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4e/concat" out_port_id="0"/>
		<IR id="94" name="InceptionV1/InceptionV1/Mixed_4e/concat" out_port_id="4"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_0/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="95" name="InceptionV1/InceptionV1/Mixed_4f/Branch_0/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="96" name="InceptionV1/InceptionV1/Mixed_4f/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_1/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="97" name="InceptionV1/InceptionV1/Mixed_4f/Branch_1/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="98" name="InceptionV1/InceptionV1/Mixed_4f/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_1/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="99" name="InceptionV1/InceptionV1/Mixed_4f/Branch_1/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="100" name="InceptionV1/InceptionV1/Mixed_4f/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_2/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="101" name="InceptionV1/InceptionV1/Mixed_4f/Branch_2/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="102" name="InceptionV1/InceptionV1/Mixed_4f/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_2/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="103" name="InceptionV1/InceptionV1/Mixed_4f/Branch_2/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="104" name="InceptionV1/InceptionV1/Mixed_4f/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="0"/>
		<IR id="105" name="InceptionV1/InceptionV1/Mixed_4f/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_3/Conv2d_0b_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="106" name="InceptionV1/InceptionV1/Mixed_4f/Branch_3/Conv2d_0b_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="0"/>
		<IR id="107" name="InceptionV1/InceptionV1/Mixed_4f/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_4f/concat" out_port_id="0"/>
		<IR id="108" name="InceptionV1/InceptionV1/Mixed_4f/concat" out_port_id="4"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/MaxPool_5a_2x2/MaxPool" out_port_id="0"/>
		<IR id="109" name="InceptionV1/InceptionV1/MaxPool_5a_2x2/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_0/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="110" name="InceptionV1/InceptionV1/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="111" name="InceptionV1/InceptionV1/Mixed_5b/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_1/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="112" name="InceptionV1/InceptionV1/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="113" name="InceptionV1/InceptionV1/Mixed_5b/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_1/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="114" name="InceptionV1/InceptionV1/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="115" name="InceptionV1/InceptionV1/Mixed_5b/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_2/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="116" name="InceptionV1/InceptionV1/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="117" name="InceptionV1/InceptionV1/Mixed_5b/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_2/Conv2d_0a_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="118" name="InceptionV1/InceptionV1/Mixed_5b/Branch_2/Conv2d_0a_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_2/Conv2d_0a_3x3/Relu" out_port_id="0"/>
		<IR id="119" name="InceptionV1/InceptionV1/Mixed_5b/Branch_2/Conv2d_0a_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="0"/>
		<IR id="120" name="InceptionV1/InceptionV1/Mixed_5b/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_3/Conv2d_0b_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="121" name="InceptionV1/InceptionV1/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="0"/>
		<IR id="122" name="InceptionV1/InceptionV1/Mixed_5b/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5b/concat" out_port_id="0"/>
		<IR id="123" name="InceptionV1/InceptionV1/Mixed_5b/concat" out_port_id="4"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_0/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="124" name="InceptionV1/InceptionV1/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="125" name="InceptionV1/InceptionV1/Mixed_5c/Branch_0/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_1/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="126" name="InceptionV1/InceptionV1/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="127" name="InceptionV1/InceptionV1/Mixed_5c/Branch_1/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_1/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="128" name="InceptionV1/InceptionV1/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="129" name="InceptionV1/InceptionV1/Mixed_5c/Branch_1/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_2/Conv2d_0a_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="130" name="InceptionV1/InceptionV1/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="0"/>
		<IR id="131" name="InceptionV1/InceptionV1/Mixed_5c/Branch_2/Conv2d_0a_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_2/Conv2d_0b_3x3/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="132" name="InceptionV1/InceptionV1/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="0"/>
		<IR id="133" name="InceptionV1/InceptionV1/Mixed_5c/Branch_2/Conv2d_0b_3x3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="0"/>
		<IR id="134" name="InceptionV1/InceptionV1/Mixed_5c/Branch_3/MaxPool_0a_3x3/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_3/Conv2d_0b_1x1/BatchNorm/FusedBatchNorm" out_port_id="0"/>
		<IR id="135" name="InceptionV1/InceptionV1/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="0"/>
		<IR id="136" name="InceptionV1/InceptionV1/Mixed_5c/Branch_3/Conv2d_0b_1x1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/InceptionV1/Mixed_5c/concat" out_port_id="0"/>
		<IR id="137" name="InceptionV1/InceptionV1/Mixed_5c/concat" out_port_id="4"/>
	</map>
	<map>
		<framework name="InceptionV1/Logits/Dropout_0b/Identity" out_port_id="0"/>
		<IR id="138" name="InceptionV1/Logits/AvgPool_0a_7x7/AvgPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/Logits/AvgPool_0a_7x7/AvgPool" out_port_id="0"/>
		<IR id="138" name="InceptionV1/Logits/AvgPool_0a_7x7/AvgPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/Logits/SpatialSqueeze" out_port_id="0"/>
		<IR id="139" name="InceptionV1/Logits/Conv2d_0c_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/Logits/Conv2d_0c_1x1/BiasAdd" out_port_id="0"/>
		<IR id="139" name="InceptionV1/Logits/Conv2d_0c_1x1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="InceptionV1/Logits/Predictions/Reshape" out_port_id="0"/>
		<IR id="142" name="InceptionV1/Logits/Predictions/Reshape" out_port_id="2"/>
	</map>
	<map>
		<framework name="InceptionV1/Logits/Predictions/Reshape_1" out_port_id="0"/>
		<IR id="143" name="InceptionV1/Logits/Predictions/Softmax" out_port_id="1"/>
	</map>
	<map>
		<framework name="InceptionV1/Logits/Predictions/Reshape/shape" out_port_id="0"/>
		<IR id="141" name="InceptionV1/Logits/Predictions/Reshape/shape/Output_0/Data__const" out_port_id="1"/>
	</map>
</mapping>
