###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sun Mar  6 01:50:44 2022
#  Design:            Non_recursive_CIC1
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix Non_recursive_CIC1_preCTS -outDir ../Reports/Timing/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[9]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[9]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[9]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[9]                                  |   ^   | In1[9] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[9]/SD |   ^   | In1[9] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[9]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[8]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[8]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[8]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[8]                                  |   ^   | In1[8] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[8]/SD |   ^   | In1[8] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[8]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[7]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[7]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[7]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[7]                                  |   ^   | In1[7] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[7]/SD |   ^   | In1[7] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[7]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[6]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[6]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[6]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[6]                                  |   ^   | In1[6] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[6]/SD |   ^   | In1[6] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[6]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[5]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[5]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[5]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[5]                                  |   ^   | In1[5] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[5]/SD |   ^   | In1[5] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[5]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[4]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[4]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[4]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[4]                                  |   ^   | In1[4] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[4]/SD |   ^   | In1[4] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[4]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[3]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[3]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[3]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[3]                                  |   ^   | In1[3] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[3]/SD |   ^   | In1[3] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[3]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[2]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[2]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[2]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[2]                                  |   ^   | In1[2] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[2]/SD |   ^   | In1[2] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[2]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[1]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[1]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[1]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[1]                                  |   ^   | In1[1] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[1]/SD |   ^   | In1[1] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[1]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[16]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[16]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[16]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[16]                                  |   ^   | In1[16] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[16]/SD |   ^   | In1[16] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[16]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[15]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[15]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[15]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[15]                                  |   ^   | In1[15] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[15]/SD |   ^   | In1[15] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[15]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[14]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[14]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[14]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[14]                                  |   ^   | In1[14] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[14]/SD |   ^   | In1[14] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[14]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[13]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[13]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[13]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[13]                                  |   ^   | In1[13] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[13]/SD |   ^   | In1[13] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[13]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[12]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[12]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[12]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[12]                                  |   ^   | In1[12] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[12]/SD |   ^   | In1[12] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[12]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[11]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[11]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[11]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[11]                                  |   ^   | In1[11] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[11]/SD |   ^   | In1[11] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[11]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[10]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[10]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[10]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[10]                                  |   ^   | In1[10] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[10]/SD |   ^   | In1[10] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[10]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[0]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[0]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[0]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[0]                                  |   ^   | In1[0] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[0]/SD |   ^   | In1[0] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[0]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[17]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[17]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[17]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.001
  Slack Time                   -1.970
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[17]                                  |   ^   | In1[17] |           |       |   0.000 |    1.970 | 
     | First_Block_H2_z_2/Delay_out1_reg[17]/SD |   ^   | In1[17] | SDFRQHDX1 | 0.001 |   0.001 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.970 | 
     | First_Block_H2_z_2/Delay_out1_reg[17]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.970 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[18]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[18]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[18]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.002
  Slack Time                   -1.969
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[18]                                  |   ^   | In1[18] |           |       |   0.000 |    1.969 | 
     | First_Block_H2_z_2/Delay_out1_reg[18]/SD |   ^   | In1[18] | SDFRQHDX1 | 0.002 |   0.002 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.969 | 
     | First_Block_H2_z_2/Delay_out1_reg[18]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.969 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count24_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count24_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.005
  Arrival Time                  0.101
  Slack Time                   -1.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | reset_x                                  |   ^   | reset_x                      |           |       |   0.000 |    1.903 | 
     | Non_recursive_CIC1_tc_1/g2650/C          |   ^   | reset_x                      | AO211HDX0 | 0.016 |   0.016 |    1.919 | 
     | Non_recursive_CIC1_tc_1/g2650/Q          |   ^   | Non_recursive_CIC1_tc_1/n_37 | AO211HDX0 | 0.086 |   0.101 |    2.005 | 
     | Non_recursive_CIC1_tc_1/count24_reg[0]/D |   ^   | Non_recursive_CIC1_tc_1/n_37 | DFRQHDX1  | 0.000 |   0.101 |    2.005 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                          |       |       |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |          |       |   0.000 |   -1.903 | 
     | Non_recursive_CIC1_tc_1/count24_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -1.903 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count48_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count48_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.005
  Arrival Time                  0.102
  Slack Time                   -1.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | reset_x                                  |   ^   | reset_x                      |           |       |   0.000 |    1.903 | 
     | Non_recursive_CIC1_tc_1/g2648/C          |   ^   | reset_x                      | AO211HDX0 | 0.015 |   0.016 |    1.918 | 
     | Non_recursive_CIC1_tc_1/g2648/Q          |   ^   | Non_recursive_CIC1_tc_1/n_39 | AO211HDX0 | 0.087 |   0.102 |    2.005 | 
     | Non_recursive_CIC1_tc_1/count48_reg[0]/D |   ^   | Non_recursive_CIC1_tc_1/n_39 | DFRQHDX1  | 0.000 |   0.102 |    2.005 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                          |       |       |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |          |       |   0.000 |   -1.902 | 
     | Non_recursive_CIC1_tc_1/count48_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -1.902 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count12_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count12_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.005
  Arrival Time                  0.104
  Slack Time                   -1.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | reset_x                                  |   ^   | reset_x                      |           |       |   0.000 |    1.901 | 
     | Non_recursive_CIC1_tc_1/g2649/C          |   ^   | reset_x                      | AO211HDX0 | 0.016 |   0.016 |    1.917 | 
     | Non_recursive_CIC1_tc_1/g2649/Q          |   ^   | Non_recursive_CIC1_tc_1/n_38 | AO211HDX0 | 0.088 |   0.104 |    2.005 | 
     | Non_recursive_CIC1_tc_1/count12_reg[0]/D |   ^   | Non_recursive_CIC1_tc_1/n_38 | DFRQHDX1  | 0.000 |   0.104 |    2.005 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                          |       |       |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |          |       |   0.000 |   -1.901 | 
     | Non_recursive_CIC1_tc_1/count12_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -1.901 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_1_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_1_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                            (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.968
  Arrival Time                  0.083
  Slack Time                   -1.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                              |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                            |   ^   | clk_enable                   |           |       |   0.000 |    1.885 | 
     | Non_recursive_CIC1_tc_1/g2622/A       |   ^   | clk_enable                   | ON211HDX0 | 0.013 |   0.013 |    1.899 | 
     | Non_recursive_CIC1_tc_1/g2622/Q       |   v   | Non_recursive_CIC1_tc_1/n_59 | ON211HDX0 | 0.069 |   0.083 |    1.968 | 
     | Non_recursive_CIC1_tc_1/phase_1_reg/D |   v   | Non_recursive_CIC1_tc_1/n_59 | DFRHDX1   | 0.000 |   0.083 |    1.968 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -1.885 | 
     | Non_recursive_CIC1_tc_1/phase_1_reg/C |   ^   | clk   | DFRHDX1 | 0.000 |   0.000 |   -1.885 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count144_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count144_reg[0]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                                (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.028
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.972
  Arrival Time                  0.091
  Slack Time                   -1.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                              |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                |   ^   | clk_enable                   |           |       |   0.000 |    1.881 | 
     | Non_recursive_CIC1_tc_1/g2633/D           |   ^   | clk_enable                   | ON321HDX0 | 0.013 |   0.013 |    1.894 | 
     | Non_recursive_CIC1_tc_1/g2633/Q           |   v   | Non_recursive_CIC1_tc_1/n_51 | ON321HDX0 | 0.078 |   0.091 |    1.972 | 
     | Non_recursive_CIC1_tc_1/count144_reg[0]/D |   v   | Non_recursive_CIC1_tc_1/n_51 | DFRHDX1   | 0.000 |   0.091 |    1.972 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                           |       |       |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                       |   ^   | clk   |         |       |   0.000 |   -1.881 | 
     | Non_recursive_CIC1_tc_1/count144_reg[0]/C |   ^   | clk   | DFRHDX1 | 0.000 |   0.000 |   -1.881 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_1_2_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_1_2_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                              (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.093
  Slack Time                   -1.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                              |   ^   | clk_enable                   |           |       |   0.000 |    1.879 | 
     | Non_recursive_CIC1_tc_1/g2612/D         |   ^   | clk_enable                   | ON321HDX0 | 0.013 |   0.013 |    1.892 | 
     | Non_recursive_CIC1_tc_1/g2612/Q         |   v   | Non_recursive_CIC1_tc_1/n_67 | ON321HDX0 | 0.079 |   0.093 |    1.971 | 
     | Non_recursive_CIC1_tc_1/phase_1_2_reg/D |   v   | Non_recursive_CIC1_tc_1/n_67 | DFRHDX1   | 0.000 |   0.093 |    1.971 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                         |       |       |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |         |       |   0.000 |   -1.879 | 
     | Non_recursive_CIC1_tc_1/phase_1_2_reg/C |   ^   | clk   | DFRHDX1 | 0.000 |   0.000 |   -1.879 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_1_1_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_1_1_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                              (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.968
  Arrival Time                  0.111
  Slack Time                   -1.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                              |   ^   | clk_enable                   |           |       |   0.000 |    1.857 | 
     | Non_recursive_CIC1_tc_1/g2613/D         |   ^   | clk_enable                   | ON321HDX0 | 0.012 |   0.012 |    1.869 | 
     | Non_recursive_CIC1_tc_1/g2613/Q         |   v   | Non_recursive_CIC1_tc_1/n_66 | ON321HDX0 | 0.099 |   0.111 |    1.968 | 
     | Non_recursive_CIC1_tc_1/phase_1_1_reg/D |   v   | Non_recursive_CIC1_tc_1/n_66 | DFRHDX1   | 0.000 |   0.111 |    1.968 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                         |       |       |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |         |       |   0.000 |   -1.857 | 
     | Non_recursive_CIC1_tc_1/phase_1_1_reg/C |   ^   | clk   | DFRHDX1 | 0.000 |   0.000 |   -1.857 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[18]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[18]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[18]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.039
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.961
  Arrival Time                  0.189
  Slack Time                   -1.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | In1[18]                                   |   ^   | In1[18]                             |           |       |   0.000 |    1.772 | 
     | First_Block_H2_z_2/add_175_38/g454/A      |   ^   | In1[18]                             | CAGHDX1   | 0.002 |   0.002 |    1.774 | 
     | First_Block_H2_z_2/add_175_38/g454/CO     |   ^   | First_Block_H2_z_2/Add_add_temp[19] | CAGHDX1   | 0.187 |   0.189 |    1.961 | 
     | First_Block_H2_z_2/Delay1_out1_reg[18]/SD |   ^   | First_Block_H2_z_2/Add_add_temp[19] | SDFRQHDX1 | 0.000 |   0.189 |    1.961 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |       |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |           |       |   0.000 |   -1.772 | 
     | First_Block_H2_z_2/Delay1_out1_reg[18]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.772 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_0_2_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_0_2_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.026
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.974
  Arrival Time                  0.237
  Slack Time                   -1.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | reset_x                                 |   ^   | reset_x                      |          |       |   0.000 |    1.737 | 
     | Non_recursive_CIC1_tc_1/g2674/A         |   ^   | reset_x                      | NO2HDX0  | 0.016 |   0.016 |    1.753 | 
     | Non_recursive_CIC1_tc_1/g2674/Q         |   v   | Non_recursive_CIC1_tc_1/n_9  | NO2HDX0  | 0.074 |   0.089 |    1.826 | 
     | Non_recursive_CIC1_tc_1/g2606/C         |   v   | Non_recursive_CIC1_tc_1/n_9  | NA3HDX1  | 0.000 |   0.089 |    1.826 | 
     | Non_recursive_CIC1_tc_1/g2606/Q         |   ^   | Non_recursive_CIC1_tc_1/n_72 | NA3HDX1  | 0.095 |   0.184 |    1.922 | 
     | Non_recursive_CIC1_tc_1/g2591/A         |   ^   | Non_recursive_CIC1_tc_1/n_72 | ON22HDX0 | 0.000 |   0.184 |    1.922 | 
     | Non_recursive_CIC1_tc_1/g2591/Q         |   v   | Non_recursive_CIC1_tc_1/n_81 | ON22HDX0 | 0.053 |   0.237 |    1.974 | 
     | Non_recursive_CIC1_tc_1/phase_0_2_reg/D |   v   | Non_recursive_CIC1_tc_1/n_81 | DFRHDX1  | 0.000 |   0.237 |    1.974 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                         |       |       |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |         |       |   0.000 |   -1.737 | 
     | Non_recursive_CIC1_tc_1/phase_0_2_reg/C |   ^   | clk   | DFRHDX1 | 0.000 |   0.000 |   -1.737 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_0_1_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_0_1_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.026
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.974
  Arrival Time                  0.246
  Slack Time                   -1.727
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | reset_x                                 |   ^   | reset_x                      |          |       |   0.000 |    1.727 | 
     | Non_recursive_CIC1_tc_1/g2674/A         |   ^   | reset_x                      | NO2HDX0  | 0.016 |   0.016 |    1.743 | 
     | Non_recursive_CIC1_tc_1/g2674/Q         |   v   | Non_recursive_CIC1_tc_1/n_9  | NO2HDX0  | 0.074 |   0.089 |    1.817 | 
     | Non_recursive_CIC1_tc_1/g2625/C         |   v   | Non_recursive_CIC1_tc_1/n_9  | NA3HDX1  | 0.000 |   0.089 |    1.817 | 
     | Non_recursive_CIC1_tc_1/g2625/Q         |   ^   | Non_recursive_CIC1_tc_1/n_57 | NA3HDX1  | 0.098 |   0.187 |    1.915 | 
     | Non_recursive_CIC1_tc_1/g2614/A         |   ^   | Non_recursive_CIC1_tc_1/n_57 | ON22HDX0 | 0.000 |   0.187 |    1.915 | 
     | Non_recursive_CIC1_tc_1/g2614/Q         |   v   | Non_recursive_CIC1_tc_1/n_65 | ON22HDX0 | 0.059 |   0.246 |    1.974 | 
     | Non_recursive_CIC1_tc_1/phase_0_1_reg/D |   v   | Non_recursive_CIC1_tc_1/n_65 | DFRHDX1  | 0.000 |   0.246 |    1.974 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                         |       |       |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |         |       |   0.000 |   -1.727 | 
     | Non_recursive_CIC1_tc_1/phase_0_1_reg/C |   ^   | clk   | DFRHDX1 | 0.000 |   0.000 |   -1.727 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_0_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_0_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.973
  Arrival Time                  0.251
  Slack Time                   -1.722
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                              |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | reset_x                               |   ^   | reset_x                      |          |       |   0.000 |    1.722 | 
     | Non_recursive_CIC1_tc_1/g2674/A       |   ^   | reset_x                      | NO2HDX0  | 0.016 |   0.016 |    1.737 | 
     | Non_recursive_CIC1_tc_1/g2674/Q       |   v   | Non_recursive_CIC1_tc_1/n_9  | NO2HDX0  | 0.074 |   0.089 |    1.811 | 
     | Non_recursive_CIC1_tc_1/g2656/C       |   v   | Non_recursive_CIC1_tc_1/n_9  | NA3HDX1  | 0.000 |   0.089 |    1.811 | 
     | Non_recursive_CIC1_tc_1/g2656/Q       |   ^   | Non_recursive_CIC1_tc_1/n_31 | NA3HDX1  | 0.098 |   0.188 |    1.909 | 
     | Non_recursive_CIC1_tc_1/g2646/A       |   ^   | Non_recursive_CIC1_tc_1/n_31 | ON22HDX0 | 0.000 |   0.188 |    1.909 | 
     | Non_recursive_CIC1_tc_1/g2646/Q       |   v   | Non_recursive_CIC1_tc_1/n_41 | ON22HDX0 | 0.063 |   0.251 |    1.973 | 
     | Non_recursive_CIC1_tc_1/phase_0_reg/D |   v   | Non_recursive_CIC1_tc_1/n_41 | DFRHDX1  | 0.000 |   0.251 |    1.973 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -1.722 | 
     | Non_recursive_CIC1_tc_1/phase_0_reg/C |   ^   | clk   | DFRHDX1 | 0.000 |   0.000 |   -1.722 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[9]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[9]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[8]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.966
  Arrival Time                  0.254
  Slack Time                   -1.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[8]                                   |   ^   | In1[8]                               |           |       |   0.000 |    1.712 | 
     | First_Block_H2_z_2/add_175_38/g466/B     |   ^   | In1[8]                               | FAHDX0    | 0.000 |   0.000 |    1.712 | 
     | First_Block_H2_z_2/add_175_38/g466/S     |   ^   | First_Block_H2_z_2/Add_add_temp[8]   | FAHDX0    | 0.119 |   0.119 |    1.831 | 
     | First_Block_H2_z_2/g5288/B               |   ^   | First_Block_H2_z_2/Add_add_temp[8]   | AO21HDX1  | 0.000 |   0.119 |    1.831 | 
     | First_Block_H2_z_2/g5288/Q               |   ^   | First_Block_H2_z_2/Add_out1[9]_13386 | AO21HDX1  | 0.136 |   0.254 |    1.966 | 
     | First_Block_H2_z_2/Delay1_out1_reg[9]/SD |   ^   | First_Block_H2_z_2/Add_out1[9]_13386 | SDFRQHDX1 | 0.000 |   0.254 |    1.966 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.712 | 
     | First_Block_H2_z_2/Delay1_out1_reg[9]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.712 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[8]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[8]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[7]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.966
  Arrival Time                  0.268
  Slack Time                   -1.698
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[7]                                   |   ^   | In1[7]                               |           |       |   0.000 |    1.698 | 
     | First_Block_H2_z_2/add_175_38/g467/B     |   ^   | In1[7]                               | FAHDX0    | 0.000 |   0.000 |    1.698 | 
     | First_Block_H2_z_2/add_175_38/g467/S     |   ^   | First_Block_H2_z_2/Add_add_temp[7]   | FAHDX0    | 0.129 |   0.129 |    1.827 | 
     | First_Block_H2_z_2/g5289/B               |   ^   | First_Block_H2_z_2/Add_add_temp[7]   | AO21HDX1  | 0.000 |   0.129 |    1.827 | 
     | First_Block_H2_z_2/g5289/Q               |   ^   | First_Block_H2_z_2/Add_out1[8]_13385 | AO21HDX1  | 0.139 |   0.268 |    1.966 | 
     | First_Block_H2_z_2/Delay1_out1_reg[8]/SD |   ^   | First_Block_H2_z_2/Add_out1[8]_13385 | SDFRQHDX1 | 0.000 |   0.268 |    1.966 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.698 | 
     | First_Block_H2_z_2/Delay1_out1_reg[8]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.698 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[14]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[14]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[13]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.966
  Arrival Time                  0.268
  Slack Time                   -1.698
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[13]                                   |   ^   | In1[13]                               |           |       |   0.000 |    1.698 | 
     | First_Block_H2_z_2/add_175_38/g461/B      |   ^   | In1[13]                               | FAHDX0    | 0.000 |   0.000 |    1.698 | 
     | First_Block_H2_z_2/add_175_38/g461/S      |   ^   | First_Block_H2_z_2/Add_add_temp[13]   | FAHDX0    | 0.127 |   0.127 |    1.825 | 
     | First_Block_H2_z_2/g5287/B                |   ^   | First_Block_H2_z_2/Add_add_temp[13]   | AO21HDX1  | 0.000 |   0.127 |    1.825 | 
     | First_Block_H2_z_2/g5287/Q                |   ^   | First_Block_H2_z_2/Add_out1[14]_13374 | AO21HDX1  | 0.141 |   0.268 |    1.966 | 
     | First_Block_H2_z_2/Delay1_out1_reg[14]/SD |   ^   | First_Block_H2_z_2/Add_out1[14]_13374 | SDFRQHDX1 | 0.000 |   0.268 |    1.966 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |       |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |           |       |   0.000 |   -1.698 | 
     | First_Block_H2_z_2/Delay1_out1_reg[14]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.698 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[11]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[11]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[10]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.966
  Arrival Time                  0.270
  Slack Time                   -1.696
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[10]                                   |   ^   | In1[10]                               |           |       |   0.000 |    1.696 | 
     | First_Block_H2_z_2/add_175_38/g464/B      |   ^   | In1[10]                               | FAHDX0    | 0.000 |   0.000 |    1.696 | 
     | First_Block_H2_z_2/add_175_38/g464/S      |   ^   | First_Block_H2_z_2/Add_add_temp[10]   | FAHDX0    | 0.126 |   0.126 |    1.822 | 
     | First_Block_H2_z_2/g5297/B                |   ^   | First_Block_H2_z_2/Add_add_temp[10]   | AO21HDX1  | 0.000 |   0.126 |    1.822 | 
     | First_Block_H2_z_2/g5297/Q                |   ^   | First_Block_H2_z_2/Add_out1[11]_13371 | AO21HDX1  | 0.144 |   0.270 |    1.966 | 
     | First_Block_H2_z_2/Delay1_out1_reg[11]/SD |   ^   | First_Block_H2_z_2/Add_out1[11]_13371 | SDFRQHDX1 | 0.000 |   0.270 |    1.966 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |       |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |           |       |   0.000 |   -1.696 | 
     | First_Block_H2_z_2/Delay1_out1_reg[11]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.696 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[12]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[12]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[11]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.965
  Arrival Time                  0.271
  Slack Time                   -1.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[11]                                   |   ^   | In1[11]                               |           |       |   0.000 |    1.694 | 
     | First_Block_H2_z_2/add_175_38/g463/B      |   ^   | In1[11]                               | FAHDX0    | 0.000 |   0.000 |    1.694 | 
     | First_Block_H2_z_2/add_175_38/g463/S      |   ^   | First_Block_H2_z_2/Add_add_temp[11]   | FAHDX0    | 0.119 |   0.119 |    1.812 | 
     | First_Block_H2_z_2/g5293/B                |   ^   | First_Block_H2_z_2/Add_add_temp[11]   | AO21HDX1  | 0.000 |   0.119 |    1.812 | 
     | First_Block_H2_z_2/g5293/Q                |   ^   | First_Block_H2_z_2/Add_out1[12]_13372 | AO21HDX1  | 0.152 |   0.271 |    1.965 | 
     | First_Block_H2_z_2/Delay1_out1_reg[12]/SD |   ^   | First_Block_H2_z_2/Add_out1[12]_13372 | SDFRQHDX1 | 0.000 |   0.271 |    1.965 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |       |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |           |       |   0.000 |   -1.694 | 
     | First_Block_H2_z_2/Delay1_out1_reg[12]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.694 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[13]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[13]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[12]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.965
  Arrival Time                  0.273
  Slack Time                   -1.692
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[12]                                   |   ^   | In1[12]                               |           |       |   0.000 |    1.692 | 
     | First_Block_H2_z_2/add_175_38/g462/B      |   ^   | In1[12]                               | FAHDX0    | 0.000 |   0.000 |    1.692 | 
     | First_Block_H2_z_2/add_175_38/g462/S      |   ^   | First_Block_H2_z_2/Add_add_temp[12]   | FAHDX0    | 0.123 |   0.123 |    1.815 | 
     | First_Block_H2_z_2/g5291/B                |   ^   | First_Block_H2_z_2/Add_add_temp[12]   | AO21HDX1  | 0.000 |   0.123 |    1.815 | 
     | First_Block_H2_z_2/g5291/Q                |   ^   | First_Block_H2_z_2/Add_out1[13]_13373 | AO21HDX1  | 0.150 |   0.273 |    1.965 | 
     | First_Block_H2_z_2/Delay1_out1_reg[13]/SD |   ^   | First_Block_H2_z_2/Add_out1[13]_13373 | SDFRQHDX1 | 0.000 |   0.273 |    1.965 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |       |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |           |       |   0.000 |   -1.692 | 
     | First_Block_H2_z_2/Delay1_out1_reg[13]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.692 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[10]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[10]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[9]                                    (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.965
  Arrival Time                  0.274
  Slack Time                   -1.691
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[9]                                    |   ^   | In1[9]                                |           |       |   0.000 |    1.691 | 
     | First_Block_H2_z_2/add_175_38/g465/B      |   ^   | In1[9]                                | FAHDX0    | 0.000 |   0.000 |    1.691 | 
     | First_Block_H2_z_2/add_175_38/g465/S      |   ^   | First_Block_H2_z_2/Add_add_temp[9]    | FAHDX0    | 0.125 |   0.125 |    1.816 | 
     | First_Block_H2_z_2/g5300/B                |   ^   | First_Block_H2_z_2/Add_add_temp[9]    | AO21HDX1  | 0.000 |   0.125 |    1.816 | 
     | First_Block_H2_z_2/g5300/Q                |   ^   | First_Block_H2_z_2/Add_out1[10]_13370 | AO21HDX1  | 0.149 |   0.274 |    1.965 | 
     | First_Block_H2_z_2/Delay1_out1_reg[10]/SD |   ^   | First_Block_H2_z_2/Add_out1[10]_13370 | SDFRQHDX1 | 0.000 |   0.274 |    1.965 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |       |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |           |       |   0.000 |   -1.691 | 
     | First_Block_H2_z_2/Delay1_out1_reg[10]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.691 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[16]/C 
Endpoint:   Downsample1_bypass_reg_reg[16]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.955
  Arrival Time                  0.274
  Slack Time                   -1.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    1.681 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    1.693 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.261 |   0.273 |    1.954 | 
     | Downsample1_bypass_reg_reg[16]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.274 |    1.955 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.681 | 
     | Downsample1_bypass_reg_reg[16]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.681 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[17]/C 
Endpoint:   Downsample1_bypass_reg_reg[17]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.955
  Arrival Time                  0.274
  Slack Time                   -1.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    1.681 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    1.693 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.261 |   0.273 |    1.954 | 
     | Downsample1_bypass_reg_reg[17]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.274 |    1.955 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.681 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.681 | 
     +-------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[15]/C 
Endpoint:   Downsample1_bypass_reg_reg[15]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.955
  Arrival Time                  0.274
  Slack Time                   -1.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    1.681 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    1.693 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.261 |   0.273 |    1.954 | 
     | Downsample1_bypass_reg_reg[15]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.274 |    1.955 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.681 | 
     | Downsample1_bypass_reg_reg[15]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.681 | 
     +-------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[14]/C 
Endpoint:   Downsample1_bypass_reg_reg[14]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.955
  Arrival Time                  0.274
  Slack Time                   -1.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    1.681 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    1.693 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.261 |   0.273 |    1.954 | 
     | Downsample1_bypass_reg_reg[14]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.274 |    1.955 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.681 | 
     | Downsample1_bypass_reg_reg[14]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.681 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[13]/C 
Endpoint:   Downsample1_bypass_reg_reg[13]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.955
  Arrival Time                  0.274
  Slack Time                   -1.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    1.681 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    1.693 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.261 |   0.273 |    1.954 | 
     | Downsample1_bypass_reg_reg[13]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.274 |    1.955 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.681 | 
     | Downsample1_bypass_reg_reg[13]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.681 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[12]/C 
Endpoint:   Downsample1_bypass_reg_reg[12]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.955
  Arrival Time                  0.274
  Slack Time                   -1.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    1.681 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    1.693 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.261 |   0.273 |    1.954 | 
     | Downsample1_bypass_reg_reg[12]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.274 |    1.955 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.681 | 
     | Downsample1_bypass_reg_reg[12]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.681 | 
     +-------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[7]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[7]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[6]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.966
  Arrival Time                  0.285
  Slack Time                   -1.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[6]                                   |   ^   | In1[6]                               |           |       |   0.000 |    1.681 | 
     | First_Block_H2_z_2/add_175_38/g468/B     |   ^   | In1[6]                               | FAHDX0    | 0.000 |   0.000 |    1.681 | 
     | First_Block_H2_z_2/add_175_38/g468/S     |   ^   | First_Block_H2_z_2/Add_add_temp[6]   | FAHDX0    | 0.139 |   0.139 |    1.820 | 
     | First_Block_H2_z_2/g5290/B               |   ^   | First_Block_H2_z_2/Add_add_temp[6]   | AO21HDX1  | 0.000 |   0.139 |    1.820 | 
     | First_Block_H2_z_2/g5290/Q               |   ^   | First_Block_H2_z_2/Add_out1[7]_13384 | AO21HDX1  | 0.146 |   0.285 |    1.966 | 
     | First_Block_H2_z_2/Delay1_out1_reg[7]/SD |   ^   | First_Block_H2_z_2/Add_out1[7]_13384 | SDFRQHDX1 | 0.000 |   0.285 |    1.966 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.681 | 
     | First_Block_H2_z_2/Delay1_out1_reg[7]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.681 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[15]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[15]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[14]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.036
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.964
  Arrival Time                  0.295
  Slack Time                   -1.670
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[14]                                   |   ^   | In1[14]                               |           |       |   0.000 |    1.670 | 
     | First_Block_H2_z_2/add_175_38/g460/B      |   ^   | In1[14]                               | FAHDX0    | 0.000 |   0.000 |    1.670 | 
     | First_Block_H2_z_2/add_175_38/g460/S      |   ^   | First_Block_H2_z_2/Add_add_temp[14]   | FAHDX0    | 0.134 |   0.134 |    1.804 | 
     | First_Block_H2_z_2/g5296/B                |   ^   | First_Block_H2_z_2/Add_add_temp[14]   | AO21HDX1  | 0.000 |   0.134 |    1.804 | 
     | First_Block_H2_z_2/g5296/Q                |   ^   | First_Block_H2_z_2/Add_out1[15]_13375 | AO21HDX1  | 0.160 |   0.295 |    1.964 | 
     | First_Block_H2_z_2/Delay1_out1_reg[15]/SD |   ^   | First_Block_H2_z_2/Add_out1[15]_13375 | SDFRQHDX1 | 0.000 |   0.295 |    1.964 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |       |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |           |       |   0.000 |   -1.670 | 
     | First_Block_H2_z_2/Delay1_out1_reg[15]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.670 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[6]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[6]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[5]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.036
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.964
  Arrival Time                  0.296
  Slack Time                   -1.669
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[5]                                   |   ^   | In1[5]                               |           |       |   0.000 |    1.669 | 
     | First_Block_H2_z_2/add_175_38/g469/B     |   ^   | In1[5]                               | FAHDX0    | 0.000 |   0.000 |    1.669 | 
     | First_Block_H2_z_2/add_175_38/g469/S     |   ^   | First_Block_H2_z_2/Add_add_temp[5]   | FAHDX0    | 0.135 |   0.135 |    1.804 | 
     | First_Block_H2_z_2/g5292/B               |   ^   | First_Block_H2_z_2/Add_add_temp[5]   | AO21HDX1  | 0.000 |   0.135 |    1.804 | 
     | First_Block_H2_z_2/g5292/Q               |   ^   | First_Block_H2_z_2/Add_out1[6]_13383 | AO21HDX1  | 0.160 |   0.296 |    1.964 | 
     | First_Block_H2_z_2/Delay1_out1_reg[6]/SD |   ^   | First_Block_H2_z_2/Add_out1[6]_13383 | SDFRQHDX1 | 0.000 |   0.296 |    1.964 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.669 | 
     | First_Block_H2_z_2/Delay1_out1_reg[6]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.669 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[16]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[16]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[15]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.965
  Arrival Time                  0.296
  Slack Time                   -1.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[15]                                   |   ^   | In1[15]                               |           |       |   0.000 |    1.668 | 
     | First_Block_H2_z_2/add_175_38/g459/B      |   ^   | In1[15]                               | FAHDX0    | 0.000 |   0.000 |    1.668 | 
     | First_Block_H2_z_2/add_175_38/g459/S      |   ^   | First_Block_H2_z_2/Add_add_temp[15]   | FAHDX0    | 0.139 |   0.139 |    1.808 | 
     | First_Block_H2_z_2/g5286/B                |   ^   | First_Block_H2_z_2/Add_add_temp[15]   | AO21HDX1  | 0.000 |   0.139 |    1.808 | 
     | First_Block_H2_z_2/g5286/Q                |   ^   | First_Block_H2_z_2/Add_out1[16]_13376 | AO21HDX1  | 0.157 |   0.296 |    1.965 | 
     | First_Block_H2_z_2/Delay1_out1_reg[16]/SD |   ^   | First_Block_H2_z_2/Add_out1[16]_13376 | SDFRQHDX1 | 0.000 |   0.296 |    1.965 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |       |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |           |       |   0.000 |   -1.668 | 
     | First_Block_H2_z_2/Delay1_out1_reg[16]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.668 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[17]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[17]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[16]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.965
  Arrival Time                  0.297
  Slack Time                   -1.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[16]                                   |   ^   | In1[16]                               |           |       |   0.000 |    1.668 | 
     | First_Block_H2_z_2/add_175_38/g458/B      |   ^   | In1[16]                               | FAHDX0    | 0.000 |   0.000 |    1.668 | 
     | First_Block_H2_z_2/add_175_38/g458/S      |   ^   | First_Block_H2_z_2/Add_add_temp[16]   | FAHDX0    | 0.141 |   0.141 |    1.808 | 
     | First_Block_H2_z_2/g5285/B                |   ^   | First_Block_H2_z_2/Add_add_temp[16]   | AO21HDX1  | 0.000 |   0.141 |    1.808 | 
     | First_Block_H2_z_2/g5285/Q                |   ^   | First_Block_H2_z_2/Add_out1[17]_13377 | AO21HDX1  | 0.157 |   0.297 |    1.965 | 
     | First_Block_H2_z_2/Delay1_out1_reg[17]/SD |   ^   | First_Block_H2_z_2/Add_out1[17]_13377 | SDFRQHDX1 | 0.000 |   0.297 |    1.965 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |       |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |           |       |   0.000 |   -1.668 | 
     | First_Block_H2_z_2/Delay1_out1_reg[17]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.668 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[4]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[4]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[3]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.966
  Arrival Time                  0.301
  Slack Time                   -1.665
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[3]                                   |   ^   | In1[3]                               |           |       |   0.000 |    1.665 | 
     | First_Block_H2_z_2/add_175_38/g471/B     |   ^   | In1[3]                               | FAHDX0    | 0.000 |   0.000 |    1.665 | 
     | First_Block_H2_z_2/add_175_38/g471/S     |   ^   | First_Block_H2_z_2/Add_add_temp[3]   | FAHDX0    | 0.152 |   0.152 |    1.817 | 
     | First_Block_H2_z_2/g5295/B               |   ^   | First_Block_H2_z_2/Add_add_temp[3]   | AO21HDX1  | 0.000 |   0.152 |    1.817 | 
     | First_Block_H2_z_2/g5295/Q               |   ^   | First_Block_H2_z_2/Add_out1[4]_13381 | AO21HDX1  | 0.149 |   0.301 |    1.966 | 
     | First_Block_H2_z_2/Delay1_out1_reg[4]/SD |   ^   | First_Block_H2_z_2/Add_out1[4]_13381 | SDFRQHDX1 | 0.000 |   0.301 |    1.966 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.665 | 
     | First_Block_H2_z_2/Delay1_out1_reg[4]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.665 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[5]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[5]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[4]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.036
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.964
  Arrival Time                  0.303
  Slack Time                   -1.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[4]                                   |   ^   | In1[4]                               |           |       |   0.000 |    1.661 | 
     | First_Block_H2_z_2/add_175_38/g470/B     |   ^   | In1[4]                               | FAHDX0    | 0.000 |   0.000 |    1.661 | 
     | First_Block_H2_z_2/add_175_38/g470/S     |   ^   | First_Block_H2_z_2/Add_add_temp[4]   | FAHDX0    | 0.138 |   0.138 |    1.799 | 
     | First_Block_H2_z_2/g5294/B               |   ^   | First_Block_H2_z_2/Add_add_temp[4]   | AO21HDX1  | 0.000 |   0.138 |    1.799 | 
     | First_Block_H2_z_2/g5294/Q               |   ^   | First_Block_H2_z_2/Add_out1[5]_13382 | AO21HDX1  | 0.165 |   0.303 |    1.964 | 
     | First_Block_H2_z_2/Delay1_out1_reg[5]/SD |   ^   | First_Block_H2_z_2/Add_out1[5]_13382 | SDFRQHDX1 | 0.000 |   0.303 |    1.964 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.661 | 
     | First_Block_H2_z_2/Delay1_out1_reg[5]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.661 | 
     +--------------------------------------------------------------------------------------------------+ 

