{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640154173747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640154173747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 15:22:53 2021 " "Processing started: Wed Dec 22 15:22:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640154173747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154173747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154173747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640154174094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640154174094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textlcd.v 1 1 " "Found 1 design units, including 1 entities, in source file textlcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 textLCD " "Found entity 1: textLCD" {  } { { "textLCD.v" "" { Text "C:/Users/user/Logic-circuit-and-design/term_project/quartus/textLCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_MEMORY " "Found entity 1: CPU_MEMORY" {  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tpj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tpj " "Found entity 1: tpj" {  } { { "tpj.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/tpj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_8bitx8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram_8bitx8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_8bitx8 " "Found entity 1: sram_8bitx8" {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit_ce_sharp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8bit_ce_sharp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit_ce_sharp " "Found entity 1: reg_8bit_ce_sharp" {  } { { "reg_8bit_ce_sharp.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/reg_8bit_ce_sharp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_to_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_to_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_to_CPU " "Found entity 1: RAM_to_CPU" {  } { { "RAM_to_CPU.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/RAM_to_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_4x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_4x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_4x1 " "Found entity 1: mux_8bit_4x1" {  } { { "mux_8bit_4x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ascii_to_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_address " "Found entity 1: ascii_to_address" {  } { { "ascii_to_address.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/ascii_to_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_comparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ascii_comparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_comparator " "Found entity 1: ascii_comparator" {  } { { "ascii_comparator.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/ascii_comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_8 " "Found entity 1: count_8" {  } { { "count_8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "count_4.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_16x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_16x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_16x1 " "Found entity 1: mux_8bit_16x1" {  } { { "mux_8bit_16x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_16x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count16 " "Found entity 1: count16" {  } { { "count16.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8bit_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit_ce " "Found entity 1: reg_8bit_ce" {  } { { "reg_8bit_ce.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/reg_8bit_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_5 " "Found entity 1: RAM_5" {  } { { "RAM_5.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/RAM_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demux_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demux_5 " "Found entity 1: demux_5" {  } { { "demux_5.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/demux_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_5 " "Found entity 1: count_5" {  } { { "count_5.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decre_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decre_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decre_4bit " "Found entity 1: decre_4bit" {  } { { "decre_4bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decre_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_2x1 " "Found entity 1: mux_8bit_2x1" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register " "Found entity 1: four_bit_register" {  } { { "four_bit_register.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/four_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_register " "Found entity 1: eight_bit_register" {  } { { "eight_bit_register.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/eight_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_alphabet.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_alphabet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_alphabet " "Found entity 1: decimal_to_alphabet" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/counter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_2bit " "Found entity 1: adder_8bit_2bit" {  } { { "adder_8bit_2bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_8bit_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/counter2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bit " "Found entity 1: or_8bit" {  } { { "or_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/or_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittobus_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bittobus_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bitToBus_8bit " "Found entity 1: bitToBus_8bit" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b_8bit " "Found entity 1: d2b_8bit" {  } { { "d2b_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/d2b_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file input_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 INPUT_MODULE " "Found entity 1: INPUT_MODULE" {  } { { "INPUT_MODULE.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/INPUT_MODULE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decre_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decre_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decre_2bit " "Found entity 1: decre_2bit" {  } { { "decre_2bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decre_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_4bit " "Found entity 1: adder_8bit_4bit" {  } { { "adder_8bit_4bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_8bit_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_to_ascii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file convert_to_ascii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONVERT_TO_ASCII " "Found entity 1: CONVERT_TO_ASCII" {  } { { "CONVERT_TO_ASCII.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CONVERT_TO_ASCII.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_8bit " "Found entity 1: adder_8bit_8bit" {  } { { "adder_8bit_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_8bit_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PROJECT " "Found entity 1: PROJECT" {  } { { "PROJECT.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/PROJECT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shw_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shw_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shw_module " "Found entity 1: shw_module" {  } { { "shw_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/shw_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg " "Found entity 1: b2seg" {  } { { "b2seg.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/b2seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_ascii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file is_ascii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 is_ascii " "Found entity 1: is_ascii" {  } { { "is_ascii.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/is_ascii.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mov_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mov_module " "Found entity 1: mov_module" {  } { { "mov_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mov_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_module " "Found entity 1: add_module" {  } { { "add_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/add_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_subtractor_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_8bit " "Found entity 1: adder_subtractor_8bit" {  } { { "adder_subtractor_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_subtractor_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154179994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154179994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8bit_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_8bit_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_8bit_2bit " "Found entity 1: and_8bit_2bit" {  } { { "and_8bit_2bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/and_8bit_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154180009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154180009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sub_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sub_module " "Found entity 1: sub_module" {  } { { "sub_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sub_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154180009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154180009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_8bit " "Found entity 1: trigger_8bit" {  } { { "trigger_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/trigger_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154180009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154180009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decre_3bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decre_3bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decre_3bit " "Found entity 1: decre_3bit" {  } { { "decre_3bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decre_3bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640154180009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154180009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_MEMORY " "Elaborating entity \"CPU_MEMORY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640154180041 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "CE_out2\[2..0\] CE_out " "Bus \"CE_out2\[2..0\]\" found using same base name as \"CE_out\", which might lead to a name conflict." {  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 144 1400 1600 304 "inst10" "" } { 144 1400 1600 304 "inst10" "" } { 144 1400 1600 304 "inst10" "" } { 144 1400 1600 304 "inst10" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640154180041 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CE_out " "Converted elements in bus name \"CE_out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CE_out\[2..0\] CE_out2..0 " "Converted element name(s) from \"CE_out\[2..0\]\" to \"CE_out2..0\"" {  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 144 1400 1600 304 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180041 ""}  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 144 1400 1600 304 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640154180041 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CE_out2 " "Converted elements in bus name \"CE_out2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CE_out2\[2..0\] CE_out22..0 " "Converted element name(s) from \"CE_out2\[2..0\]\" to \"CE_out22..0\"" {  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 144 1400 1600 304 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180041 ""}  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 144 1400 1600 304 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640154180041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shw_module shw_module:inst4 " "Elaborating entity \"shw_module\" for hierarchy \"shw_module:inst4\"" {  } { { "CPU_MEMORY.bdf" "inst4" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 736 600 800 1056 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180056 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "shw_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/shw_module.bdf" { { 392 696 744 424 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "shw_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/shw_module.bdf" { { 512 704 752 544 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst18 " "Block or symbol \"NOT\" of instance \"inst18\" overlaps another block or symbol" {  } { { "shw_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/shw_module.bdf" { { 632 704 752 664 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst24 " "Block or symbol \"NOT\" of instance \"inst24\" overlaps another block or symbol" {  } { { "shw_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/shw_module.bdf" { { 864 712 760 896 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg shw_module:inst4\|b2seg:inst44 " "Elaborating entity \"b2seg\" for hierarchy \"shw_module:inst4\|b2seg:inst44\"" {  } { { "shw_module.bdf" "inst44" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/shw_module.bdf" { { 1696 1616 1760 1856 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 shw_module:inst4\|b2seg:inst44\|mx_2x1:inst " "Elaborating entity \"mx_2x1\" for hierarchy \"shw_module:inst4\|b2seg:inst44\|mx_2x1:inst\"" {  } { { "b2seg.bdf" "inst" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/b2seg.bdf" { { 104 1200 1312 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_register shw_module:inst4\|eight_bit_register:inst1 " "Elaborating entity \"eight_bit_register\" for hierarchy \"shw_module:inst4\|eight_bit_register:inst1\"" {  } { { "shw_module.bdf" "inst1" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/shw_module.bdf" { { 1520 160 320 1648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_register shw_module:inst4\|eight_bit_register:inst1\|four_bit_register:inst " "Elaborating entity \"four_bit_register\" for hierarchy \"shw_module:inst4\|eight_bit_register:inst1\|four_bit_register:inst\"" {  } { { "eight_bit_register.bdf" "inst" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/eight_bit_register.bdf" { { 56 272 432 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_8 shw_module:inst4\|count_8:inst3 " "Elaborating entity \"count_8\" for hierarchy \"shw_module:inst4\|count_8:inst3\"" {  } { { "shw_module.bdf" "inst3" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/shw_module.bdf" { { 288 352 536 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8bit_2x1 mux_8bit_2x1:inst3 " "Elaborating entity \"mux_8bit_2x1\" for hierarchy \"mux_8bit_2x1:inst3\"" {  } { { "CPU_MEMORY.bdf" "inst3" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 344 680 832 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst2 " "Block or symbol \"AND2\" of instance \"inst2\" overlaps another block or symbol" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_2x1.bdf" { { -136 792 856 -88 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst10 " "Block or symbol \"OR2\" of instance \"inst10\" overlaps another block or symbol" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_2x1.bdf" { { 160 1280 1344 208 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst20 " "Block or symbol \"OR2\" of instance \"inst20\" overlaps another block or symbol" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_2x1.bdf" { { 240 1280 1344 288 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst23 " "Block or symbol \"OR2\" of instance \"inst23\" overlaps another block or symbol" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_2x1.bdf" { { 384 1280 1344 432 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_ascii is_ascii:inst7 " "Elaborating entity \"is_ascii\" for hierarchy \"is_ascii:inst7\"" {  } { { "CPU_MEMORY.bdf" "inst7" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 440 392 616 536 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_to_CPU RAM_to_CPU:inst1 " "Elaborating entity \"RAM_to_CPU\" for hierarchy \"RAM_to_CPU:inst1\"" {  } { { "CPU_MEMORY.bdf" "inst1" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 264 -344 -120 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit_ce_sharp RAM_to_CPU:inst1\|reg_8bit_ce_sharp:inst44 " "Elaborating entity \"reg_8bit_ce_sharp\" for hierarchy \"RAM_to_CPU:inst1\|reg_8bit_ce_sharp:inst44\"" {  } { { "RAM_to_CPU.bdf" "inst44" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/RAM_to_CPU.bdf" { { 80 552 704 208 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_8bitx8 sram_8bitx8:inst10 " "Elaborating entity \"sram_8bitx8\" for hierarchy \"sram_8bitx8:inst10\"" {  } { { "CPU_MEMORY.bdf" "inst10" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 144 1400 1600 304 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "CE_out2\[2..0\] CE_out " "Bus \"CE_out2\[2..0\]\" found using same base name as \"CE_out\", which might lead to a name conflict." {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "CE_out2\[2..0\] CE_out " "Bus \"CE_out2\[2..0\]\" found using same base name as \"CE_out\", which might lead to a name conflict." {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1376 640 720 1393 "CE_out2\[2..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "CE_out2\[1..0\] CE_out " "Bus \"CE_out2\[1..0\]\" found using same base name as \"CE_out\", which might lead to a name conflict." {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 1152 704 721 1392 "CE_out2\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "CE_out2\[2\] CE_out " "Bus \"CE_out2\[2\]\" found using same base name as \"CE_out\", which might lead to a name conflict." {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } { 792 1016 1033 1392 "CE_out2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CE_out " "Converted elements in bus name \"CE_out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CE_out\[2..0\] CE_out2..0 " "Converted element name(s) from \"CE_out\[2..0\]\" to \"CE_out2..0\"" {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1344 464 632 1360 "CE_out\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180059 ""}  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1344 464 632 1360 "CE_out\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CE_out2 " "Converted elements in bus name \"CE_out2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CE_out2\[2..0\] CE_out22..0 " "Converted element name(s) from \"CE_out2\[2..0\]\" to \"CE_out22..0\"" {  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180059 ""}  } { { "sram_8bitx8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 1384 464 640 1400 "CE_out2\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8bit_4x1 sram_8bitx8:inst10\|mux_8bit_4x1:inst11 " "Elaborating entity \"mux_8bit_4x1\" for hierarchy \"sram_8bitx8:inst10\|mux_8bit_4x1:inst11\"" {  } { { "sram_8bitx8.bdf" "inst11" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 456 760 912 584 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit_ce sram_8bitx8:inst10\|reg_8bit_ce:inst " "Elaborating entity \"reg_8bit_ce\" for hierarchy \"sram_8bitx8:inst10\|reg_8bit_ce:inst\"" {  } { { "sram_8bitx8.bdf" "inst" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 72 288 440 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux sram_8bitx8:inst10\|demux:inst99 " "Elaborating entity \"demux\" for hierarchy \"sram_8bitx8:inst10\|demux:inst99\"" {  } { { "sram_8bitx8.bdf" "inst99" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sram_8bitx8.bdf" { { 256 -264 -80 576 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_module sub_module:inst13 " "Elaborating entity \"sub_module\" for hierarchy \"sub_module:inst13\"" {  } { { "CPU_MEMORY.bdf" "inst13" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 16 664 824 144 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "sub_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sub_module.bdf" { { 152 272 440 168 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_8bit_2bit sub_module:inst13\|and_8bit_2bit:inst2 " "Elaborating entity \"and_8bit_2bit\" for hierarchy \"sub_module:inst13\|and_8bit_2bit:inst2\"" {  } { { "sub_module.bdf" "inst2" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sub_module.bdf" { { 200 768 928 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBus_8bit sub_module:inst13\|and_8bit_2bit:inst2\|bitToBus_8bit:inst8 " "Elaborating entity \"bitToBus_8bit\" for hierarchy \"sub_module:inst13\|and_8bit_2bit:inst2\|bitToBus_8bit:inst8\"" {  } { { "and_8bit_2bit.bdf" "inst8" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/and_8bit_2bit.bdf" { { 224 936 1080 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Din " "Converted elements in bus name \"Din\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[0\] Din0 " "Converted element name(s) from \"Din\[0\]\" to \"Din0\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 280 424 576 297 "Din\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180074 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[7\] Din7 " "Converted element name(s) from \"Din\[7\]\" to \"Din7\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 64 440 576 81 "Din\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180074 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[1\] Din1 " "Converted element name(s) from \"Din\[1\]\" to \"Din1\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 256 424 576 273 "Din\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180074 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[6\] Din6 " "Converted element name(s) from \"Din\[6\]\" to \"Din6\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 88 440 576 105 "Din\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180074 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[5\] Din5 " "Converted element name(s) from \"Din\[5\]\" to \"Din5\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 112 440 576 129 "Din\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180074 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[2\] Din2 " "Converted element name(s) from \"Din\[2\]\" to \"Din2\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 232 424 576 249 "Din\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180074 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[3\] Din3 " "Converted element name(s) from \"Din\[3\]\" to \"Din3\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 200 424 576 217 "Din\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180074 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[4\] Din4 " "Converted element name(s) from \"Din\[4\]\" to \"Din4\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 160 440 576 177 "Din\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180074 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[7..0\] Din7..0 " "Converted element name(s) from \"Din\[7..0\]\" to \"Din7..0\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 29 560 577 104 "Din\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640154180074 ""}  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 280 424 576 297 "Din\[0\]" "" } { 64 440 576 81 "Din\[7\]" "" } { 256 424 576 273 "Din\[1\]" "" } { 88 440 576 105 "Din\[6\]" "" } { 112 440 576 129 "Din\[5\]" "" } { 232 424 576 249 "Din\[2\]" "" } { 200 424 576 217 "Din\[3\]" "" } { 160 440 576 177 "Din\[4\]" "" } { 29 560 577 104 "Din\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor_8bit sub_module:inst13\|adder_subtractor_8bit:inst " "Elaborating entity \"adder_subtractor_8bit\" for hierarchy \"sub_module:inst13\|adder_subtractor_8bit:inst\"" {  } { { "sub_module.bdf" "inst" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/sub_module.bdf" { { 216 576 704 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder sub_module:inst13\|adder_subtractor_8bit:inst\|full_adder:inst8 " "Elaborating entity \"full_adder\" for hierarchy \"sub_module:inst13\|adder_subtractor_8bit:inst\|full_adder:inst8\"" {  } { { "adder_subtractor_8bit.bdf" "inst8" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_subtractor_8bit.bdf" { { 800 304 400 896 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder sub_module:inst13\|adder_subtractor_8bit:inst\|full_adder:inst8\|half_adder:inst " "Elaborating entity \"half_adder\" for hierarchy \"sub_module:inst13\|adder_subtractor_8bit:inst\|full_adder:inst8\|half_adder:inst\"" {  } { { "full_adder.bdf" "inst" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { { 32 256 352 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_comparator ascii_comparator:inst2 " "Elaborating entity \"ascii_comparator\" for hierarchy \"ascii_comparator:inst2\"" {  } { { "CPU_MEMORY.bdf" "inst2" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { -40 248 448 88 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_8bit trigger_8bit:inst16 " "Elaborating entity \"trigger_8bit\" for hierarchy \"trigger_8bit:inst16\"" {  } { { "CPU_MEMORY.bdf" "inst16" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { -40 24 184 56 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov_module mov_module:inst11 " "Elaborating entity \"mov_module\" for hierarchy \"mov_module:inst11\"" {  } { { "CPU_MEMORY.bdf" "inst11" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 160 664 824 256 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_module add_module:inst5 " "Elaborating entity \"add_module\" for hierarchy \"add_module:inst5\"" {  } { { "CPU_MEMORY.bdf" "inst5" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { -128 664 824 0 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180090 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "reg_8bit_ce inst5 " "Block or symbol \"reg_8bit_ce\" of instance \"inst5\" overlaps another block or symbol" {  } { { "add_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/add_module.bdf" { { 328 72 224 456 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640154180090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_to_address ascii_to_address:inst8 " "Elaborating entity \"ascii_to_address\" for hierarchy \"ascii_to_address:inst8\"" {  } { { "CPU_MEMORY.bdf" "inst8" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 176 1080 1264 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decre_4bit ascii_to_address:inst8\|decre_4bit:inst " "Elaborating entity \"decre_4bit\" for hierarchy \"ascii_to_address:inst8\|decre_4bit:inst\"" {  } { { "ascii_to_address.bdf" "inst" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/ascii_to_address.bdf" { { 256 568 728 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640154180090 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst18 " "Primitive \"AND2\" of instance \"inst18\" not used" {  } { { "decre_4bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decre_4bit.bdf" { { 376 1768 1832 424 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1640154180090 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst19 " "Primitive \"AND2\" of instance \"inst19\" not used" {  } { { "decre_4bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decre_4bit.bdf" { { 440 1768 1832 488 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1640154180090 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst20 " "Primitive \"OR2\" of instance \"inst20\" not used" {  } { { "decre_4bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decre_4bit.bdf" { { 408 1872 1936 456 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1640154180090 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "g GND " "Pin \"g\" is stuck at GND" {  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 984 872 1048 1000 "g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640154180616 "|CPU_MEMORY|g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640154180616 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM5\[7\] " "No output dependent on input pin \"RAM5\[7\]\"" {  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 320 -584 -416 336 "RAM5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640154180768 "|CPU_MEMORY|RAM5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM5\[6\] " "No output dependent on input pin \"RAM5\[6\]\"" {  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 320 -584 -416 336 "RAM5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640154180768 "|CPU_MEMORY|RAM5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM5\[5\] " "No output dependent on input pin \"RAM5\[5\]\"" {  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 320 -584 -416 336 "RAM5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640154180768 "|CPU_MEMORY|RAM5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM5\[4\] " "No output dependent on input pin \"RAM5\[4\]\"" {  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 320 -584 -416 336 "RAM5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640154180768 "|CPU_MEMORY|RAM5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAM5\[3\] " "No output dependent on input pin \"RAM5\[3\]\"" {  } { { "CPU_MEMORY.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CPU_MEMORY.bdf" { { 320 -584 -416 336 "RAM5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640154180768 "|CPU_MEMORY|RAM5[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640154180768 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "372 " "Implemented 372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640154180768 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640154180768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640154180768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640154180768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640154180809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 15:23:00 2021 " "Processing ended: Wed Dec 22 15:23:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640154180809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640154180809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640154180809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640154180809 ""}
