#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x60eea17cd570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x60eea17cb1e0 .scope module, "testbench" "testbench" 3 81;
 .timescale 0 0;
v0x60eea1807d90_0 .net "DataAdr", 31 0, v0x60eea17fe570_0;  1 drivers
v0x60eea1807e70_0 .net "MemWrite", 0 0, L_0x60eea1808380;  1 drivers
v0x60eea1807f30_0 .net "WriteData", 31 0, L_0x60eea1819c20;  1 drivers
v0x60eea1807fd0_0 .var "clk", 0 0;
v0x60eea1808070_0 .var "reset", 0 0;
E_0x60eea17a9890 .event negedge, v0x60eea17fa7e0_0;
S_0x60eea17dee10 .scope module, "dut" "top" 3 90, 3 122 0, S_0x60eea17cb1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x60eea1807630_0 .net "DataAdr", 31 0, v0x60eea17fe570_0;  alias, 1 drivers
v0x60eea1807710_0 .net "Instr", 31 0, L_0x60eea1808e50;  1 drivers
v0x60eea18077d0_0 .net "MemWrite", 0 0, L_0x60eea1808380;  alias, 1 drivers
v0x60eea1807900_0 .net "PC", 31 0, v0x60eea18024f0_0;  1 drivers
v0x60eea18079a0_0 .net "ReadData", 31 0, L_0x60eea181db60;  1 drivers
v0x60eea1807af0_0 .net "WriteData", 31 0, L_0x60eea1819c20;  alias, 1 drivers
v0x60eea1807bb0_0 .net "clk", 0 0, v0x60eea1807fd0_0;  1 drivers
v0x60eea1807c50_0 .net "reset", 0 0, v0x60eea1808070_0;  1 drivers
S_0x60eea17b7780 .scope module, "dmem" "dmem" 3 132, 3 401 0, S_0x60eea17dee10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x60eea181db60 .functor BUFZ 32, L_0x60eea181d9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60eea17cddc0 .array "RAM", 0 63, 31 0;
v0x60eea174cdb0_0 .net *"_ivl_0", 31 0, L_0x60eea181d9d0;  1 drivers
v0x60eea17b4990_0 .net *"_ivl_3", 29 0, L_0x60eea181da70;  1 drivers
v0x60eea17fa700_0 .net "a", 31 0, v0x60eea17fe570_0;  alias, 1 drivers
v0x60eea17fa7e0_0 .net "clk", 0 0, v0x60eea1807fd0_0;  alias, 1 drivers
v0x60eea17fa8a0_0 .net "rd", 31 0, L_0x60eea181db60;  alias, 1 drivers
v0x60eea17fa980_0 .net "wd", 31 0, L_0x60eea1819c20;  alias, 1 drivers
v0x60eea17faa60_0 .net "we", 0 0, L_0x60eea1808380;  alias, 1 drivers
E_0x60eea17a9ba0 .event posedge, v0x60eea17fa7e0_0;
L_0x60eea181d9d0 .array/port v0x60eea17cddc0, L_0x60eea181da70;
L_0x60eea181da70 .part v0x60eea17fe570_0, 2, 30;
S_0x60eea17fabc0 .scope module, "imem" "imem" 3 131, 3 390 0, S_0x60eea17dee10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x60eea1808e50 .functor BUFZ 32, L_0x60eea181d7f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60eea17fad70 .array "RAM", 0 63, 31 0;
v0x60eea17fae50_0 .net *"_ivl_0", 31 0, L_0x60eea181d7f0;  1 drivers
v0x60eea17faf30_0 .net *"_ivl_3", 29 0, L_0x60eea181d890;  1 drivers
v0x60eea17faff0_0 .net "a", 31 0, v0x60eea18024f0_0;  alias, 1 drivers
v0x60eea17fb0d0_0 .net "rd", 31 0, L_0x60eea1808e50;  alias, 1 drivers
L_0x60eea181d7f0 .array/port v0x60eea17fad70, L_0x60eea181d890;
L_0x60eea181d890 .part v0x60eea18024f0_0, 2, 30;
S_0x60eea17fb260 .scope module, "rvsingle" "riscvsingle" 3 129, 3 135 0, S_0x60eea17dee10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x60eea18065b0_0 .net "ALUControl", 4 0, v0x60eea17fb960_0;  1 drivers
v0x60eea1806690_0 .net "ALUResult", 31 0, v0x60eea17fe570_0;  alias, 1 drivers
v0x60eea18067e0_0 .net "ALUSrc", 0 0, L_0x60eea18082e0;  1 drivers
v0x60eea1806910_0 .net "ImmSrc", 1 0, L_0x60eea1808240;  1 drivers
v0x60eea1806a40_0 .net "Instr", 31 0, L_0x60eea1808e50;  alias, 1 drivers
v0x60eea1806b00_0 .net "Jump", 0 0, L_0x60eea18086d0;  1 drivers
v0x60eea1806ba0_0 .net "MemWrite", 0 0, L_0x60eea1808380;  alias, 1 drivers
v0x60eea1806c40_0 .net "PC", 31 0, v0x60eea18024f0_0;  alias, 1 drivers
v0x60eea1806d00_0 .net "PCSrc", 0 0, L_0x60eea18089b0;  1 drivers
v0x60eea1806e30_0 .net "ReadData", 31 0, L_0x60eea181db60;  alias, 1 drivers
v0x60eea1806ef0_0 .net "RegWrite", 0 0, L_0x60eea18081a0;  1 drivers
v0x60eea1807020_0 .net "ResultSrc", 1 0, L_0x60eea18084b0;  1 drivers
v0x60eea1807170_0 .net "WriteData", 31 0, L_0x60eea1819c20;  alias, 1 drivers
v0x60eea18072c0_0 .net "Zero", 0 0, L_0x60eea181d280;  1 drivers
v0x60eea1807360_0 .net "clk", 0 0, v0x60eea1807fd0_0;  alias, 1 drivers
v0x60eea1807490_0 .net "reset", 0 0, v0x60eea1808070_0;  alias, 1 drivers
L_0x60eea1808b40 .part L_0x60eea1808e50, 0, 7;
L_0x60eea1808c70 .part L_0x60eea1808e50, 12, 3;
L_0x60eea1808d10 .part L_0x60eea1808e50, 25, 7;
S_0x60eea17fb560 .scope module, "c" "controller" 3 147, 3 158 0, S_0x60eea17fb260;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 5 "ALUControl";
L_0x60eea1808940 .functor AND 1, L_0x60eea1808550, L_0x60eea181d280, C4<1>, C4<1>;
L_0x60eea18089b0 .functor OR 1, L_0x60eea1808940, L_0x60eea18086d0, C4<0>, C4<0>;
v0x60eea17fcb00_0 .net "ALUControl", 4 0, v0x60eea17fb960_0;  alias, 1 drivers
v0x60eea17fcc10_0 .net "ALUOp", 1 0, L_0x60eea1808630;  1 drivers
v0x60eea17fccb0_0 .net "ALUSrc", 0 0, L_0x60eea18082e0;  alias, 1 drivers
v0x60eea17fcd80_0 .net "Branch", 0 0, L_0x60eea1808550;  1 drivers
v0x60eea17fce50_0 .net "ImmSrc", 1 0, L_0x60eea1808240;  alias, 1 drivers
v0x60eea17fcf40_0 .net "Jump", 0 0, L_0x60eea18086d0;  alias, 1 drivers
v0x60eea17fd010_0 .net "MemWrite", 0 0, L_0x60eea1808380;  alias, 1 drivers
v0x60eea17fd100_0 .net "PCSrc", 0 0, L_0x60eea18089b0;  alias, 1 drivers
v0x60eea17fd1a0_0 .net "RegWrite", 0 0, L_0x60eea18081a0;  alias, 1 drivers
v0x60eea17fd2d0_0 .net "ResultSrc", 1 0, L_0x60eea18084b0;  alias, 1 drivers
v0x60eea17fd3a0_0 .net "Zero", 0 0, L_0x60eea181d280;  alias, 1 drivers
v0x60eea17fd440_0 .net *"_ivl_0", 0 0, L_0x60eea1808940;  1 drivers
v0x60eea17fd4e0_0 .net "funct3", 2 0, L_0x60eea1808c70;  1 drivers
v0x60eea17fd5b0_0 .net "funct7", 6 0, L_0x60eea1808d10;  1 drivers
v0x60eea17fd680_0 .net "op", 6 0, L_0x60eea1808b40;  1 drivers
S_0x60eea17fb740 .scope module, "ad" "aludec" 3 177, 3 215 0, S_0x60eea17fb560;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 5 "ALUControl";
v0x60eea17fb960_0 .var "ALUControl", 4 0;
v0x60eea17fba60_0 .net "ALUOp", 1 0, L_0x60eea1808630;  alias, 1 drivers
v0x60eea17fbb40_0 .net "funct3", 2 0, L_0x60eea1808c70;  alias, 1 drivers
v0x60eea17fbc00_0 .net "funct7", 6 0, L_0x60eea1808d10;  alias, 1 drivers
E_0x60eea17708c0 .event anyedge, v0x60eea17fba60_0, v0x60eea17fbb40_0, v0x60eea17fbc00_0;
S_0x60eea17fbd90 .scope module, "md" "maindec" 3 173, 3 182 0, S_0x60eea17fb560;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0x60eea17fc0e0_0 .net "ALUOp", 1 0, L_0x60eea1808630;  alias, 1 drivers
v0x60eea17fc1c0_0 .net "ALUSrc", 0 0, L_0x60eea18082e0;  alias, 1 drivers
v0x60eea17fc260_0 .net "Branch", 0 0, L_0x60eea1808550;  alias, 1 drivers
v0x60eea17fc330_0 .net "ImmSrc", 1 0, L_0x60eea1808240;  alias, 1 drivers
v0x60eea17fc410_0 .net "Jump", 0 0, L_0x60eea18086d0;  alias, 1 drivers
v0x60eea17fc520_0 .net "MemWrite", 0 0, L_0x60eea1808380;  alias, 1 drivers
v0x60eea17fc5c0_0 .net "RegWrite", 0 0, L_0x60eea18081a0;  alias, 1 drivers
v0x60eea17fc660_0 .net "ResultSrc", 1 0, L_0x60eea18084b0;  alias, 1 drivers
v0x60eea17fc740_0 .net *"_ivl_10", 10 0, v0x60eea17fc820_0;  1 drivers
v0x60eea17fc820_0 .var "controls", 10 0;
v0x60eea17fc900_0 .net "op", 6 0, L_0x60eea1808b40;  alias, 1 drivers
E_0x60eea17e39b0 .event anyedge, v0x60eea17fc900_0;
L_0x60eea18081a0 .part v0x60eea17fc820_0, 10, 1;
L_0x60eea1808240 .part v0x60eea17fc820_0, 8, 2;
L_0x60eea18082e0 .part v0x60eea17fc820_0, 7, 1;
L_0x60eea1808380 .part v0x60eea17fc820_0, 6, 1;
L_0x60eea18084b0 .part v0x60eea17fc820_0, 4, 2;
L_0x60eea1808550 .part v0x60eea17fc820_0, 3, 1;
L_0x60eea1808630 .part v0x60eea17fc820_0, 1, 2;
L_0x60eea18086d0 .part v0x60eea17fc820_0, 0, 1;
S_0x60eea17fd920 .scope module, "dp" "datapath" 3 151, 3 272 0, S_0x60eea17fb260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 5 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v0x60eea1805270_0 .net "ALUControl", 4 0, v0x60eea17fb960_0;  alias, 1 drivers
v0x60eea1805350_0 .net "ALUResult", 31 0, v0x60eea17fe570_0;  alias, 1 drivers
v0x60eea1805410_0 .net "ALUSrc", 0 0, L_0x60eea18082e0;  alias, 1 drivers
v0x60eea18054b0_0 .net "ImmExt", 31 0, L_0x60eea181cd90;  1 drivers
v0x60eea1805550_0 .net "ImmSrc", 1 0, L_0x60eea1808240;  alias, 1 drivers
v0x60eea1805660_0 .net "Instr", 31 0, L_0x60eea1808e50;  alias, 1 drivers
v0x60eea1805720_0 .net "PC", 31 0, v0x60eea18024f0_0;  alias, 1 drivers
v0x60eea18057c0_0 .net "PCNext", 31 0, L_0x60eea1819110;  1 drivers
v0x60eea1805880_0 .net "PCPlus4", 31 0, L_0x60eea1808db0;  1 drivers
v0x60eea18059d0_0 .net "PCSrc", 0 0, L_0x60eea18089b0;  alias, 1 drivers
v0x60eea1805a70_0 .net "PCTarget", 31 0, L_0x60eea1818f60;  1 drivers
v0x60eea1805b80_0 .net "ReadData", 31 0, L_0x60eea181db60;  alias, 1 drivers
v0x60eea1805c90_0 .net "RegWrite", 0 0, L_0x60eea18081a0;  alias, 1 drivers
v0x60eea1805d30_0 .net "Result", 31 0, L_0x60eea181d6b0;  1 drivers
v0x60eea1805e40_0 .net "ResultSrc", 1 0, L_0x60eea18084b0;  alias, 1 drivers
v0x60eea1805f00_0 .net "SrcA", 31 0, L_0x60eea1819510;  1 drivers
v0x60eea1806010_0 .net "SrcB", 31 0, L_0x60eea181cfc0;  1 drivers
v0x60eea1806120_0 .net "WriteData", 31 0, L_0x60eea1819c20;  alias, 1 drivers
v0x60eea18061e0_0 .net "Zero", 0 0, L_0x60eea181d280;  alias, 1 drivers
v0x60eea18062d0_0 .net "clk", 0 0, v0x60eea1807fd0_0;  alias, 1 drivers
v0x60eea1806370_0 .net "reset", 0 0, v0x60eea1808070_0;  alias, 1 drivers
L_0x60eea1819d70 .part L_0x60eea1808e50, 15, 5;
L_0x60eea1819e10 .part L_0x60eea1808e50, 20, 5;
L_0x60eea1819fc0 .part L_0x60eea1808e50, 7, 5;
L_0x60eea181cf20 .part L_0x60eea1808e50, 7, 25;
S_0x60eea17fdc30 .scope module, "alu" "alu" 3 302, 3 459 0, S_0x60eea17fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x79fe02240498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60eea17fe190_0 .net/2u *"_ivl_0", 31 0, L_0x79fe02240498;  1 drivers
v0x60eea17fe290_0 .net "a", 31 0, L_0x60eea1819510;  alias, 1 drivers
v0x60eea17fe370_0 .net "alucontrol", 4 0, v0x60eea17fb960_0;  alias, 1 drivers
v0x60eea17fe490_0 .net "b", 31 0, L_0x60eea181cfc0;  alias, 1 drivers
v0x60eea17fe570_0 .var "result", 31 0;
v0x60eea17fe680_0 .net "zero", 0 0, L_0x60eea181d280;  alias, 1 drivers
E_0x60eea17e3970 .event anyedge, v0x60eea17fb960_0, v0x60eea17fe290_0, v0x60eea17fe490_0, v0x60eea17fe090_0;
L_0x60eea181d280 .cmp/eq 32, v0x60eea17fe570_0, L_0x79fe02240498;
S_0x60eea17fde90 .scope begin, "$unm_blk_7" "$unm_blk_7" 3 465, 3 465 0, S_0x60eea17fdc30;
 .timescale 0 0;
v0x60eea17fe090_0 .var "shamt", 4 0;
S_0x60eea17fe7b0 .scope module, "ext" "extend" 3 298, 3 332 0, S_0x60eea17fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
L_0x79fe022402a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60eea17fea00_0 .net/2u *"_ivl_0", 1 0, L_0x79fe022402a0;  1 drivers
v0x60eea17feb00_0 .net *"_ivl_10", 31 0, L_0x60eea181a750;  1 drivers
L_0x79fe022402e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60eea17febe0_0 .net/2u *"_ivl_12", 1 0, L_0x79fe022402e8;  1 drivers
v0x60eea17feca0_0 .net *"_ivl_14", 0 0, L_0x60eea181a890;  1 drivers
v0x60eea17fed60_0 .net *"_ivl_17", 0 0, L_0x60eea181a9c0;  1 drivers
v0x60eea17fee90_0 .net *"_ivl_18", 19 0, L_0x60eea181aa60;  1 drivers
v0x60eea17fef70_0 .net *"_ivl_2", 0 0, L_0x60eea181a060;  1 drivers
v0x60eea17ff030_0 .net *"_ivl_21", 6 0, L_0x60eea181ae60;  1 drivers
v0x60eea17ff110_0 .net *"_ivl_23", 4 0, L_0x60eea181af00;  1 drivers
v0x60eea17ff280_0 .net *"_ivl_24", 31 0, L_0x60eea181b000;  1 drivers
L_0x79fe02240330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x60eea17ff360_0 .net/2u *"_ivl_26", 1 0, L_0x79fe02240330;  1 drivers
v0x60eea17ff440_0 .net *"_ivl_28", 0 0, L_0x60eea181b0d0;  1 drivers
v0x60eea17ff500_0 .net *"_ivl_31", 0 0, L_0x60eea181b230;  1 drivers
v0x60eea17ff5e0_0 .net *"_ivl_32", 19 0, L_0x60eea181b2d0;  1 drivers
v0x60eea17ff6c0_0 .net *"_ivl_35", 0 0, L_0x60eea181b810;  1 drivers
v0x60eea17ff7a0_0 .net *"_ivl_37", 5 0, L_0x60eea181b8b0;  1 drivers
v0x60eea17ff880_0 .net *"_ivl_39", 3 0, L_0x60eea181ba10;  1 drivers
L_0x79fe02240378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60eea17ff960_0 .net/2u *"_ivl_40", 0 0, L_0x79fe02240378;  1 drivers
v0x60eea17ffa40_0 .net *"_ivl_42", 31 0, L_0x60eea181bb10;  1 drivers
L_0x79fe022403c0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x60eea17ffb20_0 .net/2u *"_ivl_44", 1 0, L_0x79fe022403c0;  1 drivers
v0x60eea17ffc00_0 .net *"_ivl_46", 0 0, L_0x60eea181bdc0;  1 drivers
v0x60eea17ffcc0_0 .net *"_ivl_49", 0 0, L_0x60eea181beb0;  1 drivers
v0x60eea17ffda0_0 .net *"_ivl_5", 0 0, L_0x60eea181a150;  1 drivers
v0x60eea17ffe80_0 .net *"_ivl_50", 11 0, L_0x60eea181bd20;  1 drivers
v0x60eea17fff60_0 .net *"_ivl_53", 7 0, L_0x60eea181c160;  1 drivers
v0x60eea1800040_0 .net *"_ivl_55", 0 0, L_0x60eea181c2c0;  1 drivers
v0x60eea1800120_0 .net *"_ivl_57", 9 0, L_0x60eea181c360;  1 drivers
L_0x79fe02240408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60eea1800200_0 .net/2u *"_ivl_58", 0 0, L_0x79fe02240408;  1 drivers
v0x60eea18002e0_0 .net *"_ivl_6", 19 0, L_0x60eea181a1f0;  1 drivers
v0x60eea18003c0_0 .net *"_ivl_60", 31 0, L_0x60eea181c500;  1 drivers
L_0x79fe02240450 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60eea18004a0_0 .net *"_ivl_62", 31 0, L_0x79fe02240450;  1 drivers
v0x60eea1800580_0 .net *"_ivl_64", 31 0, L_0x60eea181c710;  1 drivers
v0x60eea1800660_0 .net *"_ivl_66", 31 0, L_0x60eea181c980;  1 drivers
v0x60eea1800950_0 .net *"_ivl_68", 31 0, L_0x60eea181cb10;  1 drivers
v0x60eea1800a30_0 .net *"_ivl_9", 11 0, L_0x60eea181a6b0;  1 drivers
v0x60eea1800b10_0 .net "immext", 31 0, L_0x60eea181cd90;  alias, 1 drivers
v0x60eea1800bf0_0 .net "immsrc", 1 0, L_0x60eea1808240;  alias, 1 drivers
v0x60eea1800cb0_0 .net "instr", 31 7, L_0x60eea181cf20;  1 drivers
L_0x60eea181a060 .cmp/eq 2, L_0x60eea1808240, L_0x79fe022402a0;
L_0x60eea181a150 .part L_0x60eea181cf20, 24, 1;
LS_0x60eea181a1f0_0_0 .concat [ 1 1 1 1], L_0x60eea181a150, L_0x60eea181a150, L_0x60eea181a150, L_0x60eea181a150;
LS_0x60eea181a1f0_0_4 .concat [ 1 1 1 1], L_0x60eea181a150, L_0x60eea181a150, L_0x60eea181a150, L_0x60eea181a150;
LS_0x60eea181a1f0_0_8 .concat [ 1 1 1 1], L_0x60eea181a150, L_0x60eea181a150, L_0x60eea181a150, L_0x60eea181a150;
LS_0x60eea181a1f0_0_12 .concat [ 1 1 1 1], L_0x60eea181a150, L_0x60eea181a150, L_0x60eea181a150, L_0x60eea181a150;
LS_0x60eea181a1f0_0_16 .concat [ 1 1 1 1], L_0x60eea181a150, L_0x60eea181a150, L_0x60eea181a150, L_0x60eea181a150;
LS_0x60eea181a1f0_1_0 .concat [ 4 4 4 4], LS_0x60eea181a1f0_0_0, LS_0x60eea181a1f0_0_4, LS_0x60eea181a1f0_0_8, LS_0x60eea181a1f0_0_12;
LS_0x60eea181a1f0_1_4 .concat [ 4 0 0 0], LS_0x60eea181a1f0_0_16;
L_0x60eea181a1f0 .concat [ 16 4 0 0], LS_0x60eea181a1f0_1_0, LS_0x60eea181a1f0_1_4;
L_0x60eea181a6b0 .part L_0x60eea181cf20, 13, 12;
L_0x60eea181a750 .concat [ 12 20 0 0], L_0x60eea181a6b0, L_0x60eea181a1f0;
L_0x60eea181a890 .cmp/eq 2, L_0x60eea1808240, L_0x79fe022402e8;
L_0x60eea181a9c0 .part L_0x60eea181cf20, 24, 1;
LS_0x60eea181aa60_0_0 .concat [ 1 1 1 1], L_0x60eea181a9c0, L_0x60eea181a9c0, L_0x60eea181a9c0, L_0x60eea181a9c0;
LS_0x60eea181aa60_0_4 .concat [ 1 1 1 1], L_0x60eea181a9c0, L_0x60eea181a9c0, L_0x60eea181a9c0, L_0x60eea181a9c0;
LS_0x60eea181aa60_0_8 .concat [ 1 1 1 1], L_0x60eea181a9c0, L_0x60eea181a9c0, L_0x60eea181a9c0, L_0x60eea181a9c0;
LS_0x60eea181aa60_0_12 .concat [ 1 1 1 1], L_0x60eea181a9c0, L_0x60eea181a9c0, L_0x60eea181a9c0, L_0x60eea181a9c0;
LS_0x60eea181aa60_0_16 .concat [ 1 1 1 1], L_0x60eea181a9c0, L_0x60eea181a9c0, L_0x60eea181a9c0, L_0x60eea181a9c0;
LS_0x60eea181aa60_1_0 .concat [ 4 4 4 4], LS_0x60eea181aa60_0_0, LS_0x60eea181aa60_0_4, LS_0x60eea181aa60_0_8, LS_0x60eea181aa60_0_12;
LS_0x60eea181aa60_1_4 .concat [ 4 0 0 0], LS_0x60eea181aa60_0_16;
L_0x60eea181aa60 .concat [ 16 4 0 0], LS_0x60eea181aa60_1_0, LS_0x60eea181aa60_1_4;
L_0x60eea181ae60 .part L_0x60eea181cf20, 18, 7;
L_0x60eea181af00 .part L_0x60eea181cf20, 0, 5;
L_0x60eea181b000 .concat [ 5 7 20 0], L_0x60eea181af00, L_0x60eea181ae60, L_0x60eea181aa60;
L_0x60eea181b0d0 .cmp/eq 2, L_0x60eea1808240, L_0x79fe02240330;
L_0x60eea181b230 .part L_0x60eea181cf20, 24, 1;
LS_0x60eea181b2d0_0_0 .concat [ 1 1 1 1], L_0x60eea181b230, L_0x60eea181b230, L_0x60eea181b230, L_0x60eea181b230;
LS_0x60eea181b2d0_0_4 .concat [ 1 1 1 1], L_0x60eea181b230, L_0x60eea181b230, L_0x60eea181b230, L_0x60eea181b230;
LS_0x60eea181b2d0_0_8 .concat [ 1 1 1 1], L_0x60eea181b230, L_0x60eea181b230, L_0x60eea181b230, L_0x60eea181b230;
LS_0x60eea181b2d0_0_12 .concat [ 1 1 1 1], L_0x60eea181b230, L_0x60eea181b230, L_0x60eea181b230, L_0x60eea181b230;
LS_0x60eea181b2d0_0_16 .concat [ 1 1 1 1], L_0x60eea181b230, L_0x60eea181b230, L_0x60eea181b230, L_0x60eea181b230;
LS_0x60eea181b2d0_1_0 .concat [ 4 4 4 4], LS_0x60eea181b2d0_0_0, LS_0x60eea181b2d0_0_4, LS_0x60eea181b2d0_0_8, LS_0x60eea181b2d0_0_12;
LS_0x60eea181b2d0_1_4 .concat [ 4 0 0 0], LS_0x60eea181b2d0_0_16;
L_0x60eea181b2d0 .concat [ 16 4 0 0], LS_0x60eea181b2d0_1_0, LS_0x60eea181b2d0_1_4;
L_0x60eea181b810 .part L_0x60eea181cf20, 0, 1;
L_0x60eea181b8b0 .part L_0x60eea181cf20, 18, 6;
L_0x60eea181ba10 .part L_0x60eea181cf20, 1, 4;
LS_0x60eea181bb10_0_0 .concat [ 1 4 6 1], L_0x79fe02240378, L_0x60eea181ba10, L_0x60eea181b8b0, L_0x60eea181b810;
LS_0x60eea181bb10_0_4 .concat [ 20 0 0 0], L_0x60eea181b2d0;
L_0x60eea181bb10 .concat [ 12 20 0 0], LS_0x60eea181bb10_0_0, LS_0x60eea181bb10_0_4;
L_0x60eea181bdc0 .cmp/eq 2, L_0x60eea1808240, L_0x79fe022403c0;
L_0x60eea181beb0 .part L_0x60eea181cf20, 24, 1;
LS_0x60eea181bd20_0_0 .concat [ 1 1 1 1], L_0x60eea181beb0, L_0x60eea181beb0, L_0x60eea181beb0, L_0x60eea181beb0;
LS_0x60eea181bd20_0_4 .concat [ 1 1 1 1], L_0x60eea181beb0, L_0x60eea181beb0, L_0x60eea181beb0, L_0x60eea181beb0;
LS_0x60eea181bd20_0_8 .concat [ 1 1 1 1], L_0x60eea181beb0, L_0x60eea181beb0, L_0x60eea181beb0, L_0x60eea181beb0;
L_0x60eea181bd20 .concat [ 4 4 4 0], LS_0x60eea181bd20_0_0, LS_0x60eea181bd20_0_4, LS_0x60eea181bd20_0_8;
L_0x60eea181c160 .part L_0x60eea181cf20, 5, 8;
L_0x60eea181c2c0 .part L_0x60eea181cf20, 13, 1;
L_0x60eea181c360 .part L_0x60eea181cf20, 14, 10;
LS_0x60eea181c500_0_0 .concat [ 1 10 1 8], L_0x79fe02240408, L_0x60eea181c360, L_0x60eea181c2c0, L_0x60eea181c160;
LS_0x60eea181c500_0_4 .concat [ 12 0 0 0], L_0x60eea181bd20;
L_0x60eea181c500 .concat [ 20 12 0 0], LS_0x60eea181c500_0_0, LS_0x60eea181c500_0_4;
L_0x60eea181c710 .functor MUXZ 32, L_0x79fe02240450, L_0x60eea181c500, L_0x60eea181bdc0, C4<>;
L_0x60eea181c980 .functor MUXZ 32, L_0x60eea181c710, L_0x60eea181bb10, L_0x60eea181b0d0, C4<>;
L_0x60eea181cb10 .functor MUXZ 32, L_0x60eea181c980, L_0x60eea181b000, L_0x60eea181a890, C4<>;
L_0x60eea181cd90 .functor MUXZ 32, L_0x60eea181cb10, L_0x60eea181a750, L_0x60eea181a060, C4<>;
S_0x60eea1800e10 .scope module, "pcadd4" "adder" 3 291, 3 326 0, S_0x60eea17fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x60eea1801040_0 .net "a", 31 0, v0x60eea18024f0_0;  alias, 1 drivers
L_0x79fe02240018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60eea1801100_0 .net "b", 31 0, L_0x79fe02240018;  1 drivers
v0x60eea18011c0_0 .net "y", 31 0, L_0x60eea1808db0;  alias, 1 drivers
L_0x60eea1808db0 .arith/sum 32, v0x60eea18024f0_0, L_0x79fe02240018;
S_0x60eea1801330 .scope module, "pcaddbranch" "adder" 3 292, 3 326 0, S_0x60eea17fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x60eea1801560_0 .net "a", 31 0, v0x60eea18024f0_0;  alias, 1 drivers
v0x60eea1801690_0 .net "b", 31 0, L_0x60eea181cd90;  alias, 1 drivers
v0x60eea1801750_0 .net "y", 31 0, L_0x60eea1818f60;  alias, 1 drivers
L_0x60eea1818f60 .arith/sum 32, v0x60eea18024f0_0, L_0x60eea181cd90;
S_0x60eea18018a0 .scope module, "pcmux" "mux2" 3 293, 3 374 0, S_0x60eea17fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x60eea1801ad0 .param/l "WIDTH" 0 3 374, +C4<00000000000000000000000000100000>;
v0x60eea1801ba0_0 .net "d0", 31 0, L_0x60eea1808db0;  alias, 1 drivers
v0x60eea1801c90_0 .net "d1", 31 0, L_0x60eea1818f60;  alias, 1 drivers
v0x60eea1801d60_0 .net "s", 0 0, L_0x60eea18089b0;  alias, 1 drivers
v0x60eea1801e60_0 .net "y", 31 0, L_0x60eea1819110;  alias, 1 drivers
L_0x60eea1819110 .functor MUXZ 32, L_0x60eea1808db0, L_0x60eea1818f60, L_0x60eea18089b0, C4<>;
S_0x60eea1801f90 .scope module, "pcreg" "flopr" 3 290, 3 364 0, S_0x60eea17fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x60eea1802170 .param/l "WIDTH" 0 3 364, +C4<00000000000000000000000000100000>;
v0x60eea1802330_0 .net "clk", 0 0, v0x60eea1807fd0_0;  alias, 1 drivers
v0x60eea1802420_0 .net "d", 31 0, L_0x60eea1819110;  alias, 1 drivers
v0x60eea18024f0_0 .var "q", 31 0;
v0x60eea18025c0_0 .net "reset", 0 0, v0x60eea1808070_0;  alias, 1 drivers
E_0x60eea18022b0 .event posedge, v0x60eea18025c0_0, v0x60eea17fa7e0_0;
S_0x60eea1802710 .scope module, "resultmux" "mux3" 3 303, 3 382 0, S_0x60eea17fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x60eea18028f0 .param/l "WIDTH" 0 3 382, +C4<00000000000000000000000000100000>;
v0x60eea18029c0_0 .net *"_ivl_1", 0 0, L_0x60eea181d370;  1 drivers
v0x60eea1802ac0_0 .net *"_ivl_3", 0 0, L_0x60eea181d410;  1 drivers
v0x60eea1802ba0_0 .net *"_ivl_4", 31 0, L_0x60eea181d4b0;  1 drivers
v0x60eea1802c90_0 .net "d0", 31 0, v0x60eea17fe570_0;  alias, 1 drivers
v0x60eea1802da0_0 .net "d1", 31 0, L_0x60eea181db60;  alias, 1 drivers
v0x60eea1802eb0_0 .net "d2", 31 0, L_0x60eea1808db0;  alias, 1 drivers
v0x60eea1802fa0_0 .net "s", 1 0, L_0x60eea18084b0;  alias, 1 drivers
v0x60eea18030b0_0 .net "y", 31 0, L_0x60eea181d6b0;  alias, 1 drivers
L_0x60eea181d370 .part L_0x60eea18084b0, 1, 1;
L_0x60eea181d410 .part L_0x60eea18084b0, 0, 1;
L_0x60eea181d4b0 .functor MUXZ 32, v0x60eea17fe570_0, L_0x60eea181db60, L_0x60eea181d410, C4<>;
L_0x60eea181d6b0 .functor MUXZ 32, L_0x60eea181d4b0, L_0x60eea1808db0, L_0x60eea181d370, C4<>;
S_0x60eea1803230 .scope module, "rf" "regfile" 3 296, 3 306 0, S_0x60eea17fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x60eea1803530_0 .net *"_ivl_0", 31 0, L_0x60eea1819240;  1 drivers
v0x60eea1803630_0 .net *"_ivl_10", 6 0, L_0x60eea1819440;  1 drivers
L_0x79fe022400f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60eea1803710_0 .net *"_ivl_13", 1 0, L_0x79fe022400f0;  1 drivers
L_0x79fe02240138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60eea18037d0_0 .net/2u *"_ivl_14", 31 0, L_0x79fe02240138;  1 drivers
v0x60eea18038b0_0 .net *"_ivl_18", 31 0, L_0x60eea18196a0;  1 drivers
L_0x79fe02240180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60eea18039e0_0 .net *"_ivl_21", 26 0, L_0x79fe02240180;  1 drivers
L_0x79fe022401c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60eea1803ac0_0 .net/2u *"_ivl_22", 31 0, L_0x79fe022401c8;  1 drivers
v0x60eea1803ba0_0 .net *"_ivl_24", 0 0, L_0x60eea18197d0;  1 drivers
v0x60eea1803c60_0 .net *"_ivl_26", 31 0, L_0x60eea1819910;  1 drivers
v0x60eea1803d40_0 .net *"_ivl_28", 6 0, L_0x60eea1819a00;  1 drivers
L_0x79fe02240060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60eea1803e20_0 .net *"_ivl_3", 26 0, L_0x79fe02240060;  1 drivers
L_0x79fe02240210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60eea1803f00_0 .net *"_ivl_31", 1 0, L_0x79fe02240210;  1 drivers
L_0x79fe02240258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60eea1803fe0_0 .net/2u *"_ivl_32", 31 0, L_0x79fe02240258;  1 drivers
L_0x79fe022400a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60eea18040c0_0 .net/2u *"_ivl_4", 31 0, L_0x79fe022400a8;  1 drivers
v0x60eea18041a0_0 .net *"_ivl_6", 0 0, L_0x60eea1819300;  1 drivers
v0x60eea1804260_0 .net *"_ivl_8", 31 0, L_0x60eea18193a0;  1 drivers
v0x60eea1804340_0 .net "a1", 4 0, L_0x60eea1819d70;  1 drivers
v0x60eea1804420_0 .net "a2", 4 0, L_0x60eea1819e10;  1 drivers
v0x60eea1804500_0 .net "a3", 4 0, L_0x60eea1819fc0;  1 drivers
v0x60eea18045e0_0 .net "clk", 0 0, v0x60eea1807fd0_0;  alias, 1 drivers
v0x60eea1804680_0 .net "rd1", 31 0, L_0x60eea1819510;  alias, 1 drivers
v0x60eea1804740_0 .net "rd2", 31 0, L_0x60eea1819c20;  alias, 1 drivers
v0x60eea18047e0 .array "rf", 0 31, 31 0;
v0x60eea1804880_0 .net "wd3", 31 0, L_0x60eea181d6b0;  alias, 1 drivers
v0x60eea1804940_0 .net "we3", 0 0, L_0x60eea18081a0;  alias, 1 drivers
L_0x60eea1819240 .concat [ 5 27 0 0], L_0x60eea1819d70, L_0x79fe02240060;
L_0x60eea1819300 .cmp/ne 32, L_0x60eea1819240, L_0x79fe022400a8;
L_0x60eea18193a0 .array/port v0x60eea18047e0, L_0x60eea1819440;
L_0x60eea1819440 .concat [ 5 2 0 0], L_0x60eea1819d70, L_0x79fe022400f0;
L_0x60eea1819510 .functor MUXZ 32, L_0x79fe02240138, L_0x60eea18193a0, L_0x60eea1819300, C4<>;
L_0x60eea18196a0 .concat [ 5 27 0 0], L_0x60eea1819e10, L_0x79fe02240180;
L_0x60eea18197d0 .cmp/ne 32, L_0x60eea18196a0, L_0x79fe022401c8;
L_0x60eea1819910 .array/port v0x60eea18047e0, L_0x60eea1819a00;
L_0x60eea1819a00 .concat [ 5 2 0 0], L_0x60eea1819e10, L_0x79fe02240210;
L_0x60eea1819c20 .functor MUXZ 32, L_0x79fe02240258, L_0x60eea1819910, L_0x60eea18197d0, C4<>;
S_0x60eea1804b60 .scope module, "srcbmux" "mux2" 3 301, 3 374 0, S_0x60eea17fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x60eea1801a80 .param/l "WIDTH" 0 3 374, +C4<00000000000000000000000000100000>;
v0x60eea1804e40_0 .net "d0", 31 0, L_0x60eea1819c20;  alias, 1 drivers
v0x60eea1804f70_0 .net "d1", 31 0, L_0x60eea181cd90;  alias, 1 drivers
v0x60eea1805080_0 .net "s", 0 0, L_0x60eea18082e0;  alias, 1 drivers
v0x60eea1805170_0 .net "y", 31 0, L_0x60eea181cfc0;  alias, 1 drivers
L_0x60eea181cfc0 .functor MUXZ 32, L_0x60eea1819c20, L_0x60eea181cd90, L_0x60eea18082e0, C4<>;
    .scope S_0x60eea17fbd90;
T_0 ;
Ewait_0 .event/or E_0x60eea17e39b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x60eea17fc900_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0x60eea17fc820_0, 0, 11;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x60eea17fc820_0, 0, 11;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x60eea17fc820_0, 0, 11;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0x60eea17fc820_0, 0, 11;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 1798, 768, 11;
    %store/vec4 v0x60eea17fc820_0, 0, 11;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x60eea17fc820_0, 0, 11;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x60eea17fc820_0, 0, 11;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v0x60eea17fc820_0, 0, 11;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x60eea17fb740;
T_1 ;
Ewait_1 .event/or E_0x60eea17708c0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x60eea17fba60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x60eea17fbb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x60eea17fbc00_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
T_1.13 ;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x60eea17fbc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.19;
T_1.14 ;
    %load/vec4 v0x60eea17fbb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.24;
T_1.20 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.24;
T_1.21 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.24;
T_1.22 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.24;
T_1.24 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.15 ;
    %load/vec4 v0x60eea17fbb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.30;
T_1.25 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.30;
T_1.26 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.30;
T_1.27 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.30;
T_1.28 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.30;
T_1.30 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.16 ;
    %load/vec4 v0x60eea17fbb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.34;
T_1.31 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.34;
T_1.32 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.34;
T_1.34 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0x60eea17fbb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.37;
T_1.35 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x60eea17fb960_0, 0, 5;
    %jmp T_1.37;
T_1.37 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x60eea1801f90;
T_2 ;
    %wait E_0x60eea18022b0;
    %load/vec4 v0x60eea18025c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60eea18024f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60eea1802420_0;
    %assign/vec4 v0x60eea18024f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x60eea1803230;
T_3 ;
    %wait E_0x60eea17a9ba0;
    %load/vec4 v0x60eea1804940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x60eea1804880_0;
    %load/vec4 v0x60eea1804500_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60eea18047e0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x60eea17fde90;
T_4 ;
    %load/vec4 v0x60eea17fe490_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x60eea17fe090_0, 0, 5;
    %end;
    .thread T_4, $init;
    .scope S_0x60eea17fdc30;
T_5 ;
Ewait_2 .event/or E_0x60eea17e3970, E_0x0;
    %wait Ewait_2;
    %fork t_1, S_0x60eea17fde90;
    %jmp t_0;
    .scope S_0x60eea17fde90;
t_1 ;
    %load/vec4 v0x60eea17fe370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.0 ;
    %load/vec4 v0x60eea17fe290_0;
    %load/vec4 v0x60eea17fe490_0;
    %add;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.1 ;
    %load/vec4 v0x60eea17fe290_0;
    %load/vec4 v0x60eea17fe490_0;
    %sub;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.2 ;
    %load/vec4 v0x60eea17fe290_0;
    %load/vec4 v0x60eea17fe490_0;
    %and;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.3 ;
    %load/vec4 v0x60eea17fe290_0;
    %load/vec4 v0x60eea17fe490_0;
    %or;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.4 ;
    %load/vec4 v0x60eea17fe290_0;
    %load/vec4 v0x60eea17fe490_0;
    %xor;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.5 ;
    %load/vec4 v0x60eea17fe290_0;
    %load/vec4 v0x60eea17fe490_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.6 ;
    %load/vec4 v0x60eea17fe290_0;
    %ix/getv 4, v0x60eea17fe090_0;
    %shiftl 4;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.7 ;
    %load/vec4 v0x60eea17fe290_0;
    %ix/getv 4, v0x60eea17fe090_0;
    %shiftr 4;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.8 ;
    %load/vec4 v0x60eea17fe290_0;
    %load/vec4 v0x60eea17fe490_0;
    %inv;
    %and;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.9 ;
    %load/vec4 v0x60eea17fe290_0;
    %load/vec4 v0x60eea17fe490_0;
    %inv;
    %or;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.10 ;
    %load/vec4 v0x60eea17fe290_0;
    %load/vec4 v0x60eea17fe490_0;
    %xor;
    %inv;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.11 ;
    %load/vec4 v0x60eea17fe290_0;
    %load/vec4 v0x60eea17fe490_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.22, 8;
    %load/vec4 v0x60eea17fe290_0;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %load/vec4 v0x60eea17fe490_0;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.12 ;
    %load/vec4 v0x60eea17fe490_0;
    %load/vec4 v0x60eea17fe290_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.24, 8;
    %load/vec4 v0x60eea17fe290_0;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %load/vec4 v0x60eea17fe490_0;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.13 ;
    %load/vec4 v0x60eea17fe290_0;
    %load/vec4 v0x60eea17fe490_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.26, 8;
    %load/vec4 v0x60eea17fe290_0;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %load/vec4 v0x60eea17fe490_0;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.14 ;
    %load/vec4 v0x60eea17fe490_0;
    %load/vec4 v0x60eea17fe290_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.28, 8;
    %load/vec4 v0x60eea17fe290_0;
    %jmp/1 T_5.29, 8;
T_5.28 ; End of true expr.
    %load/vec4 v0x60eea17fe490_0;
    %jmp/0 T_5.29, 8;
 ; End of false expr.
    %blend;
T_5.29;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.15 ;
    %load/vec4 v0x60eea17fe090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.30, 8;
    %load/vec4 v0x60eea17fe290_0;
    %jmp/1 T_5.31, 8;
T_5.30 ; End of true expr.
    %load/vec4 v0x60eea17fe290_0;
    %ix/getv 4, v0x60eea17fe090_0;
    %shiftl 4;
    %load/vec4 v0x60eea17fe290_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x60eea17fe090_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %jmp/0 T_5.31, 8;
 ; End of false expr.
    %blend;
T_5.31;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.16 ;
    %load/vec4 v0x60eea17fe090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.32, 8;
    %load/vec4 v0x60eea17fe290_0;
    %jmp/1 T_5.33, 8;
T_5.32 ; End of true expr.
    %load/vec4 v0x60eea17fe290_0;
    %ix/getv 4, v0x60eea17fe090_0;
    %shiftr 4;
    %load/vec4 v0x60eea17fe290_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x60eea17fe090_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %jmp/0 T_5.33, 8;
 ; End of false expr.
    %blend;
T_5.33;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.17 ;
    %load/vec4 v0x60eea17fe290_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_5.34, 8;
    %load/vec4 v0x60eea17fe290_0;
    %jmp/1 T_5.35, 8;
T_5.34 ; End of true expr.
    %load/vec4 v0x60eea17fe290_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/0 T_5.35, 8;
 ; End of false expr.
    %blend;
T_5.35;
    %store/vec4 v0x60eea17fe570_0, 0, 32;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %end;
    .scope S_0x60eea17fdc30;
t_0 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x60eea17fabc0;
T_6 ;
    %vpi_call/w 3 396 "$readmemh", "riscvtest.txt", v0x60eea17fad70 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x60eea17b7780;
T_7 ;
    %wait E_0x60eea17a9ba0;
    %load/vec4 v0x60eea17faa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x60eea17fa980_0;
    %load/vec4 v0x60eea17fa700_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60eea17cddc0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x60eea17cb1e0;
T_8 ;
    %vpi_call/w 3 95 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x60eea17dee10 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60eea1808070_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60eea1808070_0, 0;
    %end;
    .thread T_8;
    .scope S_0x60eea17cb1e0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60eea1807fd0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60eea1807fd0_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x60eea17cb1e0;
T_10 ;
    %wait E_0x60eea17a9890;
    %load/vec4 v0x60eea1807e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x60eea1807d90_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x60eea1807f30_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 111 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 112 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x60eea1807d90_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call/w 3 114 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 115 "$stop" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "riscvsingle.sv";
