

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_15_2'
================================================================
* Date:           Thu Jan 29 13:57:07 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    169|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      34|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      34|    214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_109_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln17_1_fu_152_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln17_2_fu_119_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln17_fu_146_p2       |         +|   0|  0|  31|          24|          24|
    |and_ln17_fu_180_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_103_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln17_1_fu_200_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln17_fu_192_p3    |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln17_1_fu_186_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln17_fu_174_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 169|          83|         125|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    7|         14|
    |empty_fu_56              |   9|          2|   24|         48|
    |j_1_fu_60                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_56              |  24|   0|   24|          0|
    |j_1_fu_60                |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|zext_ln26     |   in|   14|     ap_none|                            zext_ln26|        scalar|
|A_address0    |  out|   14|   ap_memory|                                    A|         array|
|A_ce0         |  out|    1|   ap_memory|                                    A|         array|
|A_q0          |   in|   24|   ap_memory|                                    A|         array|
|p_out         |  out|   24|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld  |  out|    1|      ap_vld|                                p_out|       pointer|
+--------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [top.cpp:15]   --->   Operation 6 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln26_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln26"   --->   Operation 8 'read' 'zext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln15 = store i7 0, i7 %j_1" [top.cpp:15]   --->   Operation 9 'store' 'store_ln15' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [top.cpp:15]   --->   Operation 12 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.89ns)   --->   "%icmp_ln15 = icmp_eq  i7 %j, i7 64" [top.cpp:15]   --->   Operation 13 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.89ns)   --->   "%add_ln15 = add i7 %j, i7 1" [top.cpp:15]   --->   Operation 14 'add' 'add_ln15' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.body4.split, void %for.end.exitStub" [top.cpp:15]   --->   Operation 15 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %j" [top.cpp:17]   --->   Operation 16 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.98ns)   --->   "%add_ln17_2 = add i14 %zext_ln26_read, i14 %zext_ln17" [top.cpp:17]   --->   Operation 17 'add' 'add_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i14 %add_ln17_2" [top.cpp:17]   --->   Operation 18 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i24 %A, i64 0, i64 %zext_ln17_1" [top.cpp:17]   --->   Operation 19 'getelementptr' 'A_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%A_load = load i14 %A_addr" [top.cpp:17]   --->   Operation 20 'load' 'A_load' <Predicate = (!icmp_ln15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln15 = store i7 %add_ln15, i7 %j_1" [top.cpp:15]   --->   Operation 21 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_load4 = load i24 %empty"   --->   Operation 40 'load' 'p_load4' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load4"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:17]   --->   Operation 22 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:16]   --->   Operation 23 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:15]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [top.cpp:15]   --->   Operation 25 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i24 %p_load" [top.cpp:17]   --->   Operation 26 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_load = load i14 %A_addr" [top.cpp:17]   --->   Operation 27 'load' 'A_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i24 %A_load" [top.cpp:17]   --->   Operation 28 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.10ns)   --->   "%add_ln17 = add i24 %A_load, i24 %p_load" [top.cpp:17]   --->   Operation 29 'add' 'add_ln17' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.10ns)   --->   "%add_ln17_1 = add i25 %sext_ln17_1, i25 %sext_ln17" [top.cpp:17]   --->   Operation 30 'add' 'add_ln17_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln17_1, i32 24" [top.cpp:17]   --->   Operation 31 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln17, i32 23" [top.cpp:17]   --->   Operation 32 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%xor_ln17 = xor i1 %tmp_1, i1 1" [top.cpp:17]   --->   Operation 33 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%and_ln17 = and i1 %tmp_2, i1 %xor_ln17" [top.cpp:17]   --->   Operation 34 'and' 'and_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%xor_ln17_1 = xor i1 %tmp_1, i1 %tmp_2" [top.cpp:17]   --->   Operation 35 'xor' 'xor_ln17_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%select_ln17 = select i1 %and_ln17, i24 8388607, i24 8388608" [top.cpp:17]   --->   Operation 36 'select' 'select_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln17_1 = select i1 %xor_ln17_1, i24 %select_ln17, i24 %add_ln17" [top.cpp:17]   --->   Operation 37 'select' 'select_ln17_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln17 = store i24 %select_ln17_1, i24 %empty" [top.cpp:17]   --->   Operation 38 'store' 'store_ln17' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body4" [top.cpp:15]   --->   Operation 39 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (alloca           ) [ 011]
j_1                    (alloca           ) [ 010]
specinterface_ln0      (specinterface    ) [ 000]
zext_ln26_read         (read             ) [ 000]
store_ln15             (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
j                      (load             ) [ 000]
icmp_ln15              (icmp             ) [ 010]
add_ln15               (add              ) [ 000]
br_ln15                (br               ) [ 000]
zext_ln17              (zext             ) [ 000]
add_ln17_2             (add              ) [ 000]
zext_ln17_1            (zext             ) [ 000]
A_addr                 (getelementptr    ) [ 011]
store_ln15             (store            ) [ 000]
p_load                 (load             ) [ 000]
specpipeline_ln16      (specpipeline     ) [ 000]
speclooptripcount_ln15 (speclooptripcount) [ 000]
specloopname_ln15      (specloopname     ) [ 000]
sext_ln17              (sext             ) [ 000]
A_load                 (load             ) [ 000]
sext_ln17_1            (sext             ) [ 000]
add_ln17               (add              ) [ 000]
add_ln17_1             (add              ) [ 000]
tmp_1                  (bitselect        ) [ 000]
tmp_2                  (bitselect        ) [ 000]
xor_ln17               (xor              ) [ 000]
and_ln17               (and              ) [ 000]
xor_ln17_1             (xor              ) [ 000]
select_ln17            (select           ) [ 000]
select_ln17_1          (select           ) [ 000]
store_ln17             (store            ) [ 000]
br_ln15                (br               ) [ 000]
p_load4                (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln26">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="empty_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln26_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="14" slack="0"/>
<pin id="66" dir="0" index="1" bw="14" slack="0"/>
<pin id="67" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln26_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="24" slack="0"/>
<pin id="73" dir="0" index="2" bw="24" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="A_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="24" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="14" slack="0"/>
<pin id="81" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln15_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="24" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="j_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln15_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="7" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln15_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln17_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln17_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="14" slack="0"/>
<pin id="121" dir="0" index="1" bw="7" slack="0"/>
<pin id="122" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_2/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln17_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="14" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln15_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="24" slack="1"/>
<pin id="137" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln17_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln17_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln17_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="0" index="1" bw="24" slack="0"/>
<pin id="149" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln17_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="25" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="24" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="xor_ln17_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="and_ln17_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln17_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln17_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="24" slack="0"/>
<pin id="195" dir="0" index="2" bw="24" slack="0"/>
<pin id="196" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln17_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="24" slack="0"/>
<pin id="203" dir="0" index="2" bw="24" slack="0"/>
<pin id="204" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln17_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="1"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_load4_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="24" slack="0"/>
<pin id="215" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load4/1 "/>
</bind>
</comp>

<comp id="217" class="1005" name="empty_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="0"/>
<pin id="219" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="225" class="1005" name="j_1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="A_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="1"/>
<pin id="237" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="100" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="64" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="115" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="134"><net_src comp="109" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="84" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="84" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="135" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="142" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="138" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="146" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="158" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="166" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="158" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="166" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="180" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="186" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="192" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="146" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="220"><net_src comp="56" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="60" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="238"><net_src comp="77" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: p_out | {1 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_15_2 : zext_ln26 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_15_2 : A | {1 2 }
  - Chain level:
	State 1
		store_ln15 : 1
		store_ln0 : 1
		j : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		zext_ln17 : 2
		add_ln17_2 : 3
		zext_ln17_1 : 4
		A_addr : 5
		A_load : 6
		store_ln15 : 3
		p_load4 : 1
		write_ln0 : 2
	State 2
		sext_ln17 : 1
		sext_ln17_1 : 1
		add_ln17 : 1
		add_ln17_1 : 2
		tmp_1 : 3
		tmp_2 : 2
		xor_ln17 : 4
		and_ln17 : 4
		xor_ln17_1 : 4
		select_ln17 : 4
		select_ln17_1 : 5
		store_ln17 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln15_fu_109      |    0    |    14   |
|    add   |     add_ln17_2_fu_119     |    0    |    21   |
|          |      add_ln17_fu_146      |    0    |    31   |
|          |     add_ln17_1_fu_152     |    0    |    31   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln17_fu_192    |    0    |    24   |
|          |    select_ln17_1_fu_200   |    0    |    24   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln15_fu_103     |    0    |    14   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln17_fu_174      |    0    |    2    |
|          |     xor_ln17_1_fu_186     |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln17_fu_180      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | zext_ln26_read_read_fu_64 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_70   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln17_fu_115     |    0    |    0    |
|          |     zext_ln17_1_fu_125    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      sext_ln17_fu_138     |    0    |    0    |
|          |     sext_ln17_1_fu_142    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|        tmp_1_fu_158       |    0    |    0    |
|          |        tmp_2_fu_166       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   165   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|A_addr_reg_235|   14   |
| empty_reg_217|   24   |
|  j_1_reg_225 |    7   |
+--------------+--------+
|     Total    |   45   |
+--------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   28   ||  0.489  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   165  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   45   |   174  |
+-----------+--------+--------+--------+
