============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Oct 24 2020  03:18:05 pm
  Module:                 FPU_top_level
  Technology library:     MITLL90_STDLIB_8T.tt1p2v25c 1.0
  Operating conditions:   PVT_1P2V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

  Clock                             Clock    Source     No of   
  Name    Period   Rise    Fall     Domain  Pin/Port  Registers 
----------------------------------------------------------------
 clock1   10000.0   0.0   5000.0   domain_1   clk           128 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

         Network   Network   Source   Source     Setup        Setup    
 Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
 Name     Rise      Fall      Rise     Fall       Rise         Fall    
-----------------------------------------------------------------------
clock1       0.0       0.0      0.0      0.0          0.0          0.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

   From      To       R->R     R->F     F->R      F->F  
--------------------------------------------------------
  clock1   clock1   10000.0   5000.0   5000.0   10000.0 
