gtwizard_ultrascale_v1_7_gthe4_channel.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v,
aurora_64b66b_0_gt_gthe4_channel_wrapper.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v,
aurora_64b66b_0_gt_gtwizard_gthe4.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v,
aurora_64b66b_0_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v,
aurora_64b66b_0_gt.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v,
aurora_64b66b_0_fifo_gen_master.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v,
aurora_64b66b_0_aurora_lane.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v,
aurora_64b66b_0_axi_to_drp.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v,
aurora_64b66b_0_multi_wrapper.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v,
aurora_64b66b_0_ultrascale_rx_userclk.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v,
aurora_64b66b_0_standard_cc_module.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v,
aurora_64b66b_0_reset_logic.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v,
aurora_64b66b_0_cdc_sync.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v,
aurora_64b66b_0_core.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v,
aurora_64b66b_0_axi_to_ll.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v,
aurora_64b66b_0_block_sync_sm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v,
aurora_64b66b_0_common_reset_cbcc.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v,
aurora_64b66b_0_common_logic_cbcc.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v,
aurora_64b66b_0_cbcc_gtx_6466.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v,
aurora_64b66b_0_channel_err_detect.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v,
aurora_64b66b_0_channel_init_sm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v,
aurora_64b66b_0_ch_bond_code_gen.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v,
aurora_64b66b_0_64b66b_descrambler.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v,
aurora_64b66b_0_err_detect.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v,
aurora_64b66b_0_global_logic.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v,
aurora_64b66b_0_polarity_check.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v,
aurora_64b66b_0_wrapper.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v,
aurora_64b66b_0_lane_init_sm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v,
aurora_64b66b_0_ll_to_axi.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v,
aurora_64b66b_0_rx_ll_datapath.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v,
aurora_64b66b_0_rx_ll.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v,
aurora_64b66b_0_width_conversion.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v,
aurora_64b66b_0_64b66b_scrambler.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v,
aurora_64b66b_0_sym_dec.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v,
aurora_64b66b_0_sym_gen.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v,
aurora_64b66b_0_tx_ll_control_sm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v,
aurora_64b66b_0_tx_ll_datapath.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v,
aurora_64b66b_0_tx_ll.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v,
aurora_64b66b_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
