set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {ethernet_controller.svo ethernet_controller_v.sdo}}
	{{"Fast Model"} {ethernet_controller_fast.svo ethernet_controller_v_fast.sdo}}
}
