// Seed: 2821897282
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wor  id_2
);
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input wand id_2,
    output wor id_3,
    output tri id_4,
    input wand id_5,
    output supply1 id_6,
    input uwire id_7
);
  tri0 id_9 = id_7 & 1;
  assign id_3 = 1;
  wire id_10;
  tri1 id_11;
  wire id_12;
  wire id_13;
  assign id_13 = id_10;
  assign id_11 = id_9;
  wire id_14;
  wire id_15, id_16, id_17;
  module_0(
      id_5, id_7, id_2
  );
endmodule
