Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[17:10:56.196513] Configured Lic search path (23.02-s003): 5280@pgmicro01.ufrgs.br

Version: 23.12-s086_1, built Wed Jul 24 15:05:35 PDT 2024
Options: -files run_logical_synthesis.tcl 
Date:    Wed Dec 18 17:10:56 2024
Host:    cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.22.1.el8_10.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12400 18432KB) (32673632KB)
PID:     1040145
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[17:10:56.424603] Periodic Lic check successful
[17:10:56.948898] Feature usage summary:
[17:10:56.948899] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

#@ Processing -files option
@genus:root: 1> source run_logical_synthesis.tcl
#@ Begin verbose source ./run_logical_synthesis.tcl
@file(run_logical_synthesis.tcl) 4: set DESIGN mult_serial
@file(run_logical_synthesis.tcl) 5: set REPORT_PATH ./report/500
@file(run_logical_synthesis.tcl) 13: set TECH_PATH  /tools/pdk/cadence/gpdk045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4
@file(run_logical_synthesis.tcl) 16: read_libs "${TECH_PATH}/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib"

  Message Summary for Library fast_vdd1v0_basicCells_lvt.lib:
  ***********************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  ***********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells_lvt.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/ANTENNALVT'.
        : Specify a valid area value for the libcell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/DFFNSRX4LVT'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/DFFSX2LVT'.
@file(run_logical_synthesis.tcl) 18: read_physical -lef "{${TECH_PATH}/gsclib045_tech/lef/gsclib045_tech.lef ${TECH_PATH}/gsclib045_lvt/lef/gsclib045_lvt_macro.lef}"
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1LVT cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8LVT cannot be found in library.
@file(run_logical_synthesis.tcl) 20: read_qrc "${TECH_PATH}/gsclib045_tech/qrc/qx/gpdk045.tch"

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(run_logical_synthesis.tcl) 23: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 24: puts "Configuration of the Genus"
Configuration of the Genus
@file(run_logical_synthesis.tcl) 25: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 27:     set_db syn_global_effort high
  Setting attribute of root '/': 'syn_global_effort' = high
@file(run_logical_synthesis.tcl) 30:     set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(run_logical_synthesis.tcl) 33:     set_db interconnect_mode ple
  Setting attribute of root '/': 'interconnect_mode' = ple
@file(run_logical_synthesis.tcl) 36:     set_db information_level 7
  Setting attribute of root '/': 'information_level' = 7
@file(run_logical_synthesis.tcl) 39:     set_db hdl_error_on_latch true
  Setting attribute of root '/': 'hdl_error_on_latch' = true
@file(run_logical_synthesis.tcl) 41:     set_db lp_insert_clock_gating true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(run_logical_synthesis.tcl) 43: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 44: puts "  Load Design   and Elaboration"
  Load Design   and Elaboration
@file(run_logical_synthesis.tcl) 45: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 47:    read_hdl -sv ../rtl/mult_serial.sv
            Reading Verilog file '../rtl/mult_serial.sv'
@file(run_logical_synthesis.tcl) 48:    elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1LVT'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4LVT'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mult_serial' from file '../rtl/mult_serial.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'mult_serial' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'INIT' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
        : Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'SUM' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'SHIFT' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'FIM' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 19.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'INIT' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'SUM' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'SHIFT' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'FIM' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 19.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'mult_serial' in file '../rtl/mult_serial.sv' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'end_mul' [1] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 50.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cont' [5] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 56.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regP[...]' [33] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cont' [5] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 66.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'end_mul' [1] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 70.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'produto' [64] doesn't match the width of right hand side [65] in assignment in file '../rtl/mult_serial.sv' on line 72.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'mult_serial' in file '../rtl/mult_serial.sv' on line 53.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../rtl/mult_serial.sv' on line 61.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../rtl/mult_serial.sv' on line 60.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'mult_serial' in file '../rtl/mult_serial.sv' on line 53.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mult_serial'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: mult_serial, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: mult_serial, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: mult_serial, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: mult_serial, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run_logical_synthesis.tcl) 50:    read_sdc ./constraints.sdc
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:mult_serial/clock'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
            Reading file '/home/gme/guilherme.manske/simuladores/multiplicador/synth/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(run_logical_synthesis.tcl) 53:    puts $::dc::sdc_failed_commands

@file(run_logical_synthesis.tcl) 55:    init_design 
Started checking and loading power intent for design mult_serial...
===================================================================
No power intent for design 'mult_serial'.
Completed checking and loading power intent for design mult_serial (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
========================================================================================================================
#
# Reading SDC ./constraints.sdc for view: (constraint_mode:default_emulate_constraint_mode)
#
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'clock'
        : A new clock has been defined with the same name as an existing clock.
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/clock'.
        : Existing exception had a name conflict with the newly created exception. The exception created at a later time is maintained.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:mult_serial/clock'.
            Reading file '/home/gme/guilherme.manske/simuladores/multiplicador/synth/constraints.sdc'
            Reading file '/home/gme/guilherme.manske/simuladores/multiplicador/synth/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
      Compressed 3 timing exceptions down to 2.
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(run_logical_synthesis.tcl) 58: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 59: puts "Synthesis - mapping and optimization"
Synthesis - mapping and optimization
@file(run_logical_synthesis.tcl) 60: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 62:     syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
      Running additional step before syn_gen...


Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in mult_serial
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
EarlyCg insertion, version 4
[Clock Gating] Propagating constants ...
Multi-threaded constant propagation [4|0] ...
  total runtime for constant propagation: 00:00 walltime (min:sec)
[Clock Gating] Propagating constants done. (0 s.)
[Clock Gating] Reordering datapath muxes ...
[Clock Gating] Reordering datapath muxes done. (0 s.)
[Clock Gating] Decloning datapath insts ...
[Clock Gating] Decloning datapath insts done. (0 s.)
[Clock Gating] Removing redundant muxes pre insertion ...
  total runtime for constant propagation: 00:00 walltime (min:sec)
[Clock Gating] Removing redundant muxes pre insertion done. (0 s.)
  Setting attribute of root '/': 'basic_opto_skip_datapath' = true
[Clock Gating] Clock gating design ...
  Inserting clock-gating logic in netlist from 'design:mult_serial'
Inserting clock-gating logic .....
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   1       5
        16 to 63                  2       64
        64 to 255                 1       64
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        133		 97%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             3		  2%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         1		  1%
Total flip-flops                        137		100%
Total CG Modules                        4
Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 8 clock gate paths.
[Clock Gating] Clock gating design done. (0 s.)
  Resetting attribute of root '/': 'basic_opto_skip_datapath' = false
[Clock Gating] Dissolving small equality operators ...
[Clock Gating] Dissolving small equality operators done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   power_ecg_insertion
PBS_Generic-earlyCG - Elapsed_Time 1, CPU_Time 0.9999970000000005
stamp 'PBS_Generic-earlyCG' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) | 100.0(100.0) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
##Generic Timing Info: typical gate delay   24.4 ps   std_slew:    3.7 ps   std_load:  0.8 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mult_serial, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist mult_serial)...
Running DP early redundancy removal
Completed DP early redundancy removal on mult_serial (runtime = 0.0s)
...done running DP early constant propagation (0 seconds CPU time, netlist mult_serial).
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'mux_end_mul_53_11'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
qor: dump_pre_qor for mult_serial (ptr: 0x7ff9feb56080,pid: 1040145)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mult_serial' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 3.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mult_serial, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: mult_serial, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside mult_serial = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside mult_serial = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.018s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 4, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.010s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: mult_serial, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.02 | 
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       4 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.01 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 15
RC_CG_OR g11 g13 g14 g17 g226 g227 g228 g229 g241 g242 g243 g244 g246 mux_produto_53_11 
SOP DEBUG : Module= mult_serial, Cluster= ctl_state_53_11, ctl= 1, Non-ctl= 15
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_53_11.
              Info: total 4 bmuxes found, 4 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'mult_serial':
          sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mult_serial'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 66 
    MaxCSA: weighted_instance_count is 10 
      Timing decrement_unsigned...
        Done timing decrement_unsigned.
      Timing addsub_unsigned_23...
        Done timing addsub_unsigned_23.
Number of non-ctl's : 2
mux_cont_53_11 mux_regP_53_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c7, Cluster= ctl_state_53_11_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_53_11_create.
      Timing decrement_unsigned_24_33...
        Done timing decrement_unsigned_24_33.
Number of non-ctl's : 2
mux_cont_53_11 mux_regP_53_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c1, Cluster= ctl_state_53_11_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_53_11_create.
      Timing decrement_unsigned_24_50...
        Done timing decrement_unsigned_24_50.
Number of non-ctl's : 2
mux_cont_53_11 mux_regP_53_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c2, Cluster= ctl_state_53_11_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_53_11_create.
      Timing decrement_unsigned_24_67...
        Done timing decrement_unsigned_24_67.
Number of non-ctl's : 2
mux_cont_53_11 mux_regP_53_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c3, Cluster= ctl_state_53_11_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_53_11_create.
      Timing decrement_unsigned_24_84...
        Done timing decrement_unsigned_24_84.
Number of non-ctl's : 2
mux_cont_53_11 mux_regP_53_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c4, Cluster= ctl_state_53_11_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_53_11_create.
      Timing decrement_unsigned_24_101...
        Done timing decrement_unsigned_24_101.
Number of non-ctl's : 2
mux_cont_53_11 mux_regP_53_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c5, Cluster= ctl_state_53_11_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_53_11_create.
      Timing decrement_unsigned_24_118...
        Done timing decrement_unsigned_24_118.
Number of non-ctl's : 2
mux_cont_53_11 mux_regP_53_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c6, Cluster= ctl_state_53_11_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_53_11_create.
      Timing decrement_unsigned_24_145...
        Done timing decrement_unsigned_24_145.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in mult_serial: area: 8038889775 ,dp = 2 mux = 3  ctl_case = 1  decode = 0  other = 1  sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in mult_serial: area: 7916036310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 278  sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in mult_serial: area: 7916036310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 278  sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in mult_serial: area: 7916036310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 278  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in mult_serial: area: 7916036310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 278  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in mult_serial: area: 7916036310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 278  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in mult_serial: area: 7916036310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 278  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in mult_serial: area: 7916036310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 278  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in mult_serial: area: 7916036310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 278  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 7916036310.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       8038889775         7916036310         7916036310         7916036310         7916036310         7916036310         7916036310         7916036310  
##>            WNS         +1538.10           +1536.70           +1536.70           +1536.70           +1536.70           +1536.70           +1536.70           +1536.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             8038889775 (       )     1538.10 (        )          0 (        )                    0 (       )              
##> rewrite                        START            13145320755 ( +63.52)     1530.90 (   -7.20)          0 (       0)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END            12440248695 (  -5.36)     1530.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START            12440248695 (  +0.00)     1530.90 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) Expr1_from --> Expr1_to
##>                                  END            12627199620 (  +1.50)     1530.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             8038889775 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             8038889775 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             8038889775 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8038889775 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             8038889775 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.47)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             8076279960 (  +0.47)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             8076279960 (  +0.00)     1538.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             7942743585 (  -1.65)     1536.70 (   -1.40)          0 (       0)                    0 (  +0.00)              
##>                                  END             7916036310 (  -0.34)     1536.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             7916036310 (  +0.00)     1536.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             7916036310 (  +0.00)     1536.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             7916036310 (  +0.00)     1536.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             7916036310 (  +0.00)     1536.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             7916036310 (  +0.00)     1536.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             7916036310 (  +0.00)     1536.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             7916036310 (  +0.00)     1536.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             7916036310 (  +0.00)     1536.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             7916036310 (  +0.00)     1536.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             7916036310 (  +0.00)     1536.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Preparing netlist for verification ...
              Done preparing netlist for verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mult_serial'.
      Removing temporary intermediate hierarchies under mult_serial
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: mult_serial, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.010s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: mult_serial, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: mult_serial, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: mult_serial, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.017s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.01 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.02 | 
----------------------------------------------------------------
              Optimizing muxes in design 'mult_serial'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: mult_serial, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.019s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: mult_serial, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.016s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.02 | 
| hlo_timing_reorder |       0 |       0 |        0.02 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id   |  Sev  |Count|                   Message Text                   |
---------------------------------------------------------------------------
|CDFG-372|Info   |   14|Bitwidth mismatch in assignment.                  |
|        |       |     |Review and make sure the mismatch is intentional. |
|        |       |     | Genus can possibly issue bitwidth mismatch       |
|        |       |     | warning for explicit assignments present in RTL  |
|        |       |     | as-well-as for implicit assignments inferred by  |
|        |       |     | the tool. For example, in case of enum           |
|        |       |     | declaration without value, the tool will         |
|        |       |     | implicitly assign value to the enum variables. It|
|        |       |     | also issues the warning for any bitwidth mismatch|
|        |       |     | that appears in this implicit assignment.        |
|CDFG-472|Warning|    2|Unreachable statements for case item.             |
|CDFG-738|Info   |    1|Common subexpression eliminated.                  |
|CDFG-739|Info   |    1|Common subexpression kept.                        |
|CDFG-769|Info   |    1|Identified sum-of-products logic to be optimized  |
|        |       |     | during syn_generic.                              |
|CDFG-818|Warning|    1|Using default parameter value for module          |
|        |       |     | elaboration.                                     |
|CWD-19  |Info   |   20|An implementation was inferred.                   |
|DPOPT-1 |Info   |    1|Optimizing datapath logic.                        |
|DPOPT-2 |Info   |    1|Done optimizing datapath logic.                   |
|DPOPT-3 |Info   |    1|Implementing datapath configurations.             |
|DPOPT-4 |Info   |    1|Done implementing datapath configurations.        |
|DPOPT-6 |Info   |    1|Pre-processed datapath logic.                     |
|ELAB-1  |Info   |    1|Elaborating Design.                               |
|ELAB-3  |Info   |    1|Done Elaborating Design.                          |
|GLO-34  |Info   |    1|Deleting instances not driving any primary        |
|        |       |     | outputs.                                         |
|        |       |     |Optimizations such as constant propagation or     |
|        |       |     | redundancy removal could change the connections  |
|        |       |     | so a hierarchical instance does not drive any    |
|        |       |     | primary outputs anymore. To see the list of      |
|        |       |     | deleted hierarchical instances, set the          |
|        |       |     | 'information_level' attribute to 2 or above. If  |
|        |       |     | the message is truncated set the message         |
|        |       |     | attribute 'truncate' to false to see the complete|
|        |       |     | list. To prevent this optimization, set the      |
|        |       |     | 'delete_unloaded_insts' root/subdesign attribute |
|        |       |     | to 'false' or 'preserve' instance attribute to   |
|        |       |     | 'true'.                                          |
|LBR-9   |Warning|    2|Library cell has no output pins defined.          |
|        |       |     |Add the missing output pin(s)                     |
|        |       |     | , then reload the library. Else the library cell |
|        |       |     | will be marked as timing model i.e. unusable.    |
|        |       |     | Timing_model means that the cell does not have   |
|        |       |     | any defined function. If there is no output pin, |
|        |       |     | Genus will mark library cell as unusable i.e. the|
|        |       |     | attribute 'usable' will be marked to 'false' on  |
|        |       |     | the libcell. Therefore, the cell is not used for |
|        |       |     | mapping and it will not be picked up from the    |
|        |       |     | library for synthesis. If you query the attribute|
|        |       |     | 'unusable_reason' on the libcell; result will be:|
|        |       |     | 'Library cell has no output pins.'Note: The      |
|        |       |     | message LBR-9 is only for the logical pins and   |
|        |       |     | not for the power_ground pins. Genus will depend |
|        |       |     | upon the output function defined in the pin group|
|        |       |     | (output pin)                                     |
|        |       |     | of the cell, to use it for mapping. The pg_pin   |
|        |       |     | will not have any function defined.              |
|LBR-41  |Info   |    1|An output library pin lacks a function attribute. |
|        |       |     |If the remainder of this library cell's semantic  |
|        |       |     | checks are successful, it will be considered as a|
|        |       |     | timing-model                                     |
|        |       |     | (because one of its outputs does not have a valid|
|        |       |     | function.                                        |
|LBR-43  |Warning|    3|Libcell has no area attribute.  Defaulting to 0   |
|        |       |     | area.                                            |
|        |       |     |Specify a valid area value for the libcell.       |
|LBR-155 |Info   |  264|Mismatch in unateness between 'timing_sense'      |
|        |       |     | attribute and the function.                      |
|        |       |     |The 'timing_sense' attribute will be respected.   |
|LBR-161 |Info   |    1|Setting the maximum print count of this message to|
|        |       |     | 10 if information_level is less than 9.          |
|LBR-162 |Info   |  124|Both 'pos_unate' and 'neg_unate' timing_sense arcs|
|        |       |     | have been processed.                             |
|        |       |     |Setting the 'timing_sense' to non_unate.          |
|LBR-412 |Info   |    1|Created nominal operating condition.              |
|        |       |     |The nominal operating condition is represented,   |
|        |       |     | either by the nominal PVT values specified in the|
|        |       |     | library source                                   |
|        |       |     | (via nom_process,nom_voltage and nom_temperature |
|        |       |     | respectively)                                    |
|        |       |     | , or by the default PVT values (1.0,1.0,1.0).    |
|LBR-518 |Info   |    1|Missing a function attribute in the output pin    |
|        |       |     | definition.                                      |
|PHYS-129|Info   |  119|Via with no resistance will have a value of '0.0' |
|        |       |     | assigned for resistance value.                   |
|        |       |     |If this is the expected behavior, this message can|
|        |       |     | be ignored.                                      |
|PHYS-279|Warning|    7|Physical cell not defined in library.             |
|        |       |     |Ensure that the proper library files are available|
|        |       |     | and have been imported.                          |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.      |
|POPT-12 |Info   |    1|Could not find any user created clock-gating      |
|        |       |     | module.                                          |
|        |       |     |Looking for Integrated clock-gating cell in       |
|        |       |     | library.                                         |
|POPT-96 |Info   |    1|One or more cost groups were automatically created|
|        |       |     | for clock gate enable paths.                     |
|        |       |     |This feature can be disabled by setting the       |
|        |       |     | attribute lp_clock_gating_auto_cost_grouping     |
|        |       |     | false.                                           |
|SDC-201 |Warning|    2|Unsupported SDC command option.                   |
|        |       |     |The current version does not support this SDC     |
|        |       |     | command option.  However, future versions may be |
|        |       |     | enhanced to support this option.                 |
|SYNTH-1 |Info   |    1|Synthesizing.                                     |
|TIM-101 |Warning|    1|Replacing existing clock definition.              |
|        |       |     |A new clock has been defined with the same name as|
|        |       |     | an existing clock.                               |
|TIM-304 |Info   |    1|Replacing an existing timing exception with       |
|        |       |     | another.                                         |
|        |       |     |Existing exception had a name conflict with the   |
|        |       |     | newly created exception. The exception created at|
|        |       |     | a later time is maintained.                      |
|TIM-1000|Info   |    1|Multimode clock gating check is disabled.         |
---------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'mult_serial'...
        Preparing the circuit
          Pruning unused logic
Inserting clock-gating logic .....
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        133		 98%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             2		  1%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  1%
Total flip-flops                        137		100%
Total CG Modules                        4
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 8 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mult_serial...
          Done structuring (delay-based) mult_serial
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
          Structuring (delay-based) add_unsigned...
            Starting partial collapsing (xors only) add_unsigned
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
          Structuring (delay-based) cb_oseq...
            Starting partial collapsing (xors only) cb_oseq
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) logic partition in mult_serial...
          Done structuring (delay-based) logic partition in mult_serial
        Mapping logic partition in mult_serial...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|  Id   |Sev |Count|                     Message Text                     |
---------------------------------------------------------------------------
|GB-6   |Info|    1|A datapath component has been ungrouped.              |
|POPT-96|Info|    1|One or more cost groups were automatically created for|
|       |    |     | clock gate enable paths.                             |
|       |    |     |This feature can be disabled by setting the attribute |
|       |    |     | lp_clock_gating_auto_cost_grouping false.            |
---------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'cg_enable_group_clock' target slack:    56 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

       Pin                       Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clock)        <<<    launch                               0 R 
cb_seqi
  state_reg[1]/clk                                                   
  state_reg[1]/q     (u)    unmapped_d_flop         6  4.8           
cb_seqi/g4_in_1 
cb_oseqi/cb_seqi_g4_in_1 
  g4/in_1                                                            
  g4/z               (u)    unmapped_nand2         68  7.2           
  g3251/in_0                                                         
  g3251/z            (u)    unmapped_complex2       1  1.9           
cb_oseqi/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  TLATNTSCAX2LVT                           
  RC_CGIC_INST/CK           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)               capture                           2000 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clock' (path_group 'cg_enable_group_clock')
Start-point  : cb_seqi/state_reg[1]/clk
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1537ps.
 
Cost Group 'clock' target slack:    57 ps
Target path end-point (Pin: regP_reg[62]/d)

       Pin                   Type          Fanout Load Arrival   
                                                  (fF)   (ps)    
-----------------------------------------------------------------
(clock clock)      <<<  launch                               0 R 
cb_seqi
  regP_reg[32]/clk                                               
  regP_reg[32]/q   (u)  unmapped_d_flop         5  4.0           
cb_seqi/add_60_55_A[0] 
add_60_55/A[0] 
  g2/in_0                                                        
  g2/z             (u)  unmapped_nand2          3  2.4           
  g1713/in_0                                                     
  g1713/z          (u)  unmapped_complex2       1  0.8           
  g1666/in_0                                                     
  g1666/z          (u)  unmapped_nand2          3  2.4           
  g1654/in_1                                                     
  g1654/z          (u)  unmapped_nand2          1  0.8           
  g1646/in_1                                                     
  g1646/z          (u)  unmapped_nand2          3  2.4           
  g1644/in_1                                                     
  g1644/z          (u)  unmapped_nand2          1  0.8           
  g1636/in_0                                                     
  g1636/z          (u)  unmapped_nand2          4  3.2           
  g1631/in_0                                                     
  g1631/z          (u)  unmapped_complex2       1  0.8           
  g1623/in_1                                                     
  g1623/z          (u)  unmapped_complex2       3  2.4           
  g1613/in_1                                                     
  g1613/z          (u)  unmapped_nand2          1  0.8           
  g1611/in_1                                                     
  g1611/z          (u)  unmapped_nand2          3  2.4           
  g1610/in_0                                                     
  g1610/z          (u)  unmapped_nand2          1  0.8           
  g1606/in_0                                                     
  g1606/z          (u)  unmapped_nand2          4  3.2           
  g1604/in_1                                                     
  g1604/z          (u)  unmapped_complex2       2  1.6           
  g1599/in_0                                                     
  g1599/z          (u)  unmapped_or2            1  0.8           
  g1594/in_1                                                     
  g1594/z          (u)  unmapped_complex2       4  3.2           
  g1585/in_0                                                     
  g1585/z          (u)  unmapped_complex2       1  0.8           
  g1579/in_1                                                     
  g1579/z          (u)  unmapped_complex2       3  2.4           
  g1572/in_1                                                     
  g1572/z          (u)  unmapped_nand2          1  0.8           
  g1571/in_1                                                     
  g1571/z          (u)  unmapped_nand2          3  2.4           
  g1570/in_1                                                     
  g1570/z          (u)  unmapped_nand2          1  0.8           
  g1566/in_1                                                     
  g1566/z          (u)  unmapped_nand2          6  4.8           
  g1564/in_1                                                     
  g1564/z          (u)  unmapped_complex2       1  0.8           
  g1555/in_1                                                     
  g1555/z          (u)  unmapped_complex2       4  3.2           
  g1544/in_1                                                     
  g1544/z          (u)  unmapped_complex2       2  1.6           
  g1536/in_0                                                     
  g1536/z          (u)  unmapped_or2            2  1.6           
  g1531/in_1                                                     
  g1531/z          (u)  unmapped_complex2       4  3.2           
  g1508/in_0                                                     
  g1508/z          (u)  unmapped_complex2       1  0.8           
  g1498/in_1                                                     
  g1498/z          (u)  unmapped_complex2       2  1.6           
  g1487/in_0                                                     
  g1487/z          (u)  unmapped_or2            1  0.8           
  g1488/in_1                                                     
  g1488/z          (u)  unmapped_nand2          1  0.8           
add_60_55/Z[30] 
cb_oseqi/add_60_55_Z[30] 
  g4255/in_1                                                     
  g4255/z          (u)  unmapped_complex2       1  0.8           
  g4205/in_1                                                     
  g4205/z          (u)  unmapped_nand2          1  0.8           
cb_oseqi/cb_seqi_g3523_z 
cb_seqi/g3523_z 
  regP_reg[62]/d   <<<  unmapped_d_flop                          
  regP_reg[62]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)           capture                           2000 R 
                        uncertainty                              
-----------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : cb_seqi/regP_reg[32]/clk
End-point    : cb_seqi/regP_reg[62]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1188ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   137        100.0
Excluded from State Retention     137        100.0
    - Will not convert            137        100.0
      - Preserved                   0          0.0
      - Power intent excluded     137        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

        Computing net loads.
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in generic.
        : This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design mult_serial, as 'lp_clock_gating_test_signal' is not set.
        : Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.
PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 3.697686000000001
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |  21.3( 20.0) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:03(00:00:04) |  78.7( 80.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |  21.3( 20.0) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:03(00:00:04) |  78.7( 80.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (0.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mult_serial' to generic gates.
        Computing net loads.
EarlyCg clean up, version 4
[Clock Gating] Simplifying datapath in light of clock gating ...
[Clock Gating] Simplifying datapath in light of clock gating done. (0 s.)
[Clock Gating] Declone clock gates (post_gen) ...
  Decloning clock-gating logic from design:mult_serial
Info    : Clock-gating instances are decloned. [POPT-56]
        : New decloned instance is RC_CG_DECLONE_HIER_INST 
            Old instances were:
           RC_CG_HIER_INST0
           RC_CG_HIER_INST3
        : See the Synthesis Low Power manual for more information on Clock-gating decloning.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 6 clock gate paths.
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 4
Total number of Synthesis inserted clock-gating instances after : 3
Total number of clock-gating instances before: 4
Total number of clock-gating instances after : 3
[Clock Gating] Declone clock gates (post_gen) done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   power_ecg_cleanup
PBS_Generic-earlyCG_cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-earlyCG_cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |  21.3( 20.0) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:03(00:00:04) |  78.7( 80.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run_logical_synthesis.tcl) 63:     syn_map
#------------------------------------------------------------------------------------
# Root attributes for category: opt
#------------------------------------------------------------------------------------
# Feature                           | Attribute                | Value            
#------------------------------------------------------------------------------------
# Power optimization effort         | design_power_effort      | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false (default)  
#------------------------------------------------------------------------------------

##Generic Timing Info: typical gate delay   24.4 ps   std_slew:    3.7 ps   std_load:  0.8 fF  for library domain _default_
Mapping ChipWare ICG instances in mult_serial
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'mult_serial' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |  21.3( 20.0) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:03(00:00:04) |  78.7( 80.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |  21.3( 20.0) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:03(00:00:04) |  78.7( 80.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

              Enable datapath components refolding ...
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'mult_serial'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mult_serial...
          Done structuring (delay-based) mult_serial
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
          Structuring (delay-based) cb_oseq...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) add_unsigned...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'cg_enable_group_clock' target slack:    56 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

       Pin                       Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clock)        <<<    launch                               0 R 
cb_seqi
  state_reg[1]/clk                                                   
  state_reg[1]/q     (u)    unmapped_d_flop         6  4.8           
cb_seqi/g4_in_1 
cb_oseqi/cb_seqi_g4_in_1 
  g4/in_1                                                            
  g4/z               (u)    unmapped_nand2         68  7.2           
  g3251/in_0                                                         
  g3251/z            (u)    unmapped_complex2       1  1.9           
cb_oseqi/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  TLATNTSCAX2LVT                           
  RC_CGIC_INST/CK           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)               capture                           2000 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clock' (path_group 'cg_enable_group_clock')
Start-point  : cb_seqi/state_reg[1]/clk
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1539ps.
 
Cost Group 'clock' target slack:    57 ps
Target path end-point (Pin: regP_reg[62]/d)

       Pin                   Type          Fanout Load Arrival   
                                                  (fF)   (ps)    
-----------------------------------------------------------------
(clock clock)      <<<  launch                               0 R 
cb_seqi
  regP_reg[32]/clk                                               
  regP_reg[32]/q   (u)  unmapped_d_flop         5  4.0           
cb_seqi/add_60_55_A[0] 
add_60_55/A[0] 
  g2/in_0                                                        
  g2/z             (u)  unmapped_nand2          3  2.4           
  g1713/in_0                                                     
  g1713/z          (u)  unmapped_complex2       1  0.8           
  g1666/in_0                                                     
  g1666/z          (u)  unmapped_nand2          3  2.4           
  g1654/in_1                                                     
  g1654/z          (u)  unmapped_nand2          1  0.8           
  g1646/in_1                                                     
  g1646/z          (u)  unmapped_nand2          3  2.4           
  g1644/in_1                                                     
  g1644/z          (u)  unmapped_nand2          1  0.8           
  g1636/in_0                                                     
  g1636/z          (u)  unmapped_nand2          4  3.2           
  g1631/in_0                                                     
  g1631/z          (u)  unmapped_complex2       1  0.8           
  g1623/in_0                                                     
  g1623/z          (u)  unmapped_complex2       3  2.4           
  g1613/in_1                                                     
  g1613/z          (u)  unmapped_nand2          1  0.8           
  g1611/in_1                                                     
  g1611/z          (u)  unmapped_nand2          3  2.4           
  g1610/in_0                                                     
  g1610/z          (u)  unmapped_nand2          1  0.8           
  g1606/in_0                                                     
  g1606/z          (u)  unmapped_nand2          4  3.2           
  g1604/in_0                                                     
  g1604/z          (u)  unmapped_complex2       2  1.6           
  g1599/in_0                                                     
  g1599/z          (u)  unmapped_or2            1  0.8           
  g1594/in_0                                                     
  g1594/z          (u)  unmapped_complex2       4  3.2           
  g1585/in_0                                                     
  g1585/z          (u)  unmapped_complex2       1  0.8           
  g1579/in_0                                                     
  g1579/z          (u)  unmapped_complex2       3  2.4           
  g1572/in_1                                                     
  g1572/z          (u)  unmapped_nand2          1  0.8           
  g1571/in_1                                                     
  g1571/z          (u)  unmapped_nand2          3  2.4           
  g1570/in_1                                                     
  g1570/z          (u)  unmapped_nand2          1  0.8           
  g1566/in_1                                                     
  g1566/z          (u)  unmapped_nand2          6  4.8           
  g1564/in_0                                                     
  g1564/z          (u)  unmapped_complex2       1  0.8           
  g1555/in_0                                                     
  g1555/z          (u)  unmapped_complex2       4  3.2           
  g1544/in_0                                                     
  g1544/z          (u)  unmapped_complex2       2  1.6           
  g1536/in_0                                                     
  g1536/z          (u)  unmapped_or2            2  1.6           
  g1531/in_0                                                     
  g1531/z          (u)  unmapped_complex2       4  3.2           
  g1508/in_0                                                     
  g1508/z          (u)  unmapped_complex2       1  0.8           
  g1498/in_0                                                     
  g1498/z          (u)  unmapped_complex2       2  1.6           
  g1487/in_0                                                     
  g1487/z          (u)  unmapped_or2            1  0.8           
  g1488/in_1                                                     
  g1488/z          (u)  unmapped_nand2          1  0.8           
add_60_55/Z[30] 
cb_seqi/add_60_55_Z[30] 
  g4255/in_0                                                     
  g4255/z          (u)  unmapped_complex2       1  0.8           
  g4205/in_1                                                     
  g4205/z          (u)  unmapped_nand2          1  0.8           
  regP_reg[62]/d   <<<  unmapped_d_flop                          
  regP_reg[62]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)           capture                           2000 R 
                        uncertainty                              
-----------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : cb_seqi/regP_reg[32]/clk
End-point    : cb_seqi/regP_reg[62]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1188ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Early Area Reclamation for add_unsigned 'very_fast' (slack=441, area=228)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
      Pin                      Type        Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clock)              launch                                       0 R 
cb_seqi
  state_reg[0]/CK                                         0    +0       0 R 
  state_reg[0]/Q           DFFRHQX1LVT          4  6.6   40   +60      60 R 
cb_seqi/g4563_in_0 
cb_oseqi/cb_seqi_g4563_in_0 
  g5444/A                                                      +0      60   
  g5444/Y                  INVX2LVT             3  4.3   19   +16      77 F 
  g5438/B                                                      +0      77   
  g5438/Y                  OR2X4LVT            51 68.3  102   +84     161 F 
  g5243/A1N                                                    +0     161   
  g5243/Y                  OAI2BB1X1LVT         1  1.9   26   +32     193 F 
cb_oseqi/RC_CG_HIER_INST1_enable 
RC_CG_HIER_INST1/enable 
  RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                      +0     193   
  RC_CGIC_INST/CK          setup                          0   +23     216 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)              capture                                   2000 R 
                           uncertainty                       -100    1900 R 
----------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clock' (path_group 'cg_enable_group_clock')
Timing slack :    1684ps 
Start-point  : cb_seqi/state_reg[0]/CK
End-point    : RC_CG_HIER_INST1/RC_CGIC_INST/E

(P) : Instance is preserved

      Pin                Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clock)          launch                                    0 R 
cb_seqi
  regP_reg[32]/CK                                  0    +0       0 R 
  regP_reg[32]/Q       DFFHQX1LVT        3  4.6   25   +50      50 F 
cb_seqi/add_60_55_A[0] 
add_60_55/A[0] 
  g793/B                                                +0      50   
  g793/CO              ADDHX1LVT         1  2.4   14   +21      71 F 
  g792/CI                                               +0      71   
  g792/CO              ADDFX1LVT         1  2.4   18   +39     110 F 
  g791/CI                                               +0     110   
  g791/CO              ADDFX1LVT         1  2.4   18   +40     150 F 
  g790/CI                                               +0     150   
  g790/CO              ADDFX1LVT         1  2.4   18   +40     189 F 
  g789/CI                                               +0     189   
  g789/CO              ADDFX1LVT         1  2.4   18   +40     229 F 
  g788/CI                                               +0     229   
  g788/CO              ADDFX1LVT         1  2.4   18   +40     269 F 
  g787/CI                                               +0     269   
  g787/CO              ADDFX1LVT         1  2.4   18   +40     308 F 
  g786/CI                                               +0     308   
  g786/CO              ADDFX1LVT         1  2.4   18   +40     348 F 
  g785/CI                                               +0     348   
  g785/CO              ADDFX1LVT         1  2.4   18   +40     388 F 
  g784/CI                                               +0     388   
  g784/CO              ADDFX1LVT         1  2.4   18   +40     427 F 
  g783/CI                                               +0     427   
  g783/CO              ADDFX1LVT         1  2.4   18   +40     467 F 
  g782/CI                                               +0     467   
  g782/CO              ADDFX1LVT         1  2.4   18   +40     507 F 
  g781/CI                                               +0     507   
  g781/CO              ADDFX1LVT         1  2.4   18   +40     546 F 
  g780/CI                                               +0     546   
  g780/CO              ADDFX1LVT         1  2.4   18   +40     586 F 
  g779/CI                                               +0     586   
  g779/CO              ADDFX1LVT         1  2.4   18   +40     626 F 
  g778/CI                                               +0     626   
  g778/CO              ADDFX1LVT         1  2.4   18   +40     666 F 
  g777/CI                                               +0     666   
  g777/CO              ADDFX1LVT         1  2.4   18   +40     705 F 
  g776/CI                                               +0     705   
  g776/CO              ADDFX1LVT         1  2.4   18   +40     745 F 
  g775/CI                                               +0     745   
  g775/CO              ADDFX1LVT         1  2.4   18   +40     785 F 
  g774/CI                                               +0     785   
  g774/CO              ADDFX1LVT         1  2.4   18   +40     824 F 
  g773/CI                                               +0     824   
  g773/CO              ADDFX1LVT         1  2.4   18   +40     864 F 
  g772/CI                                               +0     864   
  g772/CO              ADDFX1LVT         1  2.4   18   +40     904 F 
  g771/CI                                               +0     904   
  g771/CO              ADDFX1LVT         1  2.4   18   +40     944 F 
  g770/CI                                               +0     944   
  g770/CO              ADDFX1LVT         1  2.4   18   +40     983 F 
  g769/CI                                               +0     983   
  g769/CO              ADDFX1LVT         1  2.4   18   +40    1023 F 
  g768/CI                                               +0    1023   
  g768/CO              ADDFX1LVT         1  2.4   18   +40    1063 F 
  g767/CI                                               +0    1063   
  g767/CO              ADDFX1LVT         1  2.4   18   +40    1102 F 
  g766/CI                                               +0    1102   
  g766/CO              ADDFX1LVT         1  2.4   18   +40    1142 F 
  g765/CI                                               +0    1142   
  g765/CO              ADDFX1LVT         1  2.4   18   +40    1182 F 
  g764/CI                                               +0    1182   
  g764/CO              ADDFX1LVT         1  2.4   18   +40    1221 F 
  g763/CI                                               +0    1221   
  g763/CO              ADDFX1LVT         1  2.4   18   +40    1261 F 
  g762/CI                                               +0    1261   
  g762/S               ADDFX1LVT         1  1.9   15   +55    1316 R 
add_60_55/Z[31] 
cb_seqi/add_60_55_Z[31] 
  g5128/A1                                              +0    1316   
  g5128/Y              AO22X1LVT         1  2.1   16   +34    1350 R 
  regP_reg[63]/D  <<<  DFFHQX1LVT                       +0    1350   
  regP_reg[63]/CK      setup                       0   +15    1365 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)          capture                                2000 R 
                       uncertainty                    -100    1900 R 
---------------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Timing slack :     535ps 
Start-point  : cb_seqi/regP_reg[32]/CK
End-point    : cb_seqi/regP_reg[63]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1706        0 

               Cost Group            Target    Slack    Diff.  Constr.
----------------------------------------------------------------------
    cg_enable_group_clock                56     1684              2000 
                    clock                57      535              2000 

 
Global incremental target info
==============================
Cost Group 'cg_enable_group_clock' target slack:    37 ps
Target path end-point (Pin: RC_CG_HIER_INST1/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

      Pin                      Type        Fanout Load Arrival   
                                                  (fF)   (ps)    
-----------------------------------------------------------------
(clock clock)       <<<    launch                            0 R 
cb_seqi
  state_reg[0]/CK                                                
  state_reg[0]/Q           DFFRHQX1LVT          4  6.6           
cb_seqi/g4563_in_0 
cb_oseqi/cb_seqi_g4563_in_0 
  g5444/A                                                        
  g5444/Y                  INVX2LVT             3  4.3           
  g5438/B                                                        
  g5438/Y                  OR2X4LVT            51 68.3           
  g5243/A1N                                                      
  g5243/Y                  OAI2BB1X1LVT         1  1.9           
cb_oseqi/RC_CG_HIER_INST1_enable 
RC_CG_HIER_INST1/enable 
  RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                        
  RC_CGIC_INST/CK          setup                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)              capture                        2000 R 
                           uncertainty                           
-----------------------------------------------------------------
Cost Group   : 'cg_enable_group_clock' (path_group 'cg_enable_group_clock')
Start-point  : cb_seqi/state_reg[0]/CK
End-point    : RC_CG_HIER_INST1/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 1440ps.
 
Cost Group 'clock' target slack:    38 ps
Target path end-point (Pin: regP_reg[63]/D (DFFHQX1LVT/D))

      Pin                Type       Fanout Load Arrival   
                                           (fF)   (ps)    
----------------------------------------------------------
(clock clock)     <<<  launch                         0 R 
cb_seqi
  regP_reg[32]/CK                                         
  regP_reg[32]/Q       DFFHQX1LVT        3  4.6           
cb_seqi/add_60_55_A[0] 
add_60_55/A[0] 
  g793/B                                                  
  g793/CO              ADDHX1LVT         1  2.4           
  g792/CI                                                 
  g792/CO              ADDFX1LVT         1  2.4           
  g791/CI                                                 
  g791/CO              ADDFX1LVT         1  2.4           
  g790/CI                                                 
  g790/CO              ADDFX1LVT         1  2.4           
  g789/CI                                                 
  g789/CO              ADDFX1LVT         1  2.4           
  g788/CI                                                 
  g788/CO              ADDFX1LVT         1  2.4           
  g787/CI                                                 
  g787/CO              ADDFX1LVT         1  2.4           
  g786/CI                                                 
  g786/CO              ADDFX1LVT         1  2.4           
  g785/CI                                                 
  g785/CO              ADDFX1LVT         1  2.4           
  g784/CI                                                 
  g784/CO              ADDFX1LVT         1  2.4           
  g783/CI                                                 
  g783/CO              ADDFX1LVT         1  2.4           
  g782/CI                                                 
  g782/CO              ADDFX1LVT         1  2.4           
  g781/CI                                                 
  g781/CO              ADDFX1LVT         1  2.4           
  g780/CI                                                 
  g780/CO              ADDFX1LVT         1  2.4           
  g779/CI                                                 
  g779/CO              ADDFX1LVT         1  2.4           
  g778/CI                                                 
  g778/CO              ADDFX1LVT         1  2.4           
  g777/CI                                                 
  g777/CO              ADDFX1LVT         1  2.4           
  g776/CI                                                 
  g776/CO              ADDFX1LVT         1  2.4           
  g775/CI                                                 
  g775/CO              ADDFX1LVT         1  2.4           
  g774/CI                                                 
  g774/CO              ADDFX1LVT         1  2.4           
  g773/CI                                                 
  g773/CO              ADDFX1LVT         1  2.4           
  g772/CI                                                 
  g772/CO              ADDFX1LVT         1  2.4           
  g771/CI                                                 
  g771/CO              ADDFX1LVT         1  2.4           
  g770/CI                                                 
  g770/CO              ADDFX1LVT         1  2.4           
  g769/CI                                                 
  g769/CO              ADDFX1LVT         1  2.4           
  g768/CI                                                 
  g768/CO              ADDFX1LVT         1  2.4           
  g767/CI                                                 
  g767/CO              ADDFX1LVT         1  2.4           
  g766/CI                                                 
  g766/CO              ADDFX1LVT         1  2.4           
  g765/CI                                                 
  g765/CO              ADDFX1LVT         1  2.4           
  g764/CI                                                 
  g764/CO              ADDFX1LVT         1  2.4           
  g763/CI                                                 
  g763/CO              ADDFX1LVT         1  2.4           
  g762/CI                                                 
  g762/S               ADDFX1LVT         1  1.9           
add_60_55/Z[31] 
cb_seqi/add_60_55_Z[31] 
  g5128/A1                                                
  g5128/Y              AO22X1LVT         1  2.1           
  regP_reg[63]/D  <<<  DFFHQX1LVT                         
  regP_reg[63]/CK      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)          capture                     2000 R 
                       uncertainty                        
----------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : cb_seqi/regP_reg[32]/CK
End-point    : cb_seqi/regP_reg[63]/D

The global mapper estimates a slack for this path of 377ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
      Pin                      Type        Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clock)              launch                                       0 R 
cb_seqi
  state_reg[0]/CK                                         0    +0       0 R 
  state_reg[0]/Q           DFFRHQX1LVT          6  7.9   41   +60      60 F 
cb_seqi/g4563_in_0 
cb_oseqi/cb_seqi_g4563_in_0 
  g5444/A                                                      +0      60   
  g5444/Y                  INVX1LVT             3  4.1   31   +25      84 R 
  g5438/B                                                      +0      84   
  g5438/Y                  OR2X2LVT            51 66.6  195  +124     208 R 
  g5404/B                                                      +0     208   
  g5404/Y                  NAND2BX1LVT          1  1.9   54   +62     271 F 
cb_oseqi/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                      +0     271   
  RC_CGIC_INST/CK          setup                          0   +27     298 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)              capture                                   2000 R 
                           uncertainty                       -100    1900 R 
----------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clock' (path_group 'cg_enable_group_clock')
Timing slack :    1602ps 
Start-point  : cb_seqi/state_reg[0]/CK
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved

      Pin                Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clock)          launch                                    0 R 
cb_seqi
  regP_reg[32]/CK                                  0    +0       0 R 
  regP_reg[32]/Q       DFFHQX1LVT        3  4.6   25   +50      50 F 
cb_seqi/add_60_55_A[0] 
add_60_55/A[0] 
  g793/B                                                +0      50   
  g793/CO              ADDHX1LVT         1  2.4   14   +21      71 F 
  g792/CI                                               +0      71   
  g792/CO              ADDFX1LVT         1  2.4   18   +39     110 F 
  g791/CI                                               +0     110   
  g791/CO              ADDFX1LVT         1  2.4   18   +40     150 F 
  g790/CI                                               +0     150   
  g790/CO              ADDFX1LVT         1  2.4   18   +40     189 F 
  g789/CI                                               +0     189   
  g789/CO              ADDFX1LVT         1  2.4   18   +40     229 F 
  g788/CI                                               +0     229   
  g788/CO              ADDFX1LVT         1  2.4   18   +40     269 F 
  g787/CI                                               +0     269   
  g787/CO              ADDFX1LVT         1  2.4   18   +40     308 F 
  g786/CI                                               +0     308   
  g786/CO              ADDFX1LVT         1  2.4   18   +40     348 F 
  g785/CI                                               +0     348   
  g785/CO              ADDFX1LVT         1  2.4   18   +40     388 F 
  g784/CI                                               +0     388   
  g784/CO              ADDFX1LVT         1  2.4   18   +40     427 F 
  g783/CI                                               +0     427   
  g783/CO              ADDFX1LVT         1  2.4   18   +40     467 F 
  g782/CI                                               +0     467   
  g782/CO              ADDFX1LVT         1  2.4   18   +40     507 F 
  g781/CI                                               +0     507   
  g781/CO              ADDFX1LVT         1  2.4   18   +40     546 F 
  g780/CI                                               +0     546   
  g780/CO              ADDFX1LVT         1  2.4   18   +40     586 F 
  g779/CI                                               +0     586   
  g779/CO              ADDFX1LVT         1  2.4   18   +40     626 F 
  g778/CI                                               +0     626   
  g778/CO              ADDFX1LVT         1  2.4   18   +40     666 F 
  g777/CI                                               +0     666   
  g777/CO              ADDFX1LVT         1  2.4   18   +40     705 F 
  g776/CI                                               +0     705   
  g776/CO              ADDFX1LVT         1  2.4   18   +40     745 F 
  g775/CI                                               +0     745   
  g775/CO              ADDFX1LVT         1  2.4   18   +40     785 F 
  g774/CI                                               +0     785   
  g774/CO              ADDFX1LVT         1  2.4   18   +40     824 F 
  g773/CI                                               +0     824   
  g773/CO              ADDFX1LVT         1  2.4   18   +40     864 F 
  g772/CI                                               +0     864   
  g772/CO              ADDFX1LVT         1  2.4   18   +40     904 F 
  g771/CI                                               +0     904   
  g771/CO              ADDFX1LVT         1  2.4   18   +40     944 F 
  g770/CI                                               +0     944   
  g770/CO              ADDFX1LVT         1  2.4   18   +40     983 F 
  g769/CI                                               +0     983   
  g769/CO              ADDFX1LVT         1  2.4   18   +40    1023 F 
  g768/CI                                               +0    1023   
  g768/CO              ADDFX1LVT         1  2.4   18   +40    1063 F 
  g767/CI                                               +0    1063   
  g767/CO              ADDFX1LVT         1  2.4   18   +40    1102 F 
  g766/CI                                               +0    1102   
  g766/CO              ADDFX1LVT         1  2.4   18   +40    1142 F 
  g765/CI                                               +0    1142   
  g765/CO              ADDFX1LVT         1  2.4   18   +40    1182 F 
  g764/CI                                               +0    1182   
  g764/CO              ADDFX1LVT         1  2.4   18   +40    1221 F 
  g763/CI                                               +0    1221   
  g763/CO              ADDFX1LVT         1  2.4   18   +40    1261 F 
  g762/CI                                               +0    1261   
  g762/S               ADDFX1LVT         1  1.9   15   +55    1316 R 
add_60_55/Z[31] 
cb_seqi/add_60_55_Z[31] 
  g5128/A1                                              +0    1316   
  g5128/Y              AO22X1LVT         1  2.1   17   +34    1350 R 
  regP_reg[63]/D  <<<  DFFHQX1LVT                       +0    1350   
  regP_reg[63]/CK      setup                       0   +15    1366 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)          capture                                2000 R 
                       uncertainty                    -100    1900 R 
---------------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Timing slack :     534ps 
Start-point  : cb_seqi/regP_reg[32]/CK
End-point    : cb_seqi/regP_reg[63]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id   |  Sev  |Count|                   Message Text                   |
---------------------------------------------------------------------------
|PA-7    |Info   |    6|Resetting power analysis results.                 |
|        |       |     |All computed switching activities are removed.    |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.      |
|POPT-56 |Info   |    1|Clock-gating instances are decloned.              |
|        |       |     |See the Synthesis Low Power manual for more       |
|        |       |     | information on Clock-gating decloning.           |
|POPT-96 |Info   |    1|One or more cost groups were automatically created|
|        |       |     | for clock gate enable paths.                     |
|        |       |     |This feature can be disabled by setting the       |
|        |       |     | attribute lp_clock_gating_auto_cost_grouping     |
|        |       |     | false.                                           |
|POPT-701|Warning|    1|Automatic CG test connection in generic has been  |
|        |       |     | forced on.                                       |
|        |       |     |This feature has been deprecated. It will fully   |
|        |       |     | uniquify the design which may impact runtime.    |
|        |       |     | This feature will be removed in the next release.|
|POPT-703|Info   |    1|Attribute 'lp_clock_gating_test_signal' is not    |
|        |       |     | set.                                             |
|        |       |     |Indicate which test signal to use by setting the  |
|        |       |     | attribute 'lp_clock_gating_test_signal'.         |
|SYNTH-2 |Info   |    1|Done synthesizing.                                |
|SYNTH-4 |Info   |    1|Mapping.                                          |
---------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1684        0 

               Cost Group            Target    Slack    Diff.  Constr.
----------------------------------------------------------------------
    cg_enable_group_clock                37     1602              2000 
                    clock                38      534              2000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   137        100.0
Excluded from State Retention     137        100.0
    - Will not convert            137        100.0
      - Preserved                   0          0.0
      - Power intent excluded     137        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 2, CPU_Time 2.148776999999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |  14.6( 14.3) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:03(00:00:04) |  54.0( 57.1) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  31.4( 28.6) |   17:11:12 (Dec18) |  994.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/mult_serial/fv_map.fv.json' for netlist 'fv/mult_serial/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/mult_serial/rtl_to_fv_map.do~.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/mult_serial/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.9976030000000016
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |  12.7( 12.5) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:03(00:00:04) |  47.1( 50.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  27.4( 25.0) |   17:11:12 (Dec18) |  994.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:01) |  12.7( 12.5) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in map.
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design mult_serial, as 'lp_clock_gating_test_signal' is not set.
        Computing net loads.
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0024779999999999802
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |  12.8( 12.5) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:03(00:00:04) |  47.2( 50.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  27.4( 25.0) |   17:11:12 (Dec18) |  994.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:01) |  12.7( 12.5) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:mult_serial ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 6 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design mult_serial, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:mult_serial
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 3
Total number of Synthesis inserted clock-gating instances after : 3
Total number of clock-gating instances before: 3
Total number of clock-gating instances after : 3
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |  12.8( 12.5) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:03(00:00:04) |  47.2( 50.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  27.4( 25.0) |   17:11:12 (Dec18) |  994.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:01) |  12.7( 12.5) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1684        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1684        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   1684        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0028150000000017883
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |  12.8( 12.5) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:03(00:00:04) |  47.2( 50.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  27.4( 25.0) |   17:11:12 (Dec18) |  994.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:01) |  12.7( 12.5) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:05 (Dec18) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |  12.8( 12.5) |   17:11:06 (Dec18) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:03(00:00:04) |  47.2( 50.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:10 (Dec18) |  994.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  27.4( 25.0) |   17:11:12 (Dec18) |  994.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:01) |  12.7( 12.5) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:11:13 (Dec18) |  994.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:11:13 (Dec18) |  994.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       744      2909       994
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        0         -         -       744      2909       994
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       333      1248       994
##>M:Const Prop                         0       534         0       333      1248       994
##>M:Cleanup                            0       534         0       333      1248       994
##>M:MBCI                               0         -         -       333      1248       994
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mult_serial'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(run_logical_synthesis.tcl) 64:     syn_opt
Warning : The selected flow setting will be removed in a future release. [SYNTH-33]
        : The use of 'syn_opt' for logical only optimization will be obsolete in a future release.
	Transition to 'syn_opt -logical' or 'syn_opt -spatial'.

        : Contact Cadence support to understand current flows.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'mult_serial' using 'high' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 6 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design mult_serial, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:mult_serial
Forcing hierarchical CG on for clock_gating declone -hier
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 3
Total number of Synthesis inserted clock-gating instances after : 3
Total number of clock-gating instances before: 3
Total number of clock-gating instances after : 3
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  1684        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 1684        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  1684        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1684        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1684        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1684        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1684        0         0         0        0
 merge_bi                   1682        0         0         0        0
 rem_inv_qb                 1681        0         0         0        0
 glob_area                  1681        0         0         0        0
 area_down                  1680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         1  (        1 /        1 )  0.00
      rem_inv_qb         2  (        1 /        1 )  0.00
    seq_res_area         4  (        0 /        0 )  0.45
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         1  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        35  (        2 /       35 )  0.00
       area_down         2  (        2 /        2 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         1  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        34  (        0 /       34 )  0.00
       area_down         2  (        0 /        0 )  0.02
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id   |  Sev  |Count|                   Message Text                   |
---------------------------------------------------------------------------
|CFM-1   |Info   |    1|Wrote dofile.                                     |
|CFM-5   |Info   |    1|Wrote formal verification information.            |
|CFM-212 |Info   |    1|Forcing flat compare.                             |
|PA-7    |Info   |    4|Resetting power analysis results.                 |
|        |       |     |All computed switching activities are removed.    |
|POPT-96 |Info   |    2|One or more cost groups were automatically created|
|        |       |     | for clock gate enable paths.                     |
|        |       |     |This feature can be disabled by setting the       |
|        |       |     | attribute lp_clock_gating_auto_cost_grouping     |
|        |       |     | false.                                           |
|POPT-701|Warning|    1|Automatic CG test connection in generic has been  |
|        |       |     | forced on.                                       |
|        |       |     |This feature has been deprecated. It will fully   |
|        |       |     | uniquify the design which may impact runtime.    |
|        |       |     | This feature will be removed in the next release.|
|POPT-703|Info   |    3|Attribute 'lp_clock_gating_test_signal' is not    |
|        |       |     | set.                                             |
|        |       |     |Indicate which test signal to use by setting the  |
|        |       |     | attribute 'lp_clock_gating_test_signal'.         |
|SYNTH-5 |Info   |    1|Done mapping.                                     |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                         |
|SYNTH-33|Warning|    1|The selected flow setting will be removed in a    |
|        |       |     | future release.                                  |
|        |       |     |Contact Cadence support to understand current     |
|        |       |     | flows.                                           |
---------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'mult_serial'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(run_logical_synthesis.tcl) 66: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 67: puts "Write Reports"
Write Reports
@file(run_logical_synthesis.tcl) 68: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 70:     report_gates > ${REPORT_PATH}/${DESIGN}_gate_report.rpt
@file(run_logical_synthesis.tcl) 71:     report_area >> ${REPORT_PATH}/${DESIGN}_area_report.rpt
        Computing net loads.
@file(run_logical_synthesis.tcl) 72:     report_power -unit mW >> ${REPORT_PATH}/${DESIGN}_power_report.rpt
Warning: Library 'fast_vdd1v0' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'fast_vdd1v0' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : mult_serial
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ./report/500/mult_serial_power_report.rpt
@file(run_logical_synthesis.tcl) 73:     report_timing >> ${REPORT_PATH}/${DESIGN}_timing_report.rpt
@file(run_logical_synthesis.tcl) 76: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 77: puts "Write netlist"
Write netlist
@file(run_logical_synthesis.tcl) 78: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 80:     write_hdl > ./${DESIGN}_logic_mapped.v
@file(run_logical_synthesis.tcl) 81:     write_sdf > ./${DESIGN}_logic_mapped.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ./run_logical_synthesis.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 40s, ST: 19s, FG: 19s, CPU: 1.4%}, MEM {curr: 1.9G, peak: 1.9G, phys curr: 1.0G, phys peak: 1.0G}, SYS {load: 0.2, cpu: 12, total: 31.2G, free: 14.1G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 41s, ST: 19s, FG: 19s, CPU: 1.4%}, MEM {curr: 1.9G, peak: 1.9G, phys curr: 1.0G, phys peak: 1.0G}, SYS {load: 0.2, cpu: 12, total: 31.2G, free: 14.1G}
Abnormal exit.
