# (C) Copyright 2024 Axelera AI B.V.
# All Rights Reserved
# *** Axelera AI Confidential ***

package:
  name: europa_ddr_west_clock_gen
  description: "Europa DDR West clock generation module"
  authors:
    - "Andrew Dickson <andrew.dickson@axelera.ai>"

dependencies:
  europa_asic_pkg:               { path: "" }
  lowrisc_prim_subreg:           { path: "" }
  samsung_pll_wrapper:           { path: "" }
  axe_tcl:                       { path: "" }
  cc_lib:                        { path: "" }
  pctl:                          { path: "" }
  europa_ddr_west_clock_gen_pkg: { path: "" }

# Source files grouped in levels.
# Files in level 0 have no dependencies on files in this package.
# Files in level 1 only depend on files in level 0, files in level 2 on files in levels 1 and 0, etc.
# Files within a level are ordered alphabetically.
sources:
  - target: rtl
    files:
    # Level 0
    - build_reg/ddr_west_clock_gen_csr_reg_top.sv
  - target: all(rtl, not(dft))
    files:
    - ddr_west_clock_gen.sv
    - ddr_west_clock_gen_p.sv
