0.6
2018.3
Dec  7 2018
00:33:28
D:/VerilogFile/uart_send/uart_send.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
,,,,,,uart_send_tb,,,,,,,,
D:/VerilogFile/uart_send/uart_send.srcs/sources_1/new/uart_send.v,1730628672,verilog,,D:/VerilogFile/uart_send/uart_send.srcs/sim_1/new/uart_send_tb.v,,uart_send,,,,,,,,
