Vivado Simulator 2018.2
Time resolution is 1 ps
clk=1,rst=0,d=0,q=0,qbar=1
clk=1,rst=0,d=1,q=0,qbar=1
clk=1,rst=0,d=0,q=0,qbar=1
clk=1,rst=0,d=1,q=0,qbar=1
$finish called at time : 80 ns : File "D:/MTech 1St sem Materials/Analog IC Design/FPGA/d flipflop/d flipflop.srcs/sources_1/new/d_ff tb.v" Line 46
