SET 0,E
RLC D
RLC B
RLC B
SET 0,E
RLC D
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RES 0,A
BIT 3,A
RLC B
BIT 3,[HL]
BIT 2,[HL]
SET 4,C
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 0,E
RLC C
SET 7,A
SET 7,A
SET 0,E
SLA [HL]
SET 7,A
SET 7,A
SET 0,E
SLA [HL]
SET 7,A
SET 7,A
SET 0,E
RLC B
SET 4,L
SET 0,L
BIT 5,E
SRL [HL]
SET 4,B
SET 0,C
SET 4,C
SET 3,C
SET 1,L
BIT 7,B
RES 3,A
RES 4,H
RES 7,D
SET 5,D
SET 6,B
SET 7,[HL]
SRA B
SET 7,[HL]
SET 1,B
RLC [HL]
SET 4,C
SET 6,B
SET 7,[HL]
SLA B
SRL [HL]
SET 4,B
SRL [HL]
RR B
SET 7,[HL]
SET 0,B
BIT 2,L
RES 5,A
SET 4,B
SET 1,C
RLC C
SET 2,B
SET 6,B
SET 4,B
SET 6,B
SET 7,[HL]
SET 1,B
SET 1,A
RLC C
SET 7,A
SET 1,A
RES 0,B
RLC D
SET 6,B
SET 4,B
SET 6,B
SET 7,[HL]
SET 1,B
SET 1,A
RLC C
SET 1,L
RRC D
RES 0,B
RLC D
SET 6,B
SET 7,[HL]
SET 0,B
SET 4,B
SET 7,E
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
BIT 2,B
SET 1,[HL]
BIT 4,[HL]
SET 1,H
RLC B
RLC E
RLC B
RLC B
RLC B
RLC B
RL C
RES 1,B
RLC B
SET 3,H
BIT 5,[HL]
SET 3,L
SET 3,C
RES 7,E
BIT 4,A
BIT 5,[HL]
SET 5,H
SET 3,L
RES 3,C
RES 7,E
SWAP E
BIT 2,H
BIT 2,H
BIT 1,C
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC C
RL [HL]
SET 0,E
RLC D
SET 4,E
SET 6,B
SET 4,[HL]
SLA B
BIT 0,[HL]
BIT 0,C
RLC E
SET 7,D
RES 4,B
BIT 7,E
SLA A
BIT 7,D
SLA A
SRL [HL]
RES 1,[HL]
BIT 6,A
RLC C
SET 4,B
SRL [HL]
SWAP D
BIT 6,A
SET 6,L
SET 2,L
SET 6,B
RES 4,A
RL D
SET 7,[HL]
SRA C
RRC H
SET 4,B
SET 6,B
SET 4,B
SLA C
SET 7,A
RES 0,C
SET 4,B
SET 1,L
SLA E
RES 6,A
SET 1,L
SLA E
RES 1,H
SET 1,L
SLA E
BIT 5,[HL]
SET 1,L
SLA E
BIT 2,B
SET 1,L
SLA E
SWAP D
SET 1,L
SLA E
SET 7,B
SET 1,L
SLA D
SET 3,D
SET 1,L
SLA D
RES 7,H
SET 1,L
SLA D
RES 3,[HL]
SET 1,L
RR [HL]
RES 6,[HL]
SET 1,L
RR B
SET 1,[HL]
RES 4,A
RR D
RES 3,B
RLC E
RL H
BIT 5,L
SET 1,L
SLA H
RLC C
SET 4,B
BIT 5,L
SET 1,L
SLA H
SET 5,D
SET 0,B
SET 4,D
SWAP H
SET 4,B
SET 4,B
SRL H
RES 0,L
SET 2,C
SET 6,C
RES 5,A
SET 7,A
RRC [HL]
RLC [HL]
SWAP D
SLA B
RRC L
SET 7,C
RLC C
SET 4,B
SET 4,B
RES 5,A
BIT 0,D
BIT 0,E
RES 4,H
BIT 0,C
RLC C
RLC D
RES 0,B
BIT 0,B
BIT 0,H
RES 2,H
SET 7,D
RLC E
BIT 0,B
SET 4,H
BIT 0,A
BIT 1,B
SET 0,H
BIT 1,C
SLA [HL]
SRL [HL]
SWAP D
SET 7,A
SWAP [HL]
SRL [HL]
SET 5,D
SLA B
SET 7,A
RES 5,A
SET 7,A
RLC [HL]
SWAP D
SLA B
SLA C
SET 1,A
RL B
RLC B
RLC L
SET 7,H
SLA B
SLA C
RES 3,A
SLA B
RLC [HL]
SWAP D
SLA B
RRC L
SET 7,C
SET 7,A
RLC [HL]
SWAP D
SLA B
SLA C
SET 7,A
RES 0,B
RLC L
SET 7,H
RES 6,[HL]
RRC H
BIT 7,A
SRA D
RRC H
SLA B
SET 1,L
SLA A
SET 6,E
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 7,E
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 1,L
SRA C
SET 7,B
SET 1,L
BIT 7,A
RES 0,B
RRC A
RRC A
RR E
SLA C
SET 7,A
RLC D
RES 4,A
RLC C
SRA H
SLA B
SET 6,B
RES 4,A
RLC H
RRC C
SET 7,A
RES 0,L
SRA B
RES 5,A
RES 0,L
SET 0,H
SET 6,B
SET 5,A
RR E
RR H
RL D
RL D
RR L
RR L
RLC E
RLC H
RL H
RL H
RR D
RR L
RR A
RR A
RL L
RL H
RL L
RL L
RL [HL]
RL [HL]
RL [HL]
RR C
RLC [HL]
RLC A
RRC B
RRC B
RRC E
RRC H
RRC D
RRC L
RRC [HL]
RL C
RRC L
RRC [HL]
RR L
RR [HL]
RLC E
RLC E
RL C
RL C
RL C
RL D
RLC L
RLC L
RL D
RL E
RL E
RL E
RL E
RL E
RL E
RL E
RL E
RLC E
SLA A
SLA B
SET 1,L
SLA A
RLC A
SET 1,L
SLA A
RES 1,D
SLA C
SET 0,E
BIT 2,B
RR D
RL E
SET 7,[HL]
SLA B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
RES 4,[HL]
SET 0,B
SET 7,D
RES 4,[HL]
SWAP L
SET 4,C
SET 6,B
RES 4,A
RLC H
RES 4,[HL]
SET 0,B
RLC [HL]
SET 4,C
SET 1,L
SRA B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 1,L
SLA D
BIT 2,C
SET 1,L
SLA A
RLC B
SRL [HL]
SLA D
SET 7,[HL]
SLA B
SLA C
SET 1,B
RES 5,C
SLA C
SET 1,B
RES 5,C
SLA C
SET 1,D
RRC H
RES 1,[HL]
RLC L
SET 7,H
BIT 5,A
SET 1,L
SLA A
RES 1,D
SLA C
SET 0,B
RES 0,B
SWAP [HL]
SRA H
BIT 3,B
RLC E
SET 5,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 6,B
RES 4,A
SRL [HL]
SET 4,B
SET 1,C
SWAP A
SET 0,B
RRC C
SET 0,D
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 6,B
SET 7,[HL]
SRL [HL]
SLA B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 1,L
SRA B
RES 5,L
RL C
BIT 1,H
SET 5,E
SET 1,L
RL A
SET 2,E
BIT 0,B
SRL [HL]
SET 4,B
SET 1,C
RES 4,[HL]
SLA B
SLA C
SET 7,A
SRA B
SRL [HL]
SET 4,B
SET 1,L
RRC D
BIT 2,L
RLC C
RES 0,B
RLC D
SET 1,H
SRA B
SET 6,B
RES 4,A
SRL D
SET 4,B
RR B
SET 6,B
BIT 0,A
SET 0,L
BIT 2,B
BIT 1,B
BIT 4,B
BIT 2,E
BIT 5,B
BIT 2,H
BIT 3,B
RES 4,A
RRC B
SRA H
SET 7,[HL]
SET 0,B
SET 7,[HL]
SRA C
RL D
SRA C
RLC C
RES 0,C
RLC D
SET 1,H
SRA B
SET 6,B
RES 4,A
SWAP D
SRA D
SET 4,C
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 1,C
SET 6,B
BIT 7,A
SRA B
SET 4,B
SET 6,C
SET 4,[HL]
RLC C
SET 0,L
SRL [HL]
SRA B
SRL [HL]
SET 5,D
SET 0,B
RES 4,A
RES 5,A
SET 5,H
SET 1,B
RR B
SET 6,B
RES 4,A
SET 1,L
RRC D
SET 4,B
SRL [HL]
SET 4,B
SET 6,B
BIT 3,A
SRA B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
RES 6,B
SET 6,B
SET 7,[HL]
RLC [HL]
SRA B
RLC [HL]
BIT 7,[HL]
SET 0,B
RLC [HL]
SET 4,C
SET 6,B
RES 4,A
SET 6,B
SET 7,[HL]
SET 1,B
SET 5,D
SRA B
SRL L
SET 5,D
RR H
SET 5,E
SET 6,B
BIT 5,A
BIT 0,A
SET 5,L
RES 4,B
RES 0,C
SET 4,B
SRA D
SET 5,D
SET 4,B
BIT 7,L
SET 5,H
RLC E
SET 4,B
SET 6,B
SET 4,B
SET 6,B
SET 4,B
SET 1,C
SET 4,B
RR B
SET 1,C
SET 4,H
SET 1,B
SET 5,C
SET 7,A
SET 6,B
BIT 0,A
SET 5,L
SRA B
SET 6,B
BIT 4,A
SET 5,H
SET 6,B
SLA D
SET 5,D
BIT 7,H
SET 5,E
SET 4,B
BIT 7,B
SET 5,L
SET 4,B
SET 1,C
SET 5,D
SET 4,B
SET 1,C
SET 4,H
SET 1,B
SET 5,C
SET 0,B
SET 5,[HL]
RES 0,B
SLA C
SET 7,A
SET 7,[HL]
RRC D
RLC E
SET 1,L
SET 7,[HL]
SRA C
SET 5,A
BIT 1,A
SRL [HL]
SET 5,D
SET 0,D
BIT 6,C
SET 4,B
RES 5,A
RLC C
SET 1,A
SET 3,H
SET 2,D
SET 2,E
SET 2,H
SET 2,L
SET 4,E
SET 6,E
SRL [HL]
SET 4,B
SET 1,C
SET 7,[HL]
SRA C
RL [HL]
SET 6,B
SRA B
RES 5,A
SET 6,B
RLC C
SET 1,L
RL H
RL A
SET 1,L
SLA [HL]
RRC L
RES 0,C
BIT 0,A
RLC A
BIT 3,A
RLC E
RES 6,B
SET 6,B
SET 7,[HL]
SRA B
SET 6,B
RES 4,A
RES 5,A
SET 1,H
SRL C
SET 1,A
SET 2,B
BIT 2,B
SRA L
SET 6,B
RES 7,B
BIT 7,B
SET 0,C
RLC C
SET 6,B
SET 6,B
BIT 3,A
SLA B
BIT 0,A
SLA B
SET 6,B
RES 4,A
RES 5,A
SET 1,H
SET 1,A
BIT 2,B
RRC C
SET 0,C
SET 1,A
RLC C
SET 1,[HL]
SET 1,L
RL A
RL [HL]
SET 4,C
SRL [HL]
RR B
SLA C
SET 7,A
SET 7,[HL]
RR A
RLC E
SET 1,L
SET 7,[HL]
SRA C
SET 5,A
RES 4,C
SET 1,L
RRC D
RES 4,C
RLC [HL]
SLA C
SET 0,E
RES 4,C
SLA D
SLA B
SET 1,L
SRA B
RES 5,L
RL C
BIT 2,D
SET 5,E
SET 1,L
RL A
SRA A
SET 3,L
SRL [HL]
SET 4,B
RES 5,A
RLC C
SET 1,A
SET 3,H
SET 2,D
SET 2,E
SET 2,H
SET 2,L
SET 4,E
SET 1,H
RLC B
RLC [HL]
SRL [HL]
SLA D
SLA B
SET 6,B
RES 4,A
BIT 5,L
SET 1,L
RL L
SET 2,E
BIT 0,B
RES 0,B
RL C
RLC A
SLA B
SLA L
SLA C
SET 0,D
SET 5,L
RRC [HL]
SET 1,L
RL A
RRC [HL]
SET 1,L
SLA [HL]
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
SRA B
RLC B
SWAP B
SLA B
SRA B
RLC B
SWAP B
SLA B
SRA B
RLC B
SWAP B
SLA B
SRA B
RLC B
SWAP B
SLA B
SLA D
RLC L
SET 7,D
SET 6,B
SET 7,[HL]
SRA B
SET 6,B
RES 4,A
RL E
SET 2,B
BIT 4,B
SRA L
RLC [HL]
RLC D
RES 5,H
RES 5,L
SET 1,A
SET 4,B
RL C
SET 0,D
BIT 4,[HL]
SLA C
SET 7,A
BIT 5,B
RES 0,C
BIT 3,A
RLC H
BIT 4,B
BIT 1,L
SET 1,H
SRA B
SET 6,B
SET 7,[HL]
SLA B
SET 1,L
RL A
SET 2,[HL]
SLA B
SRL [HL]
SET 4,B
SET 6,B
SET 7,[HL]
SET 0,B
SET 4,B
SRL [HL]
RL C
SET 7,A
RES 4,D
SET 1,L
RR E
SET 6,B
SET 7,[HL]
SET 0,D
RRC B
SET 4,B
SRL [HL]
RL C
SET 7,A
RES 4,D
SET 1,L
RR E
SRA B
SET 6,B
SET 7,[HL]
SWAP B
SET 4,B
SET 6,B
SET 4,B
RES 5,A
SET 1,H
SET 4,B
RL C
SET 0,D
BIT 4,[HL]
SLA C
SET 7,A
BIT 4,B
SLA B
BIT 5,B
SLA B
BIT 6,B
SLA B
BIT 7,B
SRA B
SET 7,[HL]
SWAP B
SET 0,[HL]
RR B
SET 7,[HL]
SRA B
SRL H
SRL [HL]
SET 5,D
SET 3,A
RRC [HL]
SET 1,L
SLA [HL]
RES 4,A
SET 6,[HL]
RR B
SET 7,[HL]
SRL B
SET 2,[HL]
RR B
BIT 0,B
BIT 0,B
BIT 0,B
BIT 2,B
BIT 2,B
BIT 2,B
BIT 7,B
BIT 7,B
BIT 7,B
RES 1,B
RES 1,B
RES 1,B
SET 6,B
RL C
SET 0,D
SET 6,[HL]
SET 1,L
RL A
RES 5,L
RL C
SLA C
RRC B
BIT 2,L
SET 1,C
SLA B
RES 5,A
RL B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 1,L
SLA [HL]
RES 2,E
SET 1,L
RR A
SET 4,B
SET 1,L
RL A
BIT 7,H
SET 2,L
RLC C
RES 5,C
SET 0,L
SET 5,E
SET 2,C
RLC B
SET 1,L
SLA A
SRL C
SLA C
RES 3,H
RRC D
BIT 7,L
SLA C
SET 0,D
RES 7,A
SET 1,L
SLA [HL]
RL B
RL C
SLA [HL]
RES 6,[HL]
SLA C
RES 3,C
SWAP B
RES 3,[HL]
RLC B
SWAP [HL]
SET 1,L
RR D
SET 4,B
SET 6,B
SET 7,[HL]
RL C
RRC B
RES 5,H
RLC L
SET 0,H
SET 6,B
SLA C
RES 3,B
SLA [HL]
BIT 6,A
RES 0,B
RLC [HL]
SET 1,L
RLC A
BIT 6,A
SET 0,B
SET 2,E
BIT 0,B
RR C
SET 4,C
RLC C
SET 1,L
RR B
SET 0,B
RR B
SET 0,B
SLA B
SET 0,C
SLA B
SET 0,C
RR B
RES 5,[HL]
RR B
RES 5,[HL]
SLA B
RES 5,A
SLA B
RES 5,A
SRL [HL]
SET 4,B
RES 5,A
RRC A
SET 7,[HL]
SRA C
SET 6,[HL]
SET 1,L
RRC D
RES 3,B
RES 5,A
SET 1,H
SRA C
RLC C
RES 0,C
RLC D
SET 1,H
SRA B
SET 6,B
SET 7,[HL]
SLA B
RL C
RLC B
RRC D
RLC D
RLC [HL]
RES 5,A
SET 1,H
RES 3,B
SRA D
RLC C
RES 0,C
RLC D
SET 1,H
SRA B
RLC L
SET 5,E
RRC L
SET 4,L
RES 5,H
RLC L
SRL L
SLA D
RL C
RLC B
SRL H
RLC L
SET 7,D
SLA D
RRC [HL]
RLC [HL]
RR D
RR H
SLA B
SET 2,L
SET 2,[HL]
RR C
SET 4,L
SET 2,[HL]
RR C
SET 2,C
RRC L
SET 4,A
SET 2,[HL]
RLC [HL]
BIT 7,H
SET 1,B
RRC C
SRA A
RLC L
SET 7,H
RR B
SET 1,L
RRC D
RES 3,B
RES 5,A
SET 1,H
SRA C
RLC C
RES 0,C
RLC D
SET 1,H
SRA B
SET 6,B
SET 7,[HL]
SLA B
SLA C
SET 0,E
RLC B
SET 4,B
SRA D
RES 3,B
SET 4,B
SRL [HL]
SET 4,B
SET 6,B
RES 4,A
SET 7,E
SLA B
SET 1,L
RRC D
RES 3,B
RES 5,A
SET 1,H
SWAP B
RLC C
RES 0,C
RLC D
SET 1,H
SRA B
SET 6,B
SET 7,[HL]
SLA B
SET 1,L
RRC D
RRC C
SET 7,A
RR H
SET 4,C
RLC D
SET 4,E
RLC E
SET 1,L
SET 7,[HL]
SRA C
RLC L
RLC D
SET 7,[HL]
SLA C
SET 0,E
SET 5,D
SET 0,D
SET 5,D
SET 0,D
SET 4,B
BIT 7,L
RES 6,B
SET 6,B
SRL H
SLA C
SET 1,D
SET 0,B
RLC L
RLC E
RR B
SET 1,L
RRC D
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 6,B
RES 4,A
SET 7,E
RLC C
SRA C
SET 4,A
RL [HL]
RRC [HL]
RLC [HL]
RES 5,A
SET 1,H
RLC C
RES 0,B
RLC D
SET 1,H
SRA B
SET 6,B
SLA D
SLA B
RR C
SLA B
SET 1,L
RRC D
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 6,B
RES 4,A
SET 7,E
RLC C
SRA C
SET 4,A
RLC B
RLC B
RES 5,A
SET 1,H
RLC C
RES 0,B
RLC D
SET 1,H
SRA B
SET 6,B
SLA D
SLA B
SET 1,L
RRC D
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 6,B
RES 4,A
SET 7,E
RLC C
SWAP B
SET 4,A
SET 0,[HL]
SLA C
SET 1,D
RES 0,B
RRC D
RLC L
SET 7,H
SET 0,L
SET 7,D
RLC L
SET 7,H
SET 1,C
SET 0,L
SET 7,H
SET 7,H
SLA [HL]
SET 6,B
BIT 0,A
RLC L
RRC D
SRL H
SRL H
RR H
SET 6,H
SET 6,E
SET 6,B
BIT 3,A
SRA B
RES 6,D
SET 4,[HL]
RES 7,C
SET 4,C
SET 4,B
BIT 7,E
SET 7,H
SET 4,C
SRL [HL]
SET 4,B
SET 6,B
RES 4,A
SLA A
BIT 0,H
SLA B
SRL A
SRL [HL]
SET 4,B
SET 7,D
SET 0,B
SRA B
SRL [HL]
SET 5,D
SET 0,D
RES 0,E
SET 1,L
SLA [HL]
RL A
RES 5,A
SET 2,[HL]
RR D
SET 4,C
SET 7,[HL]
SET 0,B
SWAP B
RLC [HL]
SWAP [HL]
SLA E
RL B
SWAP [HL]
SLA E
RES 0,B
RLC L
SET 6,C
SET 7,A
RLC [HL]
SLA C
SET 0,H
SRA B
SRA H
SLA B
RR B
SWAP [HL]
SRL [HL]
SET 4,B
SET 1,C
RLC C
SET 7,A
RES 3,H
RES 5,A
SWAP [HL]
SRA H
SLA A
SWAP [HL]
SET 1,L
RR H
RES 1,B
SET 1,L
SLA H
RES 3,H
SET 1,L
SLA C
RES 4,C
SET 1,L
SLA D
RES 3,E
SET 6,B
RES 4,A
RL H
BIT 6,A
SET 1,A
RES 6,C
RES 5,D
SET 2,C
RR E
SET 4,C
RLC L
RES 4,A
RL B
SET 4,C
RLC C
RR E
RES 5,D
SET 1,A
RES 6,C
BIT 6,A
SET 2,C
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 6,B
SET 7,[HL]
SLA B
SET 4,B
SET 1,L
RRC E
RES 1,H
SET 1,C
SLA B
SLA C
SET 1,B
SRA A
RL D
RRC D
RES 7,[HL]
RRC D
RLC L
SET 7,C
RR C
SLA B
SET 4,L
BIT 7,C
RES 6,C
RRC H
SET 5,C
SWAP B
SET 7,[HL]
SET 0,B
RL A
SET 1,C
RRC B
SET 7,D
SET 3,A
RLC D
SRL [HL]
SET 5,D
SET 3,A
SET 6,B
SET 7,[HL]
SRA B
SRL [HL]
SET 5,D
SET 3,A
RES 5,E
SET 1,A
SET 6,C
SET 4,B
SET 4,B
SET 1,L
RR H
SET 6,B
RES 4,A
SLA C
SET 0,B
RLC H
RES 5,A
SET 1,H
SET 2,B
RES 5,D
BIT 4,C
BIT 6,A
BIT 1,C
RES 2,H
BIT 0,A
RES 4,A
BIT 2,C
BIT 7,A
BIT 5,A
RL E
RL A
RL D
BIT 1,A
SRL [HL]
BIT 6,A
SET 2,[HL]
RLC L
SET 7,C
SET 6,B
SRA B
BIT 6,A
RR B
SET 6,B
RES 4,A
RLC A
RES 0,B
RES 6,C
SET 4,B
SRL [HL]
SET 4,B
SET 6,B
SET 7,[HL]
SET 6,B
SLA B
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
SET 1,A
SET 6,B
SET 7,[HL]
SRA B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
RR B
RRC [HL]
RR B
SET 6,B
SET 7,[HL]
SRA B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
RRC [HL]
RLC [HL]
RR B
SRL [HL]
SET 4,B
RR B
SET 4,[HL]
SET 7,[HL]
SWAP B
SET 4,B
RR B
SET 6,B
RES 4,A
RLC A
BIT 7,A
SET 4,[HL]
RR B
SET 6,B
RES 4,A
SET 4,B
RES 5,A
SET 2,D
BIT 1,A
SLA C
SET 1,B
SET 4,B
RR C
SLA B
RL C
SET 1,B
RL C
RRC D
SLA D
RLC L
SET 7,D
RL C
RLC B
SET 2,C
SLA C
RLC B
SET 4,L
SET 4,C
SLA B
SET 0,C
RLC B
RLC [HL]
RR D
RL E
SLA B
SET 2,L
RL [HL]
RR C
RRC L
SET 5,H
RLC D
SET 4,E
SET 2,H
SET 4,B
SET 1,C
RES 4,[HL]
SET 0,B
RLC C
SET 7,A
RLC E
SET 1,L
SET 2,C
BIT 6,A
RRC H
SET 2,B
RES 5,D
RL B
RLC C
SET 5,A
RRC D
RES 5,D
RLC [HL]
SET 2,B
BIT 6,A
SET 6,B
SWAP H
BIT 0,E
SRL A
RES 5,A
SET 4,E
SET 2,C
RES 5,D
RR [HL]
RLC D
RR L
SET 4,C
SRA B
RES 4,[HL]
RR L
SET 0,[HL]
SET 6,B
RES 4,A
SET 6,B
RES 4,A
RLC L
SET 2,A
SET 4,B
SET 1,L
RRC A
SET 7,C
SET 6,B
SET 7,[HL]
SRA B
RL C
SLA A
RLC B
RRC [HL]
SET 1,L
RL A
RR C
RES 4,[HL]
SET 5,A
SRA B
SLA C
SET 0,D
RES 0,B
RLC E
BIT 6,E
SRL [HL]
SET 4,B
SRL [HL]
SET 5,D
SET 3,A
SET 2,A
RLC L
SRL [HL]
SET 5,D
SET 3,A
SET 6,B
SET 7,[HL]
SLA B
SET 6,B
RES 4,A
RRC B
SLA D
RES 0,C
BIT 3,A
RR H
BIT 4,B
SET 1,A
SET 1,[HL]
RR L
RLC C
SET 7,A
SET 1,H
RRC H
SET 7,[HL]
SRA C
SET 2,A
SET 2,B
BIT 4,B
RRC C
RES 7,L
SRL [HL]
SET 1,L
SLA [HL]
SRL [HL]
SET 4,B
SET 4,B
SET 1,C
RES 4,[HL]
SLA B
SLA C
SET 7,A
SRL [HL]
SET 4,B
SET 1,L
RRC A
RLC C
BIT 7,[HL]
SWAP B
SET 7,[HL]
SET 1,H
RRC A
SET 6,L
SET 5,[HL]
BIT 6,A
RL E
SET 6,C
BIT 6,A
SET 2,A
RLC L
SRA B
SET 0,[HL]
SLA C
SET 7,[HL]
SRA B
SET 7,[HL]
SWAP B
BIT 7,[HL]
BIT 6,D
RLC [HL]
BIT 5,C
SWAP H
SET 1,C
BIT 5,C
SRA H
BIT 2,A
RLC [HL]
SET 4,B
SET 1,C
SWAP [HL]
SET 1,C
RES 4,A
SET 0,B
RRC A
RES 4,A
SLA E
BIT 7,[HL]
RLC C
SET 1,C
RES 4,[HL]
SET 0,B
SET 5,A
SLA B
SET 6,B
SRL H
SET 3,B
BIT 5,A
RL C
SLA A
SET 7,[HL]
SRA C
RLC E
SRA C
SLA C
SET 0,D
RLC D
BIT 6,[HL]
SRL [HL]
SET 4,B
SET 6,B
RES 4,A
RLC L
RL B
SWAP [HL]
SRL [HL]
SET 1,L
SLA [HL]
SLA C
SET 4,C
RRC C
SET 5,B
SET 6,B
SET 7,[HL]
SET 0,B
RL C
SET 5,B
SET 1,C
SET 3,B
RLC L
RLC A
SET 0,[HL]
SRA B
RR B
SET 6,B
BIT 3,A
SRA B
SRL [HL]
SET 4,B
SET 4,B
RR B
SRL [HL]
SET 4,B
SET 6,B
SRA B
SET 6,B
SET 7,[HL]
SRA B
SET 6,B
SET 7,[HL]
SRA B
SET 1,L
RRC [HL]
RLC D
BIT 6,E
SET 1,C
RR A
SET 4,C
SET 1,H
SET 6,B
RES 4,A
RR H
SET 0,[HL]
SWAP L
RR C
RES 4,[HL]
BIT 4,B
SLA C
SET 0,D
SET 5,[HL]
SLA D
BIT 5,B
RL A
SRA H
SET 5,[HL]
BIT 6,A
SET 3,B
RLC L
SWAP D
SET 0,[HL]
RLC C
SET 7,[HL]
SRA B
SET 7,[HL]
SRA B
SET 7,[HL]
SWAP B
BIT 7,[HL]
BIT 6,D
RR B
BIT 4,C
SWAP H
SWAP H
SET 1,C
SWAP [HL]
SRA H
BIT 4,C
SRA H
BIT 2,[HL]
RLC [HL]
SET 4,B
SET 1,C
SWAP [HL]
SET 1,C
RES 4,A
SET 0,B
RRC A
RES 4,A
RLC E
BIT 7,[HL]
RLC C
SET 1,C
SET 4,L
SET 2,A
RLC L
RR D
SET 3,B
RLC L
RL H
SET 7,[HL]
SRA C
RRC [HL]
BIT 4,B
RLC [HL]
RL C
RRC A
SLA D
RLC L
SET 7,D
SET 6,C
BIT 0,D
RRC L
BIT 0,D
RES 6,D
BIT 0,D
RRC [HL]
BIT 0,D
RR H
BIT 0,D
RRC [HL]
BIT 0,D
RR L
BIT 0,D
OR_A_L
RLC B
BIT 6,B
RLC B
BIT 7,B
RLC B
BIT 4,B
RL C
RLC B
RRC C
BIT 6,A
RLC L
SET 7,E
SET 1,L
SRA B
RES 5,H
RLC C
RL B
SET 4,H
SET 1,L
SLA A
RLC B
RL C
BIT 2,H
RLC H
SET 6,B
SLA C
RES 3,C
RLC [HL]
SET 6,B
SET 6,B
SET 7,[HL]
SLA B
SLA C
RES 3,B
RES 7,L
SWAP [HL]
SRA H
SRA [HL]
SWAP [HL]
SRA H
SRA [HL]
RLC C
SWAP [HL]
SRA H
OR_A_L
SRA H
RES 7,E
SWAP [HL]
SRA H
RES 7,H
SET 5,A
SLA B
SET 1,L
RL B
SET 2,A
SRA B
SET 7,[HL]
SLA B
SLA C
RES 3,B
RRC E
SET 7,[HL]
SRA C
SET 6,E
SRA B
RL C
RL B
SET 3,B
SRL [HL]
BIT 1,A
SET 7,[HL]
SRA C
RES 2,E
RLC D
RES 1,A
RES 4,B
SET 4,A
SET 1,L
RL B
SET 3,C
SRA B
SRL [HL]
SET 4,B
SLA C
RES 3,C
RLC C
BIT 5,D
SLA C
RES 3,B
RRC C
RLC [HL]
SET 1,L
RL B
SET 3,B
SRA B
SET 7,[HL]
SLA B
SLA C
RES 3,B
RRC E
SET 7,[HL]
SRA C
SET 7,[HL]
SRA B
RL C
RL B
SET 3,B
SRL [HL]
BIT 1,A
SET 7,[HL]
SRA C
RES 1,A
RLC D
RES 2,E
RES 4,B
SLA A
SET 1,L
RL B
SET 3,D
SRA B
SRL [HL]
SET 4,B
SLA C
RES 3,B
RLC C
BIT 5,D
SET 6,B
RES 4,A
RRC E
RES 4,A
RL C
RL B
RLC [HL]
SET 3,B
SRL [HL]
SET 4,B
SET 1,L
RL A
SET 6,B
SET 4,L
SLA B
RLC [HL]
SET 4,L
SRL H
SRL H
RR C
SLA B
SET 4,C
RLC E
RR C
SLA B
SET 1,C
SET 2,A
RL C
SET 7,A
SET 3,C
SLA B
SET 6,B
RES 4,A
SRL H
SET 3,E
SLA B
BIT 7,[HL]
RLC H
RL C
SET 7,[HL]
SET 0,B
RLC L
RR B
RR D
RLC E
SRL [HL]
RR B
SWAP [HL]
RES 5,A
SET 3,E
SET 4,B
SET 4,B
SET 1,C
SET 7,[HL]
SLA B
SET 4,B
RES 5,A
SET 3,E
SET 4,B
RR B
BIT 7,[HL]
RLC L
SET 4,C
SET 3,E
SET 7,[HL]
SRA B
RR B
SET 0,L
RR D
RL E
SLA B
SET 4,C
SLA B
RR C
SRL [HL]
SLA D
SLA B
SET 1,C
RES 6,C
RES 6,E
SRL [HL]
OR_A_L
RES 7,E
RES 7,H
SRA L
SRL L
SRL [HL]
RES 6,D
RES 7,[HL]
SRA A
SRA [HL]
RRC [HL]
OR_A_L
RES 6,B
OR_A_L
SRL L
OR_A_L
RES 7,[HL]
SRL [HL]
SET 4,B
SET 6,B
RES 4,A
SET 1,L
RL A
SET 4,B
RLC [HL]
RRC [HL]
SET 1,L
RL C
SET 6,E
SET 6,B
SET 7,[HL]
SRA B
SET 6,B
SET 7,[HL]
SRA B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
SET 1,H
SRA B
RES 5,A
SET 1,H
SET 7,[HL]
SRA C
SET 2,B
RL C
SRA B
SRL [HL]
SET 4,B
SET 4,B
SET 4,C
BIT 7,C
SET 1,A
SET 1,[HL]
RES 7,C
BIT 7,B
SET 1,A
SET 1,C
RES 6,D
SLA C
RES 3,H
RR E
RLC [HL]
SET 1,L
RL H
SET 4,A
RL C
RL H
RLC A
SWAP A
SLA C
RES 3,L
BIT 6,D
SWAP [HL]
SLA C
RES 3,L
RES 6,A
SWAP [HL]
RL C
SLA A
RLC B
RRC [HL]
SET 1,L
RL A
RLC E
BIT 6,E
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 5,D
SET 3,A
SET 1,L
SRA B
RES 5,H
RLC C
RL B
SET 4,H
SLA C
RES 3,A
RES 3,B
SLA C
RES 3,L
SET 0,H
RLC [HL]
SET 1,L
SLA A
SET 5,H
RL C
RL H
RLC A
SWAP A
SLA C
RES 3,H
SWAP B
RLC [HL]
SET 1,L
RL H
SET 6,B
RES 4,A
SLA C
SET 0,D
RLC B
SLA B
RLC B
SET 7,A
RES 4,[HL]
SRA B
SET 4,C
SET 6,B
RES 4,A
RLC H
SET 7,D
SET 1,C
SRA C
SET 4,C
RL E
SWAP [HL]
SRA [HL]
SWAP [HL]
SRL [HL]
SET 4,B
SRL [HL]
SET 1,L
RR A
SET 6,B
RES 4,A
RLC H
SET 7,D
SET 1,C
RLC D
SET 4,C
RRC B
RLC [HL]
SET 1,L
RR C
RRC C
SET 1,L
RR C
SRA B
SET 1,L
RR C
SRA C
SET 1,L
RR C
SET 6,B
RES 4,A
SRA [HL]
RRC D
RES 4,[HL]
RLC C
SWAP L
SET 7,[HL]
SLA B
SLA C
SET 0,D
RLC B
SET 0,[HL]
SLA D
BIT 1,H
SWAP [HL]
SRA [HL]
SWAP [HL]
SRL [HL]
SET 1,L
SLA [HL]
RLC E
SET 4,C
RLC H
SET 7,B
SET 1,C
SET 7,D
SET 1,C
RES 4,[HL]
SLA B
SRL [HL]
SET 4,B
SLA C
SET 0,D
SRA [HL]
SWAP L
SET 7,[HL]
SLA B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
RES 4,A
SLA B
SRL [HL]
SET 4,B
SLA C
SET 0,D
SET 5,[HL]
BIT 6,A
RLC E
BIT 6,E
SET 1,C
RES 4,[HL]
SET 0,B
RLC [HL]
RES 4,[HL]
SET 1,D
RES 0,D
RL [HL]
SLA C
RL D
SET 4,L
SET 6,B
BIT 4,A
SET 1,D
RR D
SET 7,[HL]
SET 4,L
SLA B
RR C
RES 6,[HL]
SET 7,A
SET 4,C
SRL [HL]
SET 5,D
SET 3,A
SET 4,B
BIT 7,L
SET 1,D
RES 2,D
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
RES 7,H
RES 7,[HL]
OR_A_L
RR L
RES 7,L
RR L
RES 7,H
RRC [HL]
SET 6,B
RES 4,A
SET 1,L
SRA B
RES 5,L
SET 1,L
SLA D
RES 2,E
BIT 0,B
RLC L
SET 4,C
SET 6,B
RES 4,A
SRL [HL]
SET 4,B
SET 1,C
RES 6,D
RL C
SLA A
RLC B
RRC [HL]
SET 1,L
RL A
SET 6,E
RLC E
SRL [HL]
SET 1,L
SLA [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 5,D
SET 3,A
SET 6,B
RES 4,A
SLA C
SET 0,D
RLC B
SLA B
RLC B
RES 4,B
RES 4,[HL]
SWAP B
SET 4,C
SET 6,B
RES 4,A
RLC H
SET 7,D
SET 1,C
SWAP C
SET 4,C
RES 0,B
RES 4,[HL]
SRA A
SET 2,A
SET 1,C
RES 4,[HL]
SLA B
SRL [HL]
SET 4,B
SLA C
SET 0,D
BIT 7,[HL]
BIT 5,D
SLA C
RL B
SWAP [HL]
SRA H
RL B
SWAP [HL]
SRA H
BIT 3,H
SLA B
RES 0,B
RLC E
BIT 6,E
SRL [HL]
SET 4,B
SRL [HL]
SET 5,D
SET 3,A
SET 1,L
RL E
SET 6,B
RES 4,A
RL L
RRC D
RES 4,[HL]
RL C
SWAP L
RLC C
BIT 7,[HL]
SET 4,B
RLC L
SWAP E
SET 4,C
SET 6,B
RES 4,A
RRC E
RLC [HL]
RES 4,A
RL E
BIT 7,[HL]
RLC C
SRL [HL]
SET 1,L
SLA [HL]
SET 1,L
SRA B
RES 5,L
SET 1,L
BIT 7,A
RES 2,E
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
RES 4,A
SET 0,B
RRC D
RES 4,A
RLC E
SET 7,B
RLC [HL]
SLA C
SET 0,D
SET 5,[HL]
BIT 6,A
SLA B
SLA B
SRL [HL]
SET 1,L
SLA [HL]
SET 0,D
SET 1,D
SET 1,D
SET 1,D
BIT 3,B
BIT 1,B
BIT 1,B
SET 1,B
BIT 6,E
BIT 6,E
BIT 6,E
BIT 6,H
BIT 6,H
BIT 6,H
RR D
RL E
RL C
RLC B
SET 2,C
SLA B
SET 1,C
RLC C
SET 7,A
SET 4,B
SET 4,B
SET 4,B
SET 1,L
SRA B
RES 5,L
RL C
BIT 1,H
SET 5,E
SET 1,L
RL A
RLC B
RL C
SLA [HL]
RLC D
BIT 6,[HL]
RL C
SET 0,D
RES 1,L
SET 6,B
RR [HL]
RL D
SET 7,[HL]
SRL [HL]
SRA B
SRL [HL]
RL D
BIT 6,C
SET 1,L
RL L
SET 2,E
BIT 0,B
RRC [HL]
SET 4,C
SRL [HL]
SET 5,D
SET 3,A
SET 0,C
SET 2,[HL]
RES 0,A
RLC [HL]
SLA C
RL H
SRA D
RL E
RL D
SET 6,C
SET 1,C
SWAP A
BIT 6,A
SWAP A
BIT 6,A
RLC B
SET 1,L
RL A
SET 0,C
BIT 7,[HL]
BIT 3,B
BIT 4,E
BIT 0,B
SET 0,D
RL L
BIT 1,B
BIT 0,C
BIT 4,B
SLA B
BIT 5,B
SLA B
BIT 6,B
SLA B
BIT 7,B
SET 1,D
RL L
RR [HL]
RRC C
RLC D
SET 1,L
RL H
RL A
SET 1,L
SLA [HL]
SET 7,[HL]
SRL B
SET 2,[HL]
RR B
SET 7,[HL]
SRA B
SET 7,[HL]
SRA B
SRL H
SET 4,D
RR H
SET 4,L
RR [HL]
SET 4,C
RR B
SET 6,L
SET 0,L
SRA B
SET 6,C
RES 6,[HL]
SRL [HL]
RR B
SET 6,B
SET 2,[HL]
SET 7,[HL]
SLA B
SRL [HL]
SET 5,D
SET 3,A
RL C
SET 0,D
BIT 4,[HL]
SLA C
SET 7,A
BIT 3,B
SLA B
BIT 0,B
SLA B
RR H
BIT 4,B
SLA B
BIT 5,B
SRA B
SET 7,[HL]
SRA B
SRL [HL]
RLC [HL]
RR B
SET 7,[HL]
SRA B
SRL [HL]
RLC [HL]
BIT 6,A
SRL [HL]
SET 5,D
SET 3,A
RL D
BIT 7,B
SET 1,L
SLA [HL]
SRL [HL]
SET 5,D
SET 3,A
SET 0,B
SWAP A
RL B
RLC D
RL D
SET 4,C
RR B
SRL [HL]
RR B
SET 1,L
SRA B
SRL A
SET 1,L
SLA A
SET 7,H
SET 1,L
RL A
RLC B
RL C
SLA [HL]
RLC C
BIT 6,[HL]
RL C
SET 0,D
SET 0,D
RL L
SET 1,L
RL A
BIT 6,C
SET 1,L
RL A
SET 1,D
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 6,B
RES 4,A
RLC H
RL A
SET 1,C
RL L
SET 4,C
RL C
SET 0,D
BIT 4,[HL]
SLA C
SET 7,A
RRC D
BIT 3,B
SET 5,[HL]
BIT 0,B
SET 5,D
RRC B
BIT 1,B
SET 4,H
BIT 4,B
SLA B
BIT 5,B
SLA B
BIT 6,B
SLA B
BIT 7,B
SRA B
SET 7,[HL]
SWAP B
SET 0,[HL]
RR B
SET 7,[HL]
SRA B
SRL H
RL C
SET 0,D
RL L
SET 1,L
RL A
RES 2,L
SET 1,L
SLA [HL]
RES 4,A
SET 7,C
RR B
SET 7,[HL]
SRL B
SET 2,[HL]
RR B
BIT 0,B
BIT 0,B
BIT 0,B
BIT 0,B
BIT 0,B
BIT 2,B
BIT 2,B
BIT 2,B
BIT 2,B
BIT 2,B
SET 1,L
SRA B
RES 4,A
SET 1,L
SLA A
RES 1,D
SLA C
SET 0,D
SET 4,C
RRC [HL]
SET 1,L
RL A
RLC C
SET 6,B
SLA C
RL [HL]
BIT 1,[HL]
RL C
SET 0,D
SET 0,H
BIT 0,C
SET 1,L
RL A
BIT 6,C
SET 1,L
RL A
SET 1,D
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 6,B
RES 4,A
RLC H
RL A
SET 1,C
RL L
SET 4,C
SET 4,B
RES 5,A
SET 1,C
RLC B
SET 1,L
RL A
SET 0,E
SRL [HL]
BIT 3,B
SLA B
SRL [HL]
BIT 0,B
SLA B
SRL [HL]
BIT 1,B
SLA B
BIT 7,[HL]
BIT 4,B
RL H
BIT 5,B
SLA [HL]
BIT 6,B
SRA B
BIT 7,B
RR D
RLC L
RL [HL]
RLC L
RLC L
RRC C
RRC [HL]
BIT 6,A
RLC C
SLA C
RL [HL]
BIT 1,[HL]
SET 1,L
RL A
BIT 6,C
SET 1,C
SRA B
SRL L
SET 5,C
RLC L
SET 6,D
RLC L
SET 4,C
RR B
SRA B
SRL B
BIT 1,B
BIT 3,B
RR B
SRA B
SRL B
BIT 1,B
BIT 3,B
SET 4,C
RL D
RL C
SET 0,D
BIT 4,[HL]
SLA C
SET 7,A
RRC D
BIT 3,B
SET 5,H
BIT 0,B
SET 5,B
RL E
BIT 1,B
SET 4,D
BIT 4,B
SLA B
BIT 5,B
SLA B
BIT 6,B
SLA B
BIT 7,B
SRA B
SET 7,[HL]
SWAP B
SET 0,[HL]
RR B
SET 7,[HL]
SRA B
SRL H
RL C
SET 0,D
BIT 0,C
SET 1,L
RL A
RES 5,A
SET 1,L
SLA [HL]
RES 4,A
SET 7,C
RR B
SET 7,[HL]
SRL B
SET 2,[HL]
RR B
BIT 0,B
BIT 0,B
BIT 0,B
BIT 2,B
BIT 2,B
BIT 2,B
RLC B
SRL [HL]
SET 5,D
SET 3,A
SET 6,L
BIT 1,A
RLC B
SRA D
RL E
RL D
SET 6,C
SLA B
SET 1,C
RES 0,C
SET 6,B
RES 4,A
SRL [HL]
SET 4,B
RR D
RES 0,B
SET 1,C
RLC [HL]
RR D
RL E
SLA B
SET 4,C
RL B
BIT 5,A
SLA B
SWAP [HL]
SET 1,C
SLA C
SET 0,B
RES 4,B
RLC L
SET 7,H
SET 1,L
RR B
SET 0,D
BIT 2,H
RL C
RLC B
SRA B
SRL L
RR B
SLA E
SET 4,L
SET 1,L
RR B
SET 1,L
RR B
SET 0,E
RLC B
RL C
RLC B
SRA B
SRL L
RR B
SET 6,B
RL C
RLC B
SRA B
SRL L
RR B
SLA E
SET 4,L
SET 1,L
RR B
RLC [HL]
BIT 7,[HL]
SET 6,B
RRC E
SRL D
RRC A
RRC A
RLC L
SET 6,C
BIT 7,[HL]
SET 6,B
SWAP A
RR H
SET 4,[HL]
RL D
RLC L
SET 6,C
RLC [HL]
SRL D
RR E
SLA B
SET 1,C
SET 4,B
BIT 7,E
SET 7,H
RLC E
RES 4,D
SET 2,L
RLC E
RES 2,[HL]
RL B
RLC L
RR E
SLA B
SET 2,C
RL E
RRC L
SET 5,B
BIT 3,[HL]
SET 6,B
BIT 2,A
SET 7,H
SET 2,L
SLA C
RLC B
SET 4,L
SRA E
SRA E
SRA B
SET 1,L
RL A
SET 7,B
RES 4,D
RLC [HL]
SRL D
RR L
SLA B
SET 0,C
BIT 7,C
SET 1,B
RL D
RR C
RL C
RLC B
SET 4,L
SET 4,C
SRA B
RLC [HL]
SET 1,L
RL A
SET 6,[HL]
BIT 4,B
RLC L
RR E
SLA B
SRL [HL]
RL D
SET 4,B
BIT 7,E
SET 1,D
SET 4,B
SET 4,B
SRL [HL]
SET 5,D
SET 3,A
SET 0,A
RES 5,H
SET 6,B
BIT 4,A
SET 7,H
RLC [HL]
SET 4,L
SET 0,L
SET 2,L
SET 0,C
SLA C
RLC B
SET 4,L
SET 4,C
RL C
RLC B
SET 2,C
SLA B
SRA E
RLC [HL]
RL C
SET 1,C
RRC [HL]
SRA D
SRA B
RL D
RRC L
SET 6,A
SET 4,L
SLA B
RR C
SET 2,C
RLC L
SET 5,B
BIT 2,C
SRL [HL]
SET 4,B
SET 1,C
SET 5,B
SET 1,B
RES 4,H
RL C
SET 1,C
RLC [HL]
RLC [HL]
RR D
RR H
SLA B
RR H
RR H
RRC L
RL C
BIT 0,C
SET 5,L
RL C
RLC B
SET 4,L
SRL [HL]
RES 0,D
RR B
SET 4,C
SET 4,B
SET 1,C
RES 4,H
RL C
RLC B
BIT 4,B
RLC E
RRC [HL]
SLA D
SLA B
SET 4,C
RRC L
SET 6,H
SET 6,B
SLA C
RES 3,C
SET 4,B
SRL L
RLC E
RR B
SET 6,B
BIT 3,A
RLC B
SET 6,B
BIT 2,A
SET 1,D
SET 6,B
RES 4,A
RL D
RLC A
RES 4,[HL]
RES 3,H
RLC C
RES 3,H
SRA B
SRL [HL]
SET 1,L
RR C
RES 0,C
SET 6,B
BIT 1,A
RL A
BIT 6,B
SWAP A
BIT 6,C
SRA E
BIT 7,B
BIT 3,B
BIT 7,C
BIT 1,H
BIT 0,B
BIT 5,H
BIT 1,B
SET 5,[HL]
BIT 3,B
SET 1,B
SET 1,L
RR C
RL A
RES 5,A
SET 0,A
SET 0,B
SWAP A
RL C
RLC D
RL E
SET 4,C
SET 6,B
SRL L
RES 5,D
SRL [HL]
SET 4,B
RLC [HL]
SET 6,B
RES 4,A
RLC D
SLA A
RES 7,B
RRC D
SRA [HL]
RL D
RLC C
SET 4,B
SET 1,C
SRA A
SET 6,H
RRC D
SET 6,C
RES 5,D
SET 4,B
SET 0,B
RRC C
RES 5,D
SLA [HL]
SET 6,H
SRA B
RLC [HL]
RR D
RRC D
RLC L
SWAP B
RR B
SET 7,[HL]
SLA B
BIT 7,B
SET 1,L
SET 1,L
RR C
RLC D
SET 4,B
SET 6,B
SRL H
RLC [HL]
RES 1,H
SET 0,[HL]
RR D
BIT 4,B
RLC E
RRC D
BIT 7,D
SET 1,C
SET 4,B
SET 1,C
SET 0,[HL]
SET 1,B
SET 1,L
RR C
SET 0,[HL]
SET 4,B
RR E
SET 5,C
SET 6,B
SET 4,[HL]
SLA B
BIT 6,B
SET 1,L
SRA B
SET 5,D
SET 0,D
RES 3,B
RES 3,H
RES 3,E
SET 7,E
RES 3,A
SRA A
SET 2,A
SET 1,L
RR A
BIT 2,C
RES 5,A
SET 4,E
RES 1,D
SET 6,B
RL C
SRL A
SET 0,E
SET 7,[HL]
SRL [HL]
SRA B
SRL [HL]
SLA C
SET 7,A
RES 1,A
SET 2,L
SET 4,[HL]
SET 4,B
SET 1,L
SLA A
SLA C
RES 3,H
SET 5,[HL]
RL C
SRA B
BIT 4,E
RRC [HL]
SET 1,L
RR A
RES 3,B
SET 4,[HL]
SET 6,B
BIT 6,A
RES 3,H
SET 6,B
RES 4,A
RLC A
SWAP [HL]
SLA [HL]
SWAP [HL]
SLA C
SET 0,D
RES 7,A
SET 1,L
SLA [HL]
RL B
RL C
SLA [HL]
RES 6,[HL]
SLA C
RES 3,C
SET 0,B
BIT 6,A
SLA L
RLC C
SET 4,B
SET 4,[HL]
SWAP D
RLC D
RLC D
SET 5,B
SET 7,D
SET 0,B
SRA B
SRL [HL]
SET 5,D
SET 0,D
RLC A
SET 1,L
SLA B
RLC A
SET 1,L
SLA [HL]
SET 4,B
SET 6,B
SET 7,[HL]
SLA B
SRL [HL]
SET 4,B
SET 6,B
SLA C
RES 3,B
SLA [HL]
BIT 6,A
SRA B
BIT 0,A
SET 4,H
SRA B
SET 1,L
RR E
RRC D
RL C
SET 7,A
RLC D
SET 1,L
RR E
SET 2,E
BIT 0,B
SET 4,B
SET 1,C
RES 5,C
SET 6,B
RES 4,A
RRC D
RRC D
SET 7,[HL]
SRL B
SRL [HL]
BIT 3,A
RLC [HL]
RL [HL]
RR C
SET 4,B
SET 4,B
SET 1,C
SWAP B
SRA B
SLA B
RL L
RRC D
RRC B
RLC [HL]
RLC L
RLC H
RLC E
SLA C
RES 3,C
BIT 0,B
RRC [HL]
RLC [HL]
SET 4,L
BIT 6,A
BIT 7,H
SWAP B
RR D
SET 4,C
RL E
SLA B
SET 4,C
RL C
RLC B
SET 2,C
SLA B
SET 1,C
SRA A
RES 0,[HL]
SRA A
RES 0,B
RES 0,L
RES 0,D
RES 0,D
SRA A
SRA A
SRA A
RES 0,L
RES 0,E
RES 0,[HL]
RES 0,B
SRA A
SRA A
RES 0,E
RES 0,L
RES 0,L
SRA A
RLC L
RLC E
RR B
SET 6,B
BIT 0,A
RES 0,B
SRA B
SET 7,[HL]
SLA B
SRL [HL]
RR B
SET 7,[HL]
SRA B
SET 6,B
SET 4,[HL]
SET 6,[HL]
RR B
SET 4,B
SET 6,L
SET 4,[HL]
SET 7,[HL]
SLA B
SET 6,B
SET 7,[HL]
SRA B
SET 6,C
SRA A
RLC C
BIT 6,A
SET 6,L
SET 0,L
SLA B
RL C
SWAP B
SET 6,C
SET 4,C
BIT 7,L
RRC A
RRC H
RES 6,A
SET 4,B
BIT 7,H
RRC A
RRC D
RLC [HL]
RL [HL]
RR C
RES 4,A
SET 7,[HL]
SLA B
SET 1,C
RRC L
SET 6,B
RES 4,A
SET 1,L
RLC L
BIT 0,D
SET 1,L
RLC L
RES 7,E
SET 1,L
SLA B
SRL [HL]
SET 1,L
SLA L
BIT 1,L
SET 1,L
RR A
RES 6,E
SET 1,C
BIT 2,A
SET 7,D
SET 0,B
RLC C
SET 3,[HL]
SRA B
SRL [HL]
SET 5,D
SET 0,D
RES 2,[HL]
SET 1,C
RR B
SET 6,B
SET 4,[HL]
SET 7,[HL]
SET 1,D
RLC D
SET 4,H
SET 0,B
RES 0,C
BIT 3,A
SET 2,H
SET 0,L
SLA B
SLA C
SET 7,A
RES 5,E
RLC C
RES 5,E
SRA D
SET 3,[HL]
RLC C
BIT 7,A
SLA C
RES 3,C
BIT 1,[HL]
RLC [HL]
SET 6,B
SET 4,[HL]
SLA B
SRA D
RL E
SLA B
SRL [HL]
SET 5,D
SET 0,D
RLC B
SET 1,L
SLA [HL]
RES 2,[HL]
SET 1,C
RES 3,[HL]
RLC D
BIT 7,A
SET 7,D
SET 0,B
SRA B
RES 5,A
SET 4,[HL]
SET 7,[HL]
SRA C
SET 6,B
SET 5,[HL]
SET 4,B
SRA B
SRL [HL]
SET 5,D
SET 3,A
SET 2,B
SET 6,D
SET 1,A
SET 6,C
RR H
SET 1,C
RES 5,E
SET 1,B
SET 1,H
SRL C
SET 4,B
SET 6,B
SET 7,[HL]
SLA B
SRL [HL]
SET 4,B
SET 4,B
SET 4,C
RES 5,A
SET 1,A
SET 2,B
RES 2,H
RR A
SET 6,D
SET 2,B
SET 6,C
SET 1,A
RLC D
BIT 7,A
RES 5,A
RES 5,E
SET 5,[HL]
RLC [HL]
RRC [HL]
SET 1,L
RR C
RRC L
SET 7,C
SET 4,C
SLA C
RES 3,B
RLC L
SET 3,L
RR D
SET 7,[HL]
RL E
RRC L
SET 6,A
RR C
RR [HL]
RRC [HL]
RES 0,B
RLC B
SET 5,D
SET 0,D
RES 0,E
SET 1,L
SLA [HL]
SET 4,B
SET 4,B
SET 1,L
SLA D
RES 0,A
SET 2,A
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
RES 0,C
BIT 0,A
RLC E
BIT 3,A
RES 5,A
SET 4,E
SET 0,L
SRL [HL]
SLA B
SET 6,B
SET 7,[HL]
SRL [HL]
SRA B
SRL [HL]
SET 4,B
SET 1,C
RES 4,[HL]
SET 0,B
RLC D
RL C
SRA B
RLC H
SET 6,B
RES 4,A
SRA [HL]
BIT 0,B
SLA C
SET 1,B
RES 0,H
RL C
RLC C
RES 0,A
SET 1,L
RR L
RLC B
SLA C
SET 1,B
RES 0,H
RL C
RL D
BIT 0,A
SET 1,L
RR L
RES 4,B
RLC [HL]
RES 5,A
RLC L
SET 7,H
RES 0,B
RES 4,[HL]
RES 0,B
RLC B
SET 5,D
SET 0,D
RES 0,E
SET 1,L
SLA [HL]
SET 6,E
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
SLA C
SET 0,B
RLC E
SLA D
SLA B
SET 6,B
BIT 0,A
SLA C
SET 0,B
BIT 4,[HL]
RLC L
SET 6,A
RLC [HL]
RL C
SET 0,B
SET 4,[HL]
SLA B
RR D
RRC A
RRC E
RLC L
SET 6,D
RR D
SET 6,B
SWAP A
RR D
RRC A
RR L
SLA B
SET 1,C
RES 4,[HL]
SET 0,B
RLC C
SET 0,[HL]
SRL [HL]
SET 4,B
SET 1,C
RES 4,[HL]
SET 0,B
RLC D
RL C
BIT 2,C
RLC H
SET 1,L
RL A
RLC B
RL C
SLA A
RRC D
BIT 6,[HL]
SRL [HL]
SLA C
SET 0,D
SRA [HL]
BIT 6,A
RRC [HL]
RL C
RR [HL]
RRC D
SLA D
RL E
RL C
RLC B
SET 2,C
SLA B
SET 6,B
SET 7,[HL]
SLA B
SRL [HL]
SRL H
SLA C
SET 0,D
RL B
RES 5,A
RR C
SLA B
SET 6,B
SET 0,[HL]
SET 5,D
SET 3,A
SLA L
RES 3,[HL]
RR E
RES 4,[HL]
SLA E
SET 4,C
RR H
RR [HL]
SLA B
SLA [HL]
SRA B
SRL [HL]
SET 1,L
SLA [HL]
SET 6,B
SET 7,[HL]
SRA B
RES 4,A
SLA C
SET 0,D
RL B
RLC [HL]
SET 4,L
SLA B
SRA H
BIT 6,A
SET 4,[HL]
SET 6,[HL]
BIT 5,A
SET 5,[HL]
BIT 6,A
BIT 2,B
SLA E
BIT 2,C
SLA L
RR C
SLA B
SRL [HL]
SET 1,L
SLA [HL]
SET 5,C
RES 4,A
SET 1,L
RL A
SET 0,H
RLC L
SLA [HL]
RLC D
RLC L
SET 4,C
SRA L
SWAP [HL]
RR B
SRA L
SWAP [HL]
RR B
RES 5,A
SET 0,[HL]
RL C
SET 0,B
BIT 5,A
RR D
OR_A_L
SET 1,D
SLA [HL]
BIT 7,H
RR E
RL D
RLC C
SLA C
SET 0,B
SET 1,L
RLC C
SET 0,H
SLA C
RES 3,C
SWAP [HL]
RES 5,A
RES 4,[HL]
SLA C
SET 0,B
BIT 4,[HL]
RL C
SET 0,B
SLA L
SET 1,L
SRA D
RLC D
SET 4,B
SET 1,C
SET 0,[HL]
RES 4,A
SET 7,D
SET 0,B
RLC H
RES 6,D
BIT 0,B
RLC C
RES 3,B
RES 5,H
RES 4,A
SLA E
RLC B
RLC C
RES 3,B
RES 6,C
SET 7,[HL]
SRA B
RL C
RLC E
SET 4,E
SLA C
SET 0,B
RLC D
RRC C
RLC B
RLC C
RES 3,C
RES 7,E
SET 1,L
SLA L
SET 6,B
RES 4,A
SRL [HL]
SET 4,B
SET 1,C
RES 4,[HL]
SET 0,B
RLC H
SET 5,B
SET 6,B
RES 4,A
RRC D
SRL A
RES 4,[HL]
RR E
SET 1,H
SWAP A
SRA A
SET 2,A
SLA C
SET 1,B
SRL [HL]
RRC [HL]
SET 1,L
RR A
RES 0,E
RL C
SRA C
RLC [HL]
BIT 7,L
SET 6,B
SET 7,[HL]
SLA B
SLA C
SET 0,B
RLC [HL]
SET 7,[HL]
SWAP B
RLC H
RL L
RRC D
SET 7,[HL]
SWAP B
SRL [HL]
SET 4,B
SET 1,C
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
RRC B
RR D
RL E
SLA B
SET 4,C
RL C
RLC B
SET 2,C
SLA B
SET 1,C
SET 0,B
SWAP A
SET 6,B
RES 4,A
SET 6,B
SET 7,[HL]
SET 0,B
RES 5,H
RLC C
RLC B
RL C
RLC B
SLA B
RRC C
RL C
RLC C
SLA B
RRC C
RL C
RLC E
SLA B
RRC C
RLC B
BIT 7,[HL]
SET 1,B
RLC B
RES 5,C
RLC H
SET 2,L
RES 4,B
SET 1,L
RLC C
SET 0,C
SLA B
SET 1,C
SRL [HL]
SET 4,B
SET 6,C
RLC D
RRC [HL]
RL C
RLC B
RLC [HL]
SLA D
SLA B
SET 4,C
RRC L
SET 6,H
SLA C
RL C
RL [HL]
RRC [HL]
SRL [HL]
RLC [HL]
SLA D
SLA B
RR C
SLA B
SET 1,C
RLC B
SWAP [HL]
SRA H
RR B
SWAP [HL]
SRA H
RL E
BIT 6,A
SET 7,H
SET 6,B
RES 4,A
RLC L
SET 0,L
SRA B
SLA [HL]
SET 6,B
BIT 5,A
SLA E
SET 7,[HL]
SLA B
SLA C
SET 0,E
SET 4,B
SET 6,B
RES 4,A
SRA D
RES 0,B
SET 2,E
SLA H
RLC E
RLC H
RES 5,A
SRA B
SRL H
SRL H
SET 7,[HL]
SRA B
RR B
BIT 2,A
RES 5,[HL]
SLA L
RLC A
RES 6,C
SET 7,H
SRA B
BIT 7,D
RES 5,[HL]
SET 5,D
SET 0,D
RES 2,[HL]
SET 6,B
SET 4,B
SET 1,C
SET 0,A
RES 4,A
RRC H
RES 0,C
RES 6,B
RES 0,B
SLA L
SET 5,D
SET 0,B
RES 4,A
SLA B
SET 6,B
RES 4,A
SLA H
SET 4,E
SLA B
SRL [HL]
SET 4,B
SLA C
SET 7,A
RR B
SET 6,B
SET 4,[HL]
SET 7,[HL]
SRA B
SLA C
SET 7,A
RLC B
RES 3,C
SRA B
SRL L
RES 3,C
RES 0,E
SET 1,C
RES 3,B
RLC E
SET 6,B
RES 4,A
SET 6,B
SET 4,B
SLA C
SET 0,D
SET 4,B
SET 0,[HL]
BIT 6,A
RES 0,E
SET 1,L
SLA L
SET 1,B
RES 4,B
RLC C
BIT 6,A
RES 0,E
SRL [HL]
SET 4,B
SET 5,D
SET 0,B
SET 4,L
SRA B
BIT 1,A
SET 0,B
SWAP A
SWAP A
SET 0,B
RR D
RL E
BIT 4,A
RLC B
RRC C
RL D
RR E
RES 5,A
SET 4,L
RLC C
SET 7,[HL]
SET 0,B
RLC D
SET 7,[HL]
SET 0,B
SET 7,E
BIT 7,[HL]
RLC C
RRC L
SET 6,E
SRL [HL]
SET 4,B
SRL [HL]
SET 5,D
SET 3,A
SWAP H
RES 5,A
SRA B
SRL H
RR B
BIT 3,A
RLC B
RES 4,B
SET 1,L
RLC C
RLC C
SET 1,[HL]
RR B
SET 6,B
SET 7,[HL]
SET 0,B
RLC D
SET 7,B
RES 5,A
RES 4,B
RES 4,E
SLA C
SET 1,B
RL B
RRC D
SRA D
SRA A
SET 3,B
RRC L
SET 6,A
BIT 7,H
RL E
RL D
SET 6,B
SRL H
RES 4,B
RL C
RLC B
SET 2,C
SLA B
SRL [HL]
SET 4,B
SRL L
RES 4,[HL]
RES 4,B
SET 1,B
SLA C
SET 7,A
SET 0,B
BIT 6,A
RL D
RES 0,[HL]
SLA D
RLC B
SLA A
SWAP B
SWAP [HL]
SRA E
RES 3,C
RRC A
RES 6,A
SRA B
SRL B
SLA A
SET 4,[HL]
SET 7,[HL]
SRA B
BIT 7,B
RLC [HL]
RES 5,H
RLC [HL]
SET 7,[HL]
SRA B
SLA C
SET 0,B
RLC C
RLC D
RL B
RES 6,[HL]
RLC [HL]
SET 7,[HL]
SRA B
SLA C
SET 0,B
RLC H
RLC A
BIT 7,B
SET 3,H
SET 5,D
SET 3,A
SET 4,C
RES 2,B
SET 4,B
RR B
SET 6,B
SET 7,[HL]
SET 0,B
RES 4,[HL]
SET 0,B
RES 4,E
SET 6,B
BIT 0,A
SLA B
RR D
SRA B
SET 2,[HL]
BIT 4,A
RR D
SET 6,B
SET 7,[HL]
SRL [HL]
SLA B
SRL [HL]
RRC [HL]
SLA D
SLA B
RL E
RES 4,A
SET 4,L
RES 3,H
SET 4,B
SET 7,[HL]
SRA B
SRL [HL]
SET 4,B
SET 1,C
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
RES 5,A
RES 3,B
RR D
SET 2,[HL]
BIT 1,A
RR D
RLC [HL]
BIT 7,[HL]
BIT 4,C
SET 4,C
RLC L
SET 6,A
RR D
SLA B
RR B
SET 1,L
SLA B
SET 3,L
RES 4,[HL]
SET 0,B
SET 4,E
RLC C
RL C
SET 0,B
BIT 4,A
RR D
SET 2,L
RLC C
SET 7,A
SET 2,C
RLC [HL]
SRA D
RL E
SLA B
SET 4,C
SET 2,C
SET 4,B
RRC C
SET 7,[HL]
SLA B
SET 2,C
RR D
SLA B
SLA C
SET 1,B
SRA A
RRC D
RLC L
SET 7,H
RES 2,E
SRL [HL]
SET 4,B
SET 1,C
RES 4,E
RES 5,A
RRC C
RLC L
SET 7,H
SET 6,B
SET 7,[HL]
SET 0,B
SLA D
RL C
SET 1,D
RES 5,H
SET 1,C
SET 4,E
RLC E
SLA C
RES 3,D
RLC D
SET 1,L
SLA H
SET 6,B
SET 7,[HL]
SET 0,B
SET 4,D
RL C
SET 1,C
RES 5,H
SET 1,C
SET 4,E
RLC L
SLA C
RES 3,C
SET 0,D
SET 1,L
SLA H
SET 6,B
SET 7,[HL]
SET 0,B
RES 4,D
RL C
SET 1,C
RES 5,H
SET 1,C
SET 4,E
RLC A
SLA C
RES 3,C
RES 0,D
SET 1,L
SLA H
SET 6,B
SET 7,[HL]
SET 0,B
BIT 4,D
RL C
SET 1,C
RES 5,H
SET 6,B
RES 4,A
SET 4,C
RRC B
SET 0,B
RLC C
SET 7,B
SET 1,C
RR D
SET 6,B
RES 4,A
SET 6,D
RLC L
SET 4,B
SET 1,C
SET 4,E
RRC C
SLA C
RES 3,C
BIT 0,D
SET 1,L
SLA H
SET 6,B
SET 7,[HL]
SET 0,B
SLA D
RL C
SET 1,C
RES 5,H
SET 1,C
SET 4,E
RRC E
SLA C
RES 3,C
RLC D
SET 1,L
SLA H
SET 6,B
SET 7,[HL]
SET 0,B
SET 4,D
RL C
SET 1,B
RES 5,H
SET 1,C
SET 4,E
RRC L
SLA C
RES 3,B
SET 0,D
SET 1,L
SLA H
SET 6,B
SET 7,[HL]
SET 0,B
RES 4,D
RL C
SET 1,B
RES 5,H
SET 1,C
SET 4,E
RRC A
SLA C
RES 3,B
RES 0,D
SET 1,L
SLA H
SET 6,B
SET 7,[HL]
SET 0,B
BIT 4,D
RL C
SET 1,B
RES 5,H
SET 1,L
SLA H
SET 6,B
SET 7,[HL]
SET 0,B
BIT 0,D
RL C
SET 1,B
RES 5,H
SLA C
RES 3,H
SRL E
SRL [HL]
SET 4,B
SET 1,C
SET 4,E
RL D
SLA C
RES 3,B
SLA D
SET 1,L
SLA H
BIT 5,L
SET 1,L
SLA H
SET 6,B
SET 7,[HL]
SET 0,B
SET 0,A
SLA C
RES 3,B
RLC D
SET 1,L
SLA H
SET 4,B
SET 6,B
RES 4,A
SET 4,C
BIT 1,B
SET 0,B
BIT 1,[HL]
RL C
SET 7,A
RLC D
SET 0,B
SWAP A
RRC B
BIT 2,B
RL C
SET 7,A
RLC C
SRL H
SET 6,B
SET 7,[HL]
SRA B
SET 6,B
RES 4,A
RR [HL]
BIT 4,H
RES 4,[HL]
RLC D
SET 5,B
SET 6,B
RES 4,A
RLC E
SET 2,L
SET 6,B
SET 7,[HL]
SRL [HL]
SLA B
SRL [HL]
SET 4,B
SET 1,C
RLC A
SET 1,C
RR D
SET 6,B
RES 4,A
RES 6,D
SET 4,B
SET 1,C
SET 4,C
SET 0,B
SET 0,B
SWAP A
RL C
SET 0,B
SWAP [HL]
SET 1,C
SET 4,C
SET 0,B
SET 0,B
SWAP A
SLA C
SET 7,A
SET 7,[HL]
SET 1,B
RES 3,L
SET 6,B
BIT 2,A
SET 6,B
BIT 7,D
RRC A
SWAP A
SET 6,B
SET 4,[HL]
SWAP A
RES 6,D
SET 3,B
SWAP H
RES 3,L
SET 4,[HL]
BIT 1,A
SET 6,C
BIT 6,C
RES 3,H
BIT 7,B
SET 6,B
RRC L
SWAP A
BIT 7,L
SET 6,B
RLC L
SET 6,B
RR B
SRL [HL]
SET 5,D
SET 3,A
SET 5,B
SET 1,C
BIT 0,A
SET 1,B
RES 6,A
SLA A
SRA B
RR B
BIT 0,A
RLC [HL]
RR D
SRA H
RLC L
SET 7,C
SET 4,E
SET 4,B
SET 1,C
RLC B
BIT 7,[HL]
RES 0,B
SRA [HL]
BIT 7,[HL]
RES 4,B
RES 0,C
BIT 1,B
SLA B
BIT 0,B
SRA B
BIT 7,[HL]
RLC E
RLC E
RR B
BIT 7,[HL]
RLC E
RR B
BIT 7,[HL]
RLC E
RLC E
RLC E
RR B
BIT 7,[HL]
SET 7,H
SRL [HL]
SET 5,D
SET 3,A
RES 0,E
SET 1,L
SLA L
SRA B
RES 5,A
SET 4,B
SLA C
SET 0,D
RES 4,B
SET 1,L
SLA [HL]
RLC D
SET 6,B
BIT 0,A
RES 0,B
BIT 7,[HL]
RES 4,B
BIT 4,B
RL A
RRC H
BIT 4,C
SRA L
RES 5,D
SET 4,B
SET 0,B
RRC C
RES 5,D
SET 0,[HL]
BIT 6,A
RES 0,E
SRL [HL]
SET 5,D
SET 3,A
BIT 6,E
RES 4,A
SLA C
SET 0,D
SET 5,D
SET 3,A
RES 4,B
SET 1,L
SLA [HL]
RLC C
RES 5,D
BIT 5,B
SRL [HL]
SLA B
BIT 5,C
SRA B
SET 6,B
SRL L
RES 5,D
SRL [HL]
SET 4,B
BIT 7,[HL]
RRC B
SRL [HL]
SET 5,D
SET 3,A
RES 0,E
SET 1,L
SLA L
SET 1,B
SET 0,A
RL B
RLC [HL]
SRA D
RES 6,D
RES 4,A
RL A
RES 6,E
SET 0,L
SET 4,E
BIT 7,H
SWAP B
BIT 7,[HL]
SRA A
RRC E
SET 4,C
SRA H
SLA B
RES 5,A
RES 3,E
SET 0,C
SRL [HL]
SET 4,B
SET 1,C
RES 3,B
RLC C
SLA C
SET 0,B
RLC H
SET 4,B
SRA D
SRA B
SET 4,B
SET 4,L
SET 1,L
SRA C
SET 2,C
SET 4,C
BIT 0,C
RLC E
SET 7,D
RL D
SET 0,[HL]
BIT 2,A
RL D
RLC L
SET 3,H
RLC D
RES 3,B
RLC B
SWAP [HL]
SET 1,C
SET 0,[HL]
SET 7,[HL]
SRA B
SET 2,L
RES 6,A
BIT 2,H
SLA D
SRL H
BIT 6,A
RRC A
RRC L
SWAP A
SET 4,[HL]
SRA B
RLC D
SET 6,B
BIT 0,A
SET 4,L
BIT 4,[HL]
SET 4,C
SLA B
SET 0,C
SLA E
SLA C
RLC B
SET 2,C
SRL D
SET 2,C
SET 0,E
RLC H
RES 4,B
SET 4,L
BIT 4,[HL]
SET 4,C
SLA B
SRL [HL]
SET 5,D
SET 0,B
RL C
SET 0,B
SLA L
SET 1,L
SRA D
RLC D
SET 4,B
RES 5,A
SET 0,[HL]
SET 1,C
SRL [HL]
SET 4,B
RES 5,A
SET 0,[HL]
SET 7,D
SET 0,B
SET 5,D
SET 0,B
RLC L
SRL [HL]
SET 4,B
SET 1,C
RES 5,H
RLC [HL]
RES 5,A
RLC L
SET 7,H
RES 4,B
RLC [HL]
SLA D
SLA B
SET 1,C
SET 4,[HL]
SWAP A
RL D
SET 4,[HL]
RR H
SET 1,C
RLC D
RES 1,A
SET 4,B
SRL [HL]
SET 4,B
SLA C
SET 0,D
RES 1,C
SET 1,C
RLC C
RES 1,A
RL B
RES 1,[HL]
SET 0,B
RES 1,L
RLC B
SET 1,L
SRA D
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SRL [HL]
SET 4,B
SLA C
SET 0,D
RES 1,C
SET 1,C
SLA B
RES 1,[HL]
SLA B
BIT 6,A
RLC L
SET 7,E
RR D
SET 7,A
SLA D
RR B
SET 3,C
RR B
RLC B
RLC B
SET 7,A
RES 0,B
RLC B
RLC B
SET 7,A
BIT 6,B
RR H
RLC B
SRL B
RR H
RLC B
BIT 0,B
SLA B
RLC B
BIT 0,B
SLA B
RLC B
BIT 0,B
SLA B
RLC B
BIT 0,B
SLA C
RLC B
BIT 7,B
SLA C
RLC B
BIT 4,B
SRA D
RLC B
BIT 4,B
SRA D
SLA B
BIT 5,B
SRL [HL]
RLC B
BIT 4,B
SWAP [HL]
RLC B
BIT 4,B
SWAP [HL]
SLA B
BIT 5,B
SWAP D
RLC B
BIT 4,B
SRA [HL]
RLC B
BIT 5,B
SRL H
RLC B
BIT 4,B
SRL D
RLC B
BIT 5,B
SWAP B
RLC B
SRL A
BIT 0,H
RLC B
SRL A
BIT 1,D
RLC B
SRL A
BIT 0,[HL]
RLC B
BIT 6,A
BIT 1,B
RLC B
RES 0,A
BIT 1,H
RLC B
RES 0,A
BIT 1,[HL]
RLC B
BIT 4,A
BIT 2,B
RLC B
BIT 4,A
BIT 2,D
RLC B
RES 1,A
BIT 2,H
RLC B
RES 1,A
BIT 2,L
RLC B
BIT 3,A
SRA H
RLC B
RES 0,B
SWAP H
RLC B
RES 0,B
SWAP H
SLA B
BIT 5,A
BIT 3,B
RLC B
RES 0,B
SWAP H
RLC B
RES 0,B
SWAP H
SLA B
SET 7,A
RLC C
RLC H
SRA A
RRC E
RES 6,C
SET 7,B
SRA D
RL E
BIT 7,B
SLA B
SET 1,C
SET 0,E
RLC C
RLC B
RES 4,H
SLA C
SWAP D
RLC B
RLC C
RRC L
RES 4,H
SET 1,C
BIT 3,A
RLC C
RLC C
RLC B
SRA D
RL E
RL E
BIT 7,B
SLA B
SET 1,C
SET 0,E
RLC C
RRC L
RES 4,H
SET 1,C
RLC B
RL C
RES 0,B
RES 4,H
SET 1,C
RLC B
RLC [HL]
SET 4,L
RL H
SLA D
RRC L
SET 7,D
SET 2,L
SLA B
RR C
RLC L
SET 5,L
RLC [HL]
SET 4,L
SET 7,[HL]
SRA B
SLA D
RLC L
SET 6,[HL]
SET 2,L
SLA B
RR C
RR B
SET 4,C
RLC D
SET 4,E
SET 6,B
SET 4,B
RES 0,A
SET 4,B
SET 6,B
SET 7,[HL]
SLA B
SET 6,B
SET 4,[HL]
SET 4,B
SET 6,B
SET 4,B
SET 1,C
SRA A
RL D
SRA A
SRA A
SRA A
SRA C
SRA A
SRA A
RR H
RRC D
RR L
SRA A
SRA C
SRA C
SRA C
SRA A
SRA A
RR L
SRA A
SRA A
SRA A
SRA C
SRA A
SRA A
RR B
RR L
RL A
RRC [HL]
SRA C
SRA C
SRA C
SRA C
SRA A
RRC D
RRC [HL]
SRA A
SRA A
SRA C
SRA C
SRA A
RL D
RL B
RRC [HL]
SRA A
SRA A
RLC B
SLA [HL]
RLC H
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
RR B
RRC E
RRC [HL]
SRA A
SRA A
RLC B
SLA [HL]
RLC C
RLC B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
RR E
RR C
RRC [HL]
SRA A
SRA A
RLC B
SLA [HL]
RLC E
RLC B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
RRC [HL]
RR E
RR H
SRA A
SRA A
RLC B
SLA [HL]
RLC C
RLC B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
RR E
RR C
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA C
SRA C
SRA C
SRA C
SRA C
RL C
RR H
RR H
RRC D
RRC [HL]
SRA A
SRA A
SRA A
SRA A
SRA A
BIT 4,C
BIT 4,D
BIT 4,D
BIT 4,D
BIT 4,H
SRA A
SRA A
SRA A
BIT 4,H
RL B
RL [HL]
SRA A
BIT 4,H
RES 5,L
RES 5,L
SRA A
BIT 4,H
RR B
RRC [HL]
SRA A
BIT 4,H
RES 5,L
RES 5,L
SRA A
BIT 4,[HL]
BIT 5,C
BIT 5,C
BIT 5,C
RR C
RRC [HL]
RR H
SRA A
SRA C
SRA C
SRA C
SRA A
SRA A
RR E
SRA A
SRA A
SRA A
SRA C
SRA A
SRA A
SRA A
RRC D
RRC D
RL A
SRA A
SRA C
SRA C
SRA C
SRL [HL]
SET 4,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SRA A
RRC A
SWAP A
SRL [HL]
SET 4,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SRA A
RRC A
BIT 1,A
RES 0,B
RES 4,C
RES 0,C
SET 4,B
SRL [HL]
SET 4,B
SET 1,C
RES 6,D
RL B
SRL A
SRL A
SRL A
RLC B
BIT 3,A
RLC B
RLC [HL]
RR C
SLA B
SET 6,B
SET 2,[HL]
SRL A
SRL A
SRL A
RL C
RLC B
RR C
SET 4,B
BIT 7,L
RES 6,H
SET 6,B
BIT 2,A
RES 6,H
RLC [HL]
RR D
RR E
RLC L
SET 7,C
SET 2,[HL]
SET 4,[HL]
RLC A
SET 0,[HL]
SET 4,B
SET 6,B
SET 4,[HL]
RL A
RL A
RRC B
RES 6,E
SET 6,B
RES 4,A
RRC [HL]
RES 5,A
SET 4,B
BIT 0,A
SWAP A
RRC A
SRA B
SET 4,B
SRL [HL]
SLA B
SRL [HL]
SLA D
SET 4,[HL]
SLA B
SET 6,B
RES 4,A
RLC B
RRC C
RLC C
SRL [HL]
SRA B
SRL [HL]
SLA D
RRC L
SET 2,H
SET 4,B
SET 1,C
SRL [HL]
SET 4,B
SET 6,C
SET 3,C
SRL [HL]
SET 4,B
SET 6,C
SET 4,A
SET 0,B
BIT 0,[HL]
SRA B
SLA B
SET 1,C
SET 4,B
BIT 7,L
RES 2,A
RES 4,A
RR L
RES 0,B
RL A
RES 2,[HL]
SET 6,B
BIT 5,A
RL B
RR C
RES 1,A
SET 4,B
SET 1,B
SET 4,B
SET 4,B
RR B
SET 4,B
RLC [HL]
RL C
SET 7,A
RL D
RLC L
SET 7,D
RES 1,C
BIT 4,H
RLC A
RL [HL]
RR C
SLA E
RR D
RL E
BIT 4,A
RR D
RES 2,B
RR D
RES 2,C
SLA E
SLA E
RES 1,H
RES 2,H
SET 7,[HL]
SRA B
SET 7,[HL]
SLA B
SET 6,B
SET 5,[HL]
SET 4,B
SLA E
RR B
RL E
RR B
SET 7,[HL]
SRA B
SET 4,B
SET 6,B
BIT 0,A
BIT 1,A
RES 1,E
BIT 6,A
RLC [HL]
RES 2,B
RES 1,C
RRC D
SET 6,L
RES 2,B
SET 6,C
RES 3,C
RRC B
RES 2,E
RES 1,B
RL E
RL E
SET 6,B
BIT 5,A
SLA B
SET 6,B
RES 0,B
RR B
BIT 7,B
SET 6,B
BIT 0,A
RES 2,B
SET 3,[HL]
SET 4,B
SET 4,L
RES 1,L
SET 6,B
BIT 5,A
RES 2,L
SRA B
SRL [HL]
RR B
SET 6,B
SLA D
RES 2,D
SET 6,B
SLA D
RES 2,H
SET 6,B
RES 6,B
SET 6,B
RES 6,B
BIT 7,H
RES 1,L
SET 4,B
SET 4,C
SET 3,B
SLA B
SLA H
SRA B
SRA H
SWAP B
SWAP H
SRL B
SRL H
BIT 0,B
BIT 0,H
BIT 1,B
BIT 1,H
BIT 2,B
BIT 2,H
BIT 3,B
BIT 3,H
BIT 4,B
BIT 4,H
BIT 5,B
BIT 5,H
BIT 6,B
BIT 6,H
BIT 7,B
BIT 7,H
RES 0,B
RES 0,H
RES 1,B
RES 1,H
RES 2,B
RES 2,H
RES 3,B
RES 3,H
RES 4,B
RES 4,H
RES 5,B
RES 5,H
RES 6,B
RES 6,H
RES 7,B
RES 7,H
SET 0,B
SET 0,H
SET 1,B
SET 1,H
SET 0,A
SET 1,H
SET 2,B
SET 2,H
SET 3,B
SET 3,H
SET 4,B
SET 4,H
SET 5,D
SET 5,[HL]
SET 5,B
SET 5,H
SET 6,D
SET 6,[HL]
SET 6,B
SET 6,H
SET 7,B
SET 7,H
RLC B
RLC H
SET 7,D
SET 7,[HL]
RLC H
RRC B
RRC B
RRC H
RL B
RL H
RR B
RR H
SLA B
SLA H
SRA B
SRA H
SWAP B
SWAP H
SRL B
SRL H
BIT 0,B
BIT 0,H
BIT 1,B
BIT 1,H
BIT 2,B
BIT 2,H
RRC D
RRC [HL]
RL D
RL D
RLC D
RLC [HL]
BIT 3,B
SET 5,A
BIT 5,B
SET 5,A
BIT 7,D
SET 5,A
RES 1,C
SET 5,A
RES 3,D
SET 5,A
RES 5,H
SET 5,A
RES 7,L
SET 5,A
SRA L
SET 5,A
SET 3,H
SET 5,A
SET 5,E
SET 5,A
SET 7,H
SET 5,A
RRC E
SET 5,A
RR H
SET 5,A
SRA [HL]
SET 5,A
BIT 0,B
SET 5,A
BIT 2,D
SET 5,A
BIT 4,H
SET 5,A
BIT 6,[HL]
SET 5,A
RES 0,[HL]
SET 5,A
RES 3,B
SET 5,A
RES 5,B
SET 5,A
RES 7,C
SET 5,A
SET 1,D
SET 5,A
SET 3,E
SET 5,A
RRC E
SET 5,A
RR H
SET 5,A
SET 5,H
SET 5,A
SET 7,D
SET 5,A
SRA L
RLC B
SWAP [HL]
RLC B
SRL A
RLC B
BIT 1,B
RLC B
BIT 2,C
RLC B
BIT 2,L
RLC B
BIT 3,C
RLC B
BIT 3,L
RLC B
BIT 4,C
RLC B
BIT 4,L
RLC B
BIT 5,C
RLC B
BIT 5,L
RLC B
BIT 6,C
RLC B
BIT 6,L
RLC B
BIT 7,C
SET 6,B
RES 0,H
SET 6,B
RES 1,A
SET 6,B
RES 4,E
SET 6,B
RES 7,B
SET 7,B
SET 0,C
SET 7,B
SET 1,D
SET 7,B
SET 2,C
SET 7,B
SET 3,B
SET 6,B
SET 4,E
SET 6,B
SET 5,[HL]
SET 6,B
RLC E
SET 6,B
RR C
SET 7,B
SLA D
SET 7,B
SRA E
SET 7,B
SWAP D
SET 7,B
SRL C
SET 7,B
BIT 0,B
SET 7,B
BIT 0,A
SET 7,B
BIT 1,[HL]
SET 7,B
BIT 2,L
SET 7,B
BIT 3,H
SET 7,B
BIT 4,A
SET 7,B
BIT 5,[HL]
SET 7,B
BIT 6,L
SET 7,B
BIT 7,H
SET 7,B
RES 0,E
SET 7,B
RES 1,H
SET 7,B
RES 2,L
SET 7,B
RES 3,[HL]
SET 7,B
RES 4,A
SET 7,B
RES 6,B
SET 7,B
RES 7,C
SET 7,B
SET 0,B
SET 7,B
BIT 0,[HL]
SET 6,B
BIT 3,L
SET 7,B
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,H
RES 0,H
RES 0,H
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,H
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,H
RES 0,H
RES 0,H
SET 7,A
SWAP C
SET 7,[HL]
SET 7,[HL]
RES 0,H
SET 7,[HL]
RES 0,H
SET 7,[HL]
RES 0,H
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,C
RES 0,C
SET 7,[HL]
RES 0,C
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,A
SWAP C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,C
SET 7,A
SWAP C
SET 7,[HL]
SET 7,[HL]
RES 0,C
SET 7,[HL]
RES 0,C
SET 7,[HL]
RES 0,C
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 1,D
RES 1,E
SET 7,A
SWAP C
RES 0,B
SET 7,[HL]
RES 1,B
SET 7,[HL]
RES 1,B
SET 7,[HL]
RES 1,C
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 1,D
RES 1,E
SET 7,A
SWAP C
RES 0,B
SET 7,[HL]
RES 1,B
SET 7,[HL]
RES 1,B
SET 7,[HL]
RES 1,C
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,E
SET 7,[HL]
RES 0,E
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,E
SET 7,[HL]
RES 0,E
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,E
SET 7,[HL]
RES 0,E
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,E
SET 7,[HL]
RES 0,E
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,D
SET 7,[HL]
SET 7,[HL]
RES 0,D
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,D
SET 7,[HL]
RES 0,D
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,D
SET 7,[HL]
SET 7,[HL]
RES 0,D
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,D
SET 7,[HL]
RES 0,D
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,[HL]
RES 0,[HL]
SET 7,A
SWAP C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,[HL]
SET 7,[HL]
RES 0,[HL]
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,[HL]
RES 0,[HL]
SET 7,A
SWAP C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,[HL]
SET 7,[HL]
RES 0,[HL]
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,L
RES 0,L
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,L
SET 7,[HL]
SET 7,[HL]
SET 7,A
SWAP C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,L
SET 7,[HL]
RES 0,L
RES 5,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RES 0,L
SET 7,[HL]
SET 7,A
SWAP C
SLA L
SLA D
RRC [HL]
SET 1,C
RRC E
RR L
RR C
SET 7,A
SWAP C
SLA L
SLA D
RRC [HL]
SET 1,C
SRA A
RRC A
SRA A
SET 7,A
SWAP C
SET 7,A
SWAP C
SET 7,A
SWAP C
SET 7,A
SWAP C
SET 7,A
SWAP C
SET 7,A
SWAP C
SET 7,A
SWAP C
SET 7,A
SWAP C
SET 7,A
SWAP C
SET 7,A
SWAP C
SET 7,A
SWAP C
RLC C
RL C
SLA C
SWAP C
SET 3,C
SRA A
RL D
SLA D
SWAP D
SET 7,A
SWAP C
RLC L
RLC L
SRA A
RLC H
SLA H
SLA [HL]
SWAP H
SWAP [HL]
SET 7,A
SWAP C
SWAP A
SWAP A
RRC B
RR C
RR E
SRA C
SRA E
BIT 6,B
SRA A
SET 3,C
RES 7,C
RES 7,C
SET 7,L
SET 7,A
SWAP C
SET 7,L
RES 0,E
RES 0,E
SET 3,C
RRC C
SRL D
SET 7,A
SWAP C
BIT 0,B
BIT 5,A
SET 3,C
SRA A
SRA A
BIT 3,A
SRA A
SET 7,A
SWAP C
SRL H
BIT 1,H
BIT 3,H
SRA A
RES 5,C
SRA A
SET 7,L
SRA A
BIT 3,L
BIT 1,[HL]
BIT 5,L
SRA A
BIT 7,L
BIT 7,L
SET 7,A
SWAP C
BIT 6,A
BIT 6,A
RRC B
BIT 7,B
BIT 2,E
BIT 7,E
SRA A
RLC D
BIT 7,L
SET 7,A
SWAP C
SET 7,L
RES 7,D
RES 7,D
SET 3,C
RES 0,D
RES 0,D
SET 7,L
SET 7,A
SWAP C
RRC D
SRL E
SET 3,C
RRC E
BIT 7,H
SET 7,A
SWAP C
SET 3,L
SET 4,C
SET 3,C
SET 3,[HL]
SET 4,B
SET 7,A
SWAP C
SET 4,D
SET 4,H
SET 3,C
SET 3,H
SET 4,B
SET 7,A
SWAP C
SET 4,[HL]
SET 5,B
SET 3,C
SET 7,L
SET 7,L
SET 7,L
SET 7,L
SET 7,A
SWAP C
SET 5,D
SET 5,H
SET 3,C
SET 5,L
SET 5,E
SET 7,A
SWAP C
SET 6,H
RES 7,A
SET 3,C
SET 6,H
RES 7,A
SET 7,A
SWAP C
SET 7,L
SET 0,E
SET 0,E
SET 3,C
SET 0,H
SET 0,H
SET 7,L
SET 7,A
SWAP C
SET 7,L
SET 5,A
SET 5,A
SET 3,C
SET 6,B
SET 6,B
SET 7,L
SET 7,A
SWAP C
SET 7,L
SET 6,C
SET 5,A
SET 3,C
SET 6,B
SET 3,H
SET 7,L
SET 7,A
SWAP C
RES 7,[HL]
RES 7,H
SET 3,C
RES 7,C
SET 3,D
SET 7,A
SWAP B
SET 6,B
SWAP C
SET 0,C
SET 0,[HL]
SET 1,L
BIT 6,[HL]
RES 4,L
RES 4,A
BIT 2,L
BIT 2,A
BIT 0,L
BIT 0,A
RES 4,C
RES 4,E
RES 3,L
RES 3,A
RL [HL]
SET 7,B
RR H
SET 6,B
SLA L
RLC B
SRA E
RLC B
SWAP C
RLC B
SRL D
RLC B
RES 3,L
RLC B
RES 4,E
RLC B
BIT 4,H
SET 3,B
BIT 7,H
SET 5,B
RES 1,[HL]
SET 6,B
SRA L
BIT 4,E
BIT 4,L
SRA L
BIT 4,E
BIT 4,L
BIT 4,A
SET 7,A
SWAP D
BIT 0,C
SET 7,A
SWAP D
BIT 0,D
SET 7,A
SWAP D
BIT 2,D
BIT 4,D
BIT 4,D
SRA L
BIT 2,C
BIT 2,C
BIT 4,C
BIT 6,C
BIT 6,C
RES 5,C
SRA A
SRA A
SRA A
SRA A
BIT 4,E
SET 7,L
SET 7,L
BIT 4,[HL]
SET 7,L
SET 7,L
SET 7,A
SWAP C
SRA A
BIT 4,H
SET 3,C
RLC B
RLC B
SET 7,L
BIT 1,A
BIT 1,A
SET 7,L
RES 0,B
RES 0,B
SET 7,L
RES 2,A
RES 2,A
SET 3,C
RES 3,B
RES 3,B
SET 7,L
RES 0,B
RES 0,B
SET 7,L
RES 3,E
RES 3,E
SET 3,C
RES 5,B
RES 5,B
SET 7,L
RES 5,D
RES 5,D
SET 7,L
SET 7,A
SWAP C
SRA A
SET 7,A
SWAP C
SRA A
SET 7,A
RLC B
RRC B
RL B
RR B
RLC B
RRC B
RL B
RR B
RLC B
RRC B
RL B
RR B
RLC B
RRC B
RL B
RR B
RLC B
RRC B
RL B
RR B
SLA B
SRA B
SWAP B
SRL B
RLC B
RRC B
RLC B
RRC B
RLC B
RRC B
RLC B
RRC B
RLC B
RRC B
RLC B
RRC B
RLC B
RRC B
RRC B
RL B
RRC B
RL B
RLC B
RRC B
RL B
RR B
RLC B
RRC B
RL B
RR B
RLC B
RRC B
RL B
RR B
RLC B
RRC B
RL B
RR B
RLC B
RRC B
RL B
RR B
RLC B
RRC B
RL B
RR B
RLC B
RRC B
RL B
RLC B
RRC B
RL B
RLC B
RRC B
RL B
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,H
BIT 7,C
BIT 7,E
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
SET 7,A
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SRL A
RES 3,A
SET 3,A
BIT 7,E
BIT 7,C
BIT 7,H
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
RLC B
SET 7,A
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 3,A
RES 3,A
SRL A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
BIT 7,D
BIT 7,D
BIT 7,D
BIT 7,D
BIT 7,D
BIT 7,D
BIT 7,D
BIT 7,D
BIT 3,A
BIT 3,A
BIT 3,A
BIT 3,A
BIT 3,A
BIT 3,A
BIT 3,A
BIT 3,A
SET 7,A
SET 7,A
SET 7,A
SET 7,B
SET 6,B
SET 4,C
SET 4,E
SET 4,[HL]
SET 7,A
SET 7,A
SET 7,A
RLC B
RLC B
SET 7,A
SET 7,A
RLC B
SET 7,A
SET 7,A
SET 7,A
RR A
RRC A
RES 0,A
SET 0,A
BIT 4,A
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
SET 4,[HL]
SET 4,E
SET 4,C
SET 6,B
SET 7,B
SET 7,A
SET 7,A
SET 7,A
RLC B
SET 7,A
SET 7,A
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
BIT 4,A
SET 0,A
RES 0,A
RRC A
RR A
SET 7,A
SET 7,A
SET 7,A
BIT 7,E
BIT 7,C
BIT 7,H
BIT 7,A
BIT 7,A
BIT 7,H
BIT 7,C
BIT 7,E
SET 3,A
RES 3,A
SRL A
SET 7,A
SET 7,A
SRL A
RES 3,A
SET 3,A
RLC B
SET 7,A
RLC B
SET 7,A
SET 7,A
RLC B
SET 7,A
RLC B
RLC B
BIT 7,A
RLC B
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,D
BIT 7,D
BIT 7,D
BIT 7,D
BIT 7,D
RLC D
BIT 7,D
BIT 7,D
BIT 3,A
BIT 3,A
BIT 3,A
BIT 3,A
BIT 3,A
BIT 0,B
BIT 3,A
BIT 3,A
RLC B
SET 7,A
RLC B
SET 7,A
SET 7,A
RLC B
SET 7,A
RLC B
RLC B
RLC B
SRL A
SRL A
SWAP B
SWAP B
SWAP D
SWAP B
RLC B
RLC B
SET 7,A
SET 7,A
RLC B
RLC B
RLC D
SLA B
RLC B
RLC B
SET 7,H
SET 7,H
RRC H
RRC H
RRC H
RRC H
SWAP B
SWAP B
SWAP B
SWAP B
SWAP B
SWAP B
SWAP D
SWAP B
RRC H
BIT 1,H
RRC H
RRC H
RRC H
RES 1,H
RRC H
RRC H
SWAP B
SWAP B
SWAP B
SWAP B
SRL A
SRL A
RLC B
RLC B
RLC H
BIT 0,B
RLC B
RLC B
SET 7,A
SET 7,A
RLC B
RLC B
RRC H
BIT 1,H
RRC H
RRC H
SET 7,H
SET 7,H
RLC B
RLC B
RLC B
SET 7,A
RLC B
RLC D
SLA B
RLC B
RLC H
RLC B
RLC B
RLC D
BIT 0,B
RLC B
RRC B
RLC C
BIT 0,E
RLC A
RLC H
BIT 0,B
RLC D
RLC B
RLC B
SET 7,A
SET 7,A
RLC B
RLC B
BIT 0,B
RLC D
RLC B
RL B
RES 0,B
SET 0,D
SET 4,B
RLC [HL]
BIT 0,[HL]
RLC [HL]
RLC [HL]
RL [HL]
RES 0,[HL]
RLC [HL]
RLC [HL]
BIT 4,H
BIT 4,B
BIT 4,D
BIT 4,B
BIT 4,B
BIT 5,B
BIT 4,D
BIT 4,B
RLC D
BIT 0,B
RLC B
RLC B
RRC B
RES 0,B
RR A
RL B
RLC D
SLA B
RLC B
RLC B
RLC H
RLC B
SET 7,A
RLC B
RLC A
RL E
RLC C
RLC B
BIT 0,B
RLC B
SET 7,A
RRC B
RLC B
SET 7,A
SET 7,A
RLC B
RLC D
SLA B
SET 7,A
RLC B
SET 4,B
SET 1,B
RES 0,B
RLC B
RLC D
RLC B
SET 7,A
RRC B
RLC B
RLC D
BIT 0,B
RLC B
RLC D
RLC B
SET 7,B
RRC B
RL B
RL B
RL B
BIT 2,B
RL B
RL B
RL B
RL B
RRC B
RRC D
RRC B
RRC B
RRC B
RRC B
RRC C
RRC B
RLC B
BIT 7,A
RLC B
BIT 7,A
BIT 7,A
BIT 7,H
BIT 7,C
BIT 7,E
RLC B
SET 7,A
RLC B
SET 7,A
SET 7,A
SRL A
RES 3,A
SET 3,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
RLC B
BIT 7,A
RLC B
RLC B
RLC B
RLC B
RES 5,D
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RRC A
RR A
SRL B
SWAP B
SWAP B
SWAP B
RLC B
RLC B
SET 7,A
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SET 6,B
SET 7,B
RR H
RRC H
RRC H
RRC H
SWAP B
SWAP B
SWAP B
SWAP B
SWAP B
SWAP B
SWAP B
SWAP B
RRC H
RRC H
RRC H
RRC H
RRC H
RRC H
RRC H
RRC H
SWAP B
SWAP B
SWAP B
SRL B
RR A
RRC A
RLC B
RLC B
BIT 7,E
BIT 7,C
BIT 7,H
BIT 7,A
BIT 7,A
RLC B
BIT 7,A
RLC B
SET 3,A
RES 3,A
SRL A
SET 7,A
SET 7,A
RLC B
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC B
SET 7,A
SET 7,A
RLC B
RLC B
RRC H
RRC H
RRC H
RR H
SET 7,B
SET 6,B
RLC B
RLC B
RRC B
SET 7,A
RLC D
RLC B
SLA B
RLC B
RLC D
RLC B
RLC B
SET 7,A
SET 7,A
RLC B
RLC D
SLA B
SET 7,A
RRC B
RLC A
RL E
RLC C
RLC B
BIT 0,B
RLC B
SET 7,A
RLC B
SET 4,B
SET 1,B
RES 0,B
RLC B
RLC D
RLC B
SET 7,A
RLC B
RRC B
RRC B
RRC B
RRC B
RRC B
RRC B
RRC B
RRC B
RLC B
RLC D
RLC B
SLA B
RLC D
RLC B
SET 7,A
RRC B
RL B
RR A
RR A
RR A
RR A
RR A
BIT 3,A
RL B
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
RRC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RRC B
RRC B
SET 7,B
SET 7,B
SET 7,B
SET 7,B
SET 7,B
SET 7,D
RRC B
RLC A
BIT 0,E
RLC C
RLC B
RLC B
RES 0,B
RR A
RL B
SET 4,B
SET 0,D
RES 0,B
RLC B
SLA D
RLC B
SET 7,B
RRC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
BIT 0,H
BIT 0,H
SET 7,A
RL C
RL C
SET 7,A
BIT 0,H
BIT 0,H
SET 7,A
RL C
RL C
SET 7,A
BIT 0,H
BIT 0,H
SET 7,A
RL C
RL C
SET 7,A
BIT 0,H
BIT 0,H
SET 7,A
RL C
RL C
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SET 7,A
RES 1,C
RES 4,E
RES 0,C
SET 1,C
RES 0,E
RES 5,C
RES 0,C
SET 7,A
RES 0,C
RES 7,L
RES 4,L
RES 4,L
RES 7,L
RES 0,C
SET 7,A
SET 7,A
RES 0,C
RES 0,C
RES 3,C
RES 3,C
RES 0,C
RES 0,C
SET 7,A
SET 7,A
RES 0,C
RES 7,L
RES 7,L
RES 7,L
RES 7,L
RES 0,C
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RES 0,C
RES 0,C
RES 0,L
RES 0,L
RES 7,L
RES 0,C
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 4,A
SET 4,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RES 0,C
RES 0,E
RES 0,E
RES 0,E
RES 0,E
SET 7,A
SET 7,A
RES 2,E
SET 0,C
RES 1,E
RES 4,C
RES 0,E
SET 2,C
RES 0,L
RES 4,C
RES 0,E
RES 2,C
SET 0,L
RES 2,C
SET 0,E
RES 1,C
RES 4,C
SET 7,A
SET 7,A
RES 4,H
RES 0,B
SET 1,D
RES 0,B
RES 4,D
RES 1,B
SET 7,A
SET 7,A
RES 5,B
RLC D
SLA B
RES 0,H
RL C
BIT 0,H
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RES 1,C
SLA C
RLC L
BIT 2,C
RLC E
SRA C
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SET 7,A
RLC B
RLC B
RLC B
RL B
RES 0,B
RLC D
RLC B
RLC B
SET 7,A
SET 7,A
RLC B
RLC D
SLA B
SET 7,A
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RES 0,B
RES 0,B
SET 7,A
RLC B
RLC D
SLA B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC A
RR A
SRL [HL]
BIT 7,A
BIT 7,A
SWAP B
BIT 4,D
RES 6,D
RES 4,B
SET 0,D
BIT 2,H
BIT 3,H
SRA [HL]
BIT 4,E
SET 7,B
SET 7,A
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RES 0,E
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
SET 7,A
SET 7,A
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RES 0,E
SET 7,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
SET 7,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
SRL B
SRL B
SRL B
SRL B
SRL B
SRL B
SRL B
SRL B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RRC [HL]
RR L
RLC [HL]
SRA D
SLA A
RL E
RRC L
RLC B
SET 0,B
SLA B
SET 2,B
RL B
SWAP B
SET 5,B
SET 5,B
RLC A
RLC E
RRC H
RL B
SLA B
SLA B
SRL A
RRC H
SET 5,B
SET 0,B
BIT 0,B
SLA B
RL B
RL B
SET 6,B
SET 0,B
SET 4,B
BIT 6,C
BIT 0,D
SWAP L
BIT 2,H
BIT 1,[HL]
SLA A
RR E
RLC B
RES 0,B
BIT 0,B
RES 4,B
SLA B
BIT 4,B
SET 6,B
SET 1,B
RES 7,B
RES 0,H
RES 0,H
SET 7,H
RES 2,D
RES 2,D
BIT 5,H
SET 5,[HL]
RLC A
RR B
SLA B
BIT 1,A
BIT 3,A
BIT 6,B
RES 4,D
RES 6,B
RES 6,H
BIT 4,H
SRL H
SRA [HL]
SLA A
RL B
BIT 7,H
RES 6,E
RLC E
RLC E
RLC D
RLC [HL]
RRC C
RL A
RL C
RRC A
RRC C
RRC B
RRC A
RRC B
RRC C
RRC D
RLC [HL]
RRC [HL]
RLC E
RLC E
RLC D
RR [HL]
SLA C
BIT 2,L
BIT 6,L
SWAP L
RL L
RRC B
RRC A
RRC B
RRC C
RRC D
RLC [HL]
RRC [HL]
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SET 7,L
SET 7,L
SET 7,L
SET 7,L
SET 7,L
SET 7,L
SET 7,L
SET 7,L
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
SET 7,A
RLC B
RLC B
RLC B
RLC C
RLC D
RLC D
RLC H
RLC H
RLC H
RLC D
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC D
RLC D
RLC E
RLC L
RRC C
RL D
SLA [HL]
BIT 1,H
RLC B
RLC C
RLC D
RLC H
RRC C
RL E
SLA A
SRA A
RES 3,B
SRL C
BIT 6,C
SET 4,C
SET 0,E
SET 0,E
RES 0,A
RES 0,A
BIT 1,A
BIT 1,A
RES 3,A
RES 3,A
RES 3,A
RES 3,A
RES 3,A
RES 3,A
RLC A
RRC A
RRC A
RRC A
RRC A
RRC A
RRC A
RLC A
BIT 3,A
BIT 1,A
SRA A
SLA A
RL C
RRC A
RLC H
RLC A
RES 0,A
RES 0,E
SET 0,E
SET 4,C
SET 6,B
SET 7,A
RLC B
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC E
RLC C
RLC D
RLC H
RRC B
RRC B
RRC A
RLC E
SET 5,B
SET 2,B
SWAP B
RRC B
RLC H
RLC H
SET 7,H
SWAP B
RLC B
RLC E
RLC E
RLC D
RLC [HL]
RRC C
RRC B
RRC E
RLC B
SET 0,B
SET 0,H
BIT 5,B
SET 6,B
SET 7,B
BIT 7,B
RES 7,B
RLC B
RLC A
RLC A
RLC H
RLC H
RRC E
RL B
RL A
RLC B
RES 0,B
RES 0,B
SET 4,B
SET 6,B
SET 7,B
BIT 7,B
RES 7,B
RRC B
RRC A
RRC B
RRC A
RRC C
RRC C
RLC [HL]
RRC [HL]
SET 4,H
SLA D
SLA B
SET 4,B
SLA B
SLA B
SET 0,B
SET 4,B
RR B
RES 3,B
RES 3,B
SET 7,B
RES 3,B
SRL H
SRL H
BIT 7,[HL]
RLC B
SET 7,[HL]
BIT 7,[HL]
SET 3,D
BIT 3,D
BIT 7,[HL]
SET 7,H
SET 7,B
RRC [HL]
SET 7,[HL]
BIT 7,[HL]
SET 3,D
BIT 3,D
BIT 7,[HL]
SET 7,H
SET 7,B
RES 0,B
RES 0,E
RES 0,E
RLC D
SRA [HL]
RES 2,A
BIT 0,H
SLA H
RLC B
SET 0,B
SET 0,B
BIT 0,B
BIT 4,B
SET 7,B
SLA H
SWAP H
RL H
RL H
RL H
RR A
RL A
RRC A
RR [HL]
RLC B
SLA H
SRA B
SRA B
SET 7,B
SET 5,B
RES 2,B
BIT 6,B
BIT 7,B
RLC E
RLC E
RLC D
RRC [HL]
RL C
SWAP A
BIT 2,D
BIT 1,[HL]
SET 0,B
SET 0,B
BIT 0,B
BIT 0,B
RES 4,B
RL B
SET 7,A
SWAP E
BIT 0,B
SRL A
RRC B
RRC A
RRC C
RRC C
RLC [HL]
RRC [HL]
SET 7,H
SLA B
SLA B
SET 4,B
SLA B
SLA B
SET 0,B
SET 4,B
RLC E
RLC E
RLC D
RLC [HL]
RRC C
SWAP E
BIT 2,H
BIT 1,H
RR B
SET 3,B
SET 3,B
BIT 7,B
BIT 3,B
RES 7,H
SRL H
BIT 7,[HL]
RRC [HL]
RLC A
RRC A
RRC A
RRC A
RRC [HL]
RLC [HL]
RRC [HL]
RLC B
RLC E
RLC E
RLC D
BIT 7,[HL]
SRL A
BIT 7,A
RRC A
RLC H
RLC A
RES 7,A
SET 7,A
SET 7,A
RLC B
RLC B
RLC B
RLC B
BIT 7,B
BIT 7,B
BIT 1,B
BIT 3,A
RES 6,B
RES 0,H
RES 7,B
RES 0,H
RES 0,H
RES 0,H
SET 7,D
RES 2,D
RES 3,[HL]
BIT 4,A
SET 4,B
RLC B
RLC B
BIT 7,B
BIT 7,B
BIT 1,B
BIT 7,[HL]
RES 6,B
RES 0,H
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP B
SWAP C
SWAP C
SWAP D
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
BIT 0,H
RRC H
RR E
BIT 0,L
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
BIT 4,A
BIT 0,[HL]
BIT 0,[HL]
BIT 5,B
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
BIT 0,E
SWAP H
SWAP H
SWAP H
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP B
SWAP C
SWAP C
SWAP D
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
RRC [HL]
RRC [HL]
SWAP A
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
SRA A
SRA A
SWAP A
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
BIT 0,B
BIT 0,D
BIT 0,D
BIT 0,C
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
RL D
RRC [HL]
SWAP A
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
SRA A
SRA A
SWAP A
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP E
SWAP H
SWAP H
SWAP L
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRL C
SRL C
SRL D
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRL [HL]
SRL [HL]
SRL A
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP B
SWAP C
SWAP C
SWAP D
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
RRC [HL]
RRC [HL]
SWAP A
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
SRA A
SRA A
SWAP A
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
BIT 0,B
BIT 0,D
BIT 0,D
BIT 0,C
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
RL D
RL C
SWAP A
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
SRA A
SRA A
SWAP A
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP E
SWAP H
SWAP H
SWAP L
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
RES 1,[HL]
RES 1,[HL]
RES 1,[HL]
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP B
SWAP C
SWAP C
SWAP D
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
RL D
RRC [HL]
SWAP A
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
SRA A
RLC L
SWAP A
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP E
SWAP H
SWAP H
SWAP L
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRL C
SRL C
SRL D
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
BIT 7,E
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
BIT 7,L
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRL [HL]
SRL [HL]
SRL A
SRL H
BIT 4,[HL]
BIT 4,[HL]
RLC B
RR B
RR B
RR B
RLC B
SRL H
RRC [HL]
BIT 6,B
RLC B
BIT 7,H
SRL H
RRC [HL]
RLC B
SRL H
BIT 1,H
BIT 7,[HL]
RLC B
BIT 7,H
BIT 7,H
BIT 1,[HL]
RLC B
SRL H
BIT 7,H
BIT 4,[HL]
RLC B
BIT 7,[HL]
RRC H
SRL B
RLC B
SRL H
SRL H
BIT 1,[HL]
RLC B
SRL H
BIT 1,[HL]
RRC [HL]
RLC B
SRL H
BIT 1,[HL]
BIT 1,[HL]
RLC B
BIT 7,H
BIT 7,H
BIT 4,[HL]
RLC B
SRL H
BIT 4,B
BIT 4,[HL]
RLC B
BIT 7,H
BIT 1,[HL]
BIT 1,[HL]
RLC B
BIT 7,[HL]
BIT 7,H
BIT 4,B
RLC B
BIT 7,[HL]
BIT 4,B
BIT 4,B
RLC B
SRL H
BIT 4,B
BIT 4,[HL]
RLC B
BIT 0,[HL]
BIT 7,[HL]
BIT 0,[HL]
RLC B
SRL H
RR B
RR B
RLC B
RR [HL]
RRC H
BIT 5,H
RLC B
BIT 4,[HL]
BIT 7,B
BIT 5,H
RLC B
BIT 4,B
BIT 4,B
BIT 4,B
RLC B
BIT 0,[HL]
BIT 7,[HL]
BIT 0,[HL]
RLC B
BIT 0,[HL]
BIT 6,[HL]
BIT 1,[HL]
RLC B
SRL H
BIT 4,[HL]
BIT 4,[HL]
RLC B
BIT 7,H
BIT 4,[HL]
BIT 4,B
RLC B
SRL H
BIT 4,D
BIT 4,H
RLC B
BIT 7,H
BIT 4,[HL]
BIT 5,B
RLC B
SRL H
SRL H
BIT 1,[HL]
RLC B
BIT 7,[HL]
RR B
RR B
RLC B
BIT 0,[HL]
BIT 0,[HL]
BIT 1,[HL]
RLC B
BIT 0,[HL]
BIT 0,[HL]
SRA H
RLC B
BIT 0,[HL]
BIT 2,[HL]
BIT 5,[HL]
RLC B
BIT 0,[HL]
RR B
BIT 4,H
RLC B
BIT 4,[HL]
SRL H
RR B
RLC B
BIT 7,[HL]
RR H
BIT 6,B
RLC B
RLC B
RLC B
BIT 4,B
RLC B
RLC B
SRL H
RLC B
RLC B
RLC B
RL H
RL H
RLC B
RLC B
SWAP [HL]
BIT 1,C
BIT 0,C
BIT 0,C
SLA D
RL H
RRC B
SET 7,A
RES 0,C
RES 7,A
RES 7,A
RES 7,A
RES 7,A
SET 7,A
SET 7,A
RES 5,D
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
RLC B
BIT 0,B
RLC D
RLC B
RL B
RES 0,B
RLC D
RLC B
RL B
RR A
RLC B
BIT 0,B
RLC B
RLC D
BIT 0,B
RLC B
RRC B
SET 7,B
RLC B
RLC D
RLC B
BIT 0,B
RLC D
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RR B
SRL B
RR B
RR B
RR B
SRL H
RLC B
RLC B
SRL H
BIT 1,[HL]
BIT 1,[HL]
SRL [HL]
RRC [HL]
SRL H
RLC B
RLC B
SRL H
BIT 1,[HL]
SRL H
BIT 1,[HL]
BIT 1,[HL]
SRL H
RLC B
SRL B
BIT 0,H
RES 7,D
RES 4,D
RES 7,D
BIT 0,H
SRL B
SET 0,[HL]
SET 4,[HL]
SET 4,[HL]
SET 2,[HL]
SET 2,[HL]
SET 1,[HL]
SET 1,[HL]
SET 0,[HL]
SET 0,B
SET 0,B
RLC B
SET 3,E
SET 3,L
SET 3,C
SET 3,C
SET 3,C
RLC B
SWAP B
BIT 7,B
SWAP E
RES 6,[HL]
RES 6,A
RES 6,[HL]
RES 6,E
RLC B
RLC B
RLC B
SET 1,L
BIT 5,[HL]
SET 5,H
RRC H
SET 5,H
RLC C
RLC C
RLC C
RES 1,A
SET 3,C
SET 3,C
SET 3,C
SET 1,A
RES 0,B
RES 0,B
RES 0,B
RES 3,[HL]
RES 6,E
RES 6,E
RES 6,E
RES 3,[HL]
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
SET 7,A
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,[HL]
RLC D
SET 7,H
RLC H
RLC H
SET 7,A
SET 7,A
SET 7,A
BIT 7,A
BIT 0,B
SRL A
SLA B
BIT 4,B
RLC B
RLC B
RLC C
RLC D
RLC D
RLC H
RLC H
RLC H
RLC B
RLC B
RES 0,B
BIT 0,B
BIT 0,B
SLA B
SLA B
BIT 4,B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
RLC B
RLC D
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
SET 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RLC D
RLC D
RLC E
RLC L
RRC C
RL D
SLA [HL]
BIT 1,H
SET 0,B
SET 0,B
SET 0,B
BIT 4,B
BIT 6,B
BIT 3,B
SET 3,H
SET 1,[HL]
RLC B
RLC C
RLC D
RLC H
RRC C
RL E
SLA A
SRA A
RES 3,B
SRL C
BIT 6,C
SET 4,C
SET 0,E
SET 0,E
RES 0,A
RES 0,A
SWAP D
SET 1,L
SET 0,L
RES 0,[HL]
RES 0,A
RES 0,A
RES 0,E
RES 0,E
RLC B
RES 0,B
SET 0,B
SET 4,B
BIT 6,B
RES 7,B
RES 3,H
SET 1,H
BIT 1,A
BIT 1,A
RES 3,A
RES 3,A
RES 3,A
RES 3,A
RES 3,A
RES 3,A
RLC A
RRC A
RRC A
RRC A
RRC A
RRC A
RRC A
RLC A
RES 0,E
RES 0,C
RES 0,C
SET 0,C
SET 0,B
SET 4,B
SET 4,B
SET 4,B
SET 1,[HL]
SET 4,[HL]
SET 6,A
SET 6,E
SET 6,E
SET 6,E
SET 6,E
SET 6,A
BIT 3,A
BIT 1,A
SRA A
SLA A
RL C
BIT 1,A
SET 6,H
SET 7,A
RES 0,A
RES 0,E
SET 0,E
SET 4,C
SET 6,B
SET 7,A
RLC B
SET 7,A
SET 6,B
SET 6,B
SET 6,C
SET 6,C
SET 7,C
SET 7,A
SRL A
SET 7,A
SET 4,[HL]
SET 5,[HL]
SET 1,H
SET 3,H
RES 7,B
SET 6,E
RES 4,E
SET 7,A
RLC D
RLC D
BIT 0,E
SET 4,L
BIT 1,C
BIT 2,D
BIT 4,[HL]
SET 1,H
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RL B
SRL B
RLC B
RLC H
RLC H
RLC H
RLC H
RRC [HL]
RRC [HL]
RRC [HL]
BIT 7,H
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
BIT 7,H
RLC B
BIT 7,H
BIT 7,H
RRC [HL]
RR A
RR A
RR A
RR A
RR A
BIT 7,A
BIT 7,A
RRC B
RL H
RRC B
RRC B
RR H
RR H
RES 3,H
SET 7,[HL]
RLC B
BIT 4,B
BIT 6,B
BIT 7,B
BIT 7,B
BIT 6,B
BIT 4,B
RLC B
RLC B
SWAP B
BIT 6,B
SWAP B
SWAP B
SWAP B
BIT 7,B
RLC B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,C
SET 4,C
SET 4,C
SET 4,C
RLC B
RLC B
RLC B
RLC B
SET 7,A
RLC B
RLC B
RLC B
RLC A
RLC A
RLC A
RLC A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
SET 4,C
SET 4,C
SET 4,C
SET 4,C
SET 4,C
SET 4,C
SET 4,C
SET 4,C
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
SET 4,C
SET 4,C
SET 4,C
SET 4,C
SET 4,B
SET 4,A
SET 5,A
SET 7,A
RLC B
RLC B
RLC B
SET 7,A
RLC B
SET 7,A
SET 7,A
SET 7,A
RES 0,A
RES 0,A
RES 0,A
RES 0,A
RLC A
SET 4,A
SET 6,A
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC C
RLC C
RES 0,C
SET 0,C
SET 0,C
SET 4,C
SET 6,C
SET 7,C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
BIT 7,[HL]
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
SRL A
RES 3,A
RES 1,A
SET 1,A
SET 4,A
SET 6,E
SET 6,A
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 4,B
SET 0,B
SET 0,B
RES 0,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
SET 6,B
RLC B
BIT 7,H
BIT 0,A
BIT 0,C
BIT 0,B
BIT 0,B
BIT 0,B
BIT 0,B
RLC B
RLC C
RLC C
RES 0,C
SET 0,C
BIT 0,C
BIT 4,C
BIT 4,C
RLC B
SET 7,[HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC B
RR E
SWAP D
BIT 3,C
BIT 1,H
RES 1,H
RES 0,[HL]
RES 0,E
RLC B
SET 7,A
RLC C
RLC C
RES 0,C
BIT 0,C
BIT 0,C
SLA C
RLC B
RES 7,[HL]
RES 1,B
RES 1,B
RES 1,B
RES 1,B
RES 0,B
RES 0,B
RLC B
RES 1,B
SET 3,B
RES 5,B
RES 1,B
RES 1,B
RLC B
RLC B
BIT 0,B
BIT 0,B
BIT 0,B
BIT 0,B
BIT 0,B
BIT 0,B
BIT 0,B
BIT 7,A
BIT 4,C
BIT 4,C
BIT 4,C
BIT 4,C
BIT 4,C
SET 0,C
SET 0,C
RES 0,C
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
SET 7,[HL]
RES 0,E
RES 0,C
BIT 0,B
BIT 0,B
BIT 0,B
SLA B
SLA B
RR A
RL C
RES 2,C
SET 1,C
SET 0,L
BIT 4,E
SWAP E
RR C
SET 7,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
BIT 7,A
BIT 7,B
BIT 4,B
BIT 6,B
BIT 6,B
BIT 7,B
BIT 7,H
BIT 7,[HL]
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
SET 7,[HL]
RRC A
BIT 0,A
BIT 4,A
BIT 6,E
BIT 6,C
BIT 7,C
BIT 7,H
BIT 7,[HL]
SET 7,H
SET 7,[HL]
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
BIT 7,A
RLC B
RLC B
RLC B
RES 0,B
RES 0,B
SET 0,B
SET 0,B
SET 4,B
BIT 7,[HL]
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
BIT 7,A
RLC B
RLC E
RLC D
RLC D
RLC D
RLC D
RLC D
RLC D
RLC B
SET 7,E
RRC D
RL D
SLA D
SLA D
BIT 0,D
BIT 0,D
RLC B
SET 7,L
RRC L
RRC H
RRC H
RRC H
RRC H
RRC H
RLC B
SET 7,H
RRC H
RES 1,H
BIT 1,H
BIT 1,H
SRA H
SRA H
RLC D
RLC D
RLC E
RLC E
RLC D
RLC B
RLC B
RLC B
RES 0,D
RES 0,D
RLC D
RLC D
RLC D
RLC D
RLC D
RLC E
RRC H
RRC H
RRC H
RRC H
RRC H
RRC H
RRC H
SET 7,H
RR H
RR H
RRC H
RRC H
RLC H
RLC B
RLC B
RLC B
RLC E
RLC E
RLC E
RLC E
RLC E
RLC E
RLC E
RLC E
SET 7,H
SET 7,H
SET 7,H
SET 7,H
SET 7,H
SET 7,H
SET 7,H
SET 7,H
RLC E
RLC E
RLC E
RLC E
RLC E
RLC E
RLC E
RLC E
SET 7,H
SET 7,H
SET 7,H
SET 7,H
SET 7,H
SET 7,H
SET 7,H
SET 7,H
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
RLC C
RLC E
RLC A
RRC A
RR A
SRL A
BIT 7,A
RLC B
SET 7,A
RES 0,E
RES 0,E
RES 0,E
RES 0,E
RES 0,E
RES 0,E
RLC B
BIT 7,A
SLA B
RL B
RRC B
RLC H
RLC D
RLC C
RLC B
SET 6,E
SWAP D
SWAP D
SWAP D
SWAP D
SWAP D
SWAP D
RES 0,E
RES 0,E
RES 0,E
RES 0,E
RES 0,E
RES 0,E
RES 0,E
SET 7,A
RLC B
RLC B
RLC C
RLC E
RLC A
RRC E
RL E
SRL A
RES 6,D
BIT 6,D
SWAP E
RL E
RLC D
RLC B
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
BIT 7,A
SRL A
RR A
RRC A
RLC A
RLC E
RLC C
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RL B
SWAP B
BIT 6,B
RLC B
BIT 7,B
RES 3,H
RR H
BIT 7,B
SET 4,B
SET 7,H
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RR E
RR E
RRC C
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
BIT 4,B
BIT 4,B
SLA B
RLC B
RR E
RR E
RRC C
RLC B
RLC B
BIT 4,B
BIT 4,B
RLC B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
RR L
SRA A
RL A
SRA A
RLC C
RRC B
SRA A
RL L
RR E
RES 3,H
RR L
RR L
RL D
SRA A
RL D
RRC [HL]
RR H
RRC L
RR L
SRA A
SRA A
SRA A
RR [HL]
RL L
RR L
RR C
RR B
RRC A
SRA A
SRA A
SRA A
SRA A
RR B
RR L
RRC D
RRC [HL]
RRC D
RRC L
SRA A
SRA A
SRA A
RR H
RRC E
RL L
RRC H
RL A
RRC [HL]
SRA A
RR B
SRA A
SRA A
SRA A
SRA A
RL D
RR L
RL A
RR B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP E
RRC C
RRC C
RRC E
RL L
RRC [HL]
SLA L
RR E
RR B
SRA A
SRA A
SRA A
SRA A
RR B
RR L
RRC D
RRC [HL]
SRA A
SRA A
SRA A
SRA A
SWAP E
SWAP C
SWAP C
SWAP H
SWAP [HL]
SRL B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
RL L
SRA A
RL D
RL C
RR H
RR E
RR H
RR E
RRC [HL]
SLA H
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
RR E
RL B
RL A
RL L
RRC H
RL A
RRC [HL]
RR L
SRA A
RRC L
RR H
RL B
SRA A
RL A
SRA A
RR E
RL B
RRC D
SRA A
SLA D
RRC D
RRC [HL]
RRC [HL]
SRA A
RRC D
RL C
RR L
RR B
RES 3,L
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
RES 1,[HL]
RES 1,[HL]
RES 1,[HL]
RES 1,[HL]
RES 1,[HL]
RES 1,[HL]
RES 1,[HL]
RES 1,[HL]
RES 1,[HL]
RES 1,[HL]
BIT 3,E
BIT 3,E
BIT 3,E
BIT 3,E
BIT 3,E
BIT 3,E
BIT 3,E
BIT 3,E
BIT 3,E
BIT 3,H
RES 0,B
RES 0,D
RES 2,B
RES 2,D
RES 0,D
RES 2,B
BIT 5,L
BIT 5,A
BIT 6,C
BIT 3,[HL]
RES 0,H
RES 0,[HL]
RES 2,E
RES 2,L
RES 0,[HL]
RES 2,E
BIT 6,H
BIT 6,[HL]
BIT 7,B
BIT 3,[HL]
SRA A
RES 1,C
RES 2,[HL]
RES 3,B
RES 1,C
RES 2,[HL]
BIT 7,D
BIT 7,H
BIT 7,[HL]
BIT 3,[HL]
SRA A
RES 1,E
RES 1,[HL]
BIT 5,E
RES 1,E
RES 1,[HL]
BIT 4,[HL]
BIT 5,B
BIT 5,D
BIT 3,[HL]
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,C
SRL H
SRL H
SRL H
SRL H
SRL H
SRL H
SRL H
SRL [HL]
SRL H
RES 1,[HL]
RES 1,H
BIT 4,D
RES 1,H
SRL D
RES 1,H
RES 1,H
SRL D
BIT 0,E
RES 1,H
RES 1,[HL]
SRL D
BIT 4,H
RES 1,H
RES 1,H
SRL E
RES 1,H
RES 1,H
BIT 0,L
RES 1,H
RES 1,[HL]
RES 1,H
RES 1,H
RES 1,H
RES 1,H
RES 1,H
RES 1,H
BIT 0,[HL]
BIT 1,B
SRL A
RES 1,[HL]
RES 1,H
RES 1,H
SRL D
RES 1,H
RES 1,H
BIT 2,H
BIT 1,D
BIT 1,H
BIT 0,D
RES 1,[HL]
RES 1,H
RES 1,H
RES 1,H
RES 1,H
BIT 2,H
BIT 2,[HL]
BIT 1,[HL]
BIT 2,B
BIT 2,D
RES 1,[HL]
BIT 0,C
BIT 0,C
BIT 0,C
BIT 0,C
BIT 0,C
BIT 0,C
BIT 0,C
BIT 0,C
BIT 0,C
BIT 0,C
SRA A
RR C
RRC D
RRC [HL]
SRA A
SRA A
RR C
RRC D
RRC [HL]
SRA A
SRA A
RES 3,D
RES 3,D
RES 3,D
SRA A
SRA A
RES 3,D
RES 3,D
RES 3,D
SRA A
SRA A
SRA A
SWAP B
SWAP D
SRA A
SWAP L
SWAP A
SRL C
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,C
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
BIT 1,E
SRA H
SRA H
BIT 2,C
BIT 2,C
BIT 2,C
BIT 2,C
BIT 2,C
SRA H
SRA H
BIT 1,E
SRA H
SRA H
RL B
RL [HL]
SRA A
SLA D
RRC [HL]
SRA H
SRA H
BIT 1,E
SRA H
BIT 2,[HL]
BIT 3,B
BIT 3,B
BIT 3,B
BIT 3,B
BIT 3,B
BIT 2,[HL]
BIT 3,D
BIT 1,E
SRA H
BIT 7,B
BIT 7,[HL]
RES 3,D
SRA A
BIT 7,C
BIT 7,[HL]
RES 3,D
BIT 3,H
BIT 1,E
SRA H
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
SRA [HL]
BIT 1,E
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
BIT 1,E
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
BIT 1,E
SRA H
SRA H
BIT 2,C
BIT 2,C
BIT 2,C
BIT 2,C
BIT 2,C
BIT 2,D
SRA H
BIT 1,E
SRA H
SRA H
RL [HL]
RR H
RRC H
RR L
RR C
BIT 2,H
SRA H
BIT 1,E
SRA H
BIT 2,[HL]
BIT 3,B
BIT 3,B
BIT 3,B
BIT 3,B
BIT 3,B
BIT 5,[HL]
BIT 3,D
BIT 1,E
SRA H
BIT 7,B
BIT 7,[HL]
RES 3,D
SRA A
BIT 7,C
BIT 7,[HL]
RES 3,D
BIT 3,H
BIT 1,E
SRA H
BIT 6,D
BIT 6,D
BIT 6,D
BIT 6,D
BIT 6,D
BIT 6,D
BIT 6,D
BIT 6,H
BIT 1,E
SRA H
BIT 7,D
BIT 7,[HL]
RES 3,D
SRA A
SRA A
RES 3,H
SRA A
BIT 3,H
BIT 1,E
SRA H
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
SRA [HL]
BIT 1,E
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
BIT 1,E
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,[HL]
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,C
SRA A
SLA L
SLA D
RRC [HL]
SRA H
SRA H
SRA H
SRA H
SRA H
BIT 1,E
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
BIT 1,E
SRA H
SRA H
SRA H
BIT 2,C
BIT 2,C
BIT 2,C
SRA H
SRA H
SRA H
BIT 1,E
SRA H
SRA H
SRA H
RL L
RR A
RL L
SRA H
SRA H
SRA H
BIT 1,E
SRA H
SRA H
BIT 2,[HL]
BIT 3,B
BIT 3,B
BIT 3,B
BIT 2,[HL]
SRA H
SRA H
BIT 1,E
SRA H
SRA H
RES 2,B
RES 2,C
RES 2,D
RES 2,E
RES 2,H
SRA H
SRA H
BIT 1,E
SRA H
SRA H
BIT 6,D
BIT 6,D
BIT 6,D
BIT 6,D
BIT 6,D
SRA H
SRA H
BIT 1,E
SRA H
SRA H
RES 2,L
RES 2,[HL]
RES 2,A
RES 3,B
RES 3,C
SRA H
SRA H
BIT 1,E
SRA H
SRA H
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
SRA H
SRA H
BIT 1,E
SRA H
SRA H
BIT 2,C
BIT 2,C
BIT 2,C
BIT 2,C
BIT 2,C
SRA H
SRA H
BIT 1,E
SRA H
SRA H
RR L
RR C
RR H
RR B
RRC [HL]
SRA H
SRA H
BIT 1,E
BIT 2,L
BIT 6,B
BIT 3,B
BIT 3,B
BIT 3,B
BIT 3,B
BIT 3,B
BIT 2,[HL]
BIT 2,[HL]
BIT 1,E
BIT 3,E
BIT 5,A
BIT 4,B
BIT 4,B
BIT 4,B
SRA A
BIT 4,B
BIT 4,B
BIT 4,B
BIT 1,E
BIT 3,E
BIT 5,A
BIT 4,B
BIT 4,B
BIT 4,B
SRA A
BIT 4,B
BIT 4,B
BIT 4,B
BIT 1,E
BIT 3,E
BIT 5,A
BIT 4,B
BIT 4,B
BIT 4,B
SRA A
BIT 4,B
BIT 4,B
BIT 4,B
BIT 1,E
SRA L
BIT 5,E
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,E
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,[HL]
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,C
SRA A
SLA L
SLA D
RRC [HL]
SRA H
SRA H
SRA H
SRA H
SRA H
BIT 1,E
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
BIT 1,E
SRA H
BIT 2,B
BIT 2,C
BIT 2,C
BIT 2,D
SRA H
BIT 2,C
BIT 2,C
BIT 2,D
BIT 1,E
SRA H
BIT 2,E
RRC [HL]
RRC [HL]
BIT 2,H
SRA H
RL C
RL B
BIT 2,H
BIT 1,E
BIT 2,L
BIT 2,A
BIT 5,H
BIT 5,H
BIT 3,C
BIT 3,D
BIT 3,B
BIT 3,B
BIT 5,[HL]
BIT 1,E
BIT 3,E
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 3,H
RES 2,B
RES 2,C
RES 2,D
BIT 1,E
BIT 6,C
BIT 6,E
BIT 6,E
BIT 6,E
BIT 6,E
BIT 6,H
BIT 6,D
BIT 6,D
BIT 6,D
BIT 1,E
BIT 3,E
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 3,H
RES 2,E
RES 2,H
RES 2,L
BIT 1,E
SRA L
BIT 5,E
BIT 5,E
BIT 5,E
BIT 5,E
SRA [HL]
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,E
SRA H
SRA H
BIT 2,C
BIT 2,C
BIT 2,C
BIT 2,C
BIT 2,C
SRA H
SRA H
BIT 1,E
SRA H
SRA H
RR L
RR C
RR H
RR B
RRC [HL]
SRA H
SRA H
BIT 1,E
BIT 2,L
BIT 6,B
BIT 3,B
BIT 3,B
BIT 3,B
BIT 3,B
BIT 3,B
BIT 2,[HL]
BIT 2,[HL]
BIT 1,E
BIT 3,E
BIT 5,A
BIT 4,B
BIT 4,B
BIT 4,B
SRA A
BIT 4,B
BIT 4,B
BIT 4,B
BIT 1,E
BIT 3,E
BIT 5,A
BIT 4,B
BIT 4,B
BIT 4,B
SRA A
BIT 4,B
BIT 4,B
BIT 4,B
BIT 1,E
BIT 3,E
BIT 5,A
BIT 4,B
BIT 4,B
BIT 4,B
SRA A
BIT 4,B
BIT 4,B
BIT 4,B
BIT 1,E
SRA L
BIT 5,E
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,A
BIT 1,E
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,[HL]
SET 1,L
SET 1,L
SET 1,L
SET 1,L
SET 1,L
SET 1,C
RES 1,H
RES 1,H
RES 1,H
RES 1,H
SET 1,H
RES 1,H
RES 1,H
RES 1,H
SET 1,[HL]
SET 2,A
SET 2,A
SET 2,A
SET 2,A
SET 1,A
SRA A
SRA A
SRA A
SRA A
SET 2,B
SRA A
SRA A
SRA A
SRA A
SET 2,D
SRA A
SRA A
SRA A
SRA A
SET 2,H
BIT 7,H
BIT 7,H
BIT 7,H
SRA A
SET 2,[HL]
BIT 7,L
BIT 7,L
SRA A
SRA A
SRA A
BIT 7,E
BIT 7,E
SRA A
SRA A
SRA A
BIT 7,H
BIT 7,H
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
SRA A
BIT 7,H
BIT 7,H
SRA A
SRA A
SRA A
SRA A
BIT 7,H
BIT 7,L
SRA A
SRA A
SRA A
BIT 7,L
SRA A
SET 3,C
SRA A
SRA A
BIT 7,E
RES 7,B
RES 6,A
BIT 7,H
BIT 7,H
BIT 7,H
BIT 7,L
BIT 7,L
BIT 7,L
BIT 7,L
BIT 7,L
BIT 1,D
BIT 1,D
BIT 1,D
BIT 3,C
BIT 5,C
BIT 5,C
BIT 5,C
BIT 1,D
BIT 1,D
BIT 1,D
BIT 3,D
BIT 3,D
BIT 3,D
RES 0,L
RES 0,L
RES 0,L
RES 0,L
BIT 3,D
SRL B
SRL B
BIT 5,D
BIT 5,D
BIT 5,D
BIT 5,D
BIT 5,D
BIT 5,D
BIT 5,D
BIT 5,D
BIT 5,D
BIT 5,D
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
BIT 0,A
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,D
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
SRA H
BIT 1,D
SRA H
RRC D
RL D
SRA A
RR H
RL L
RL D
RL D
SRA H
BIT 1,D
SRA H
SRA H
SRA H
SRA H
BIT 2,B
BIT 2,C
BIT 2,C
SRA H
SRA H
BIT 1,D
SRA H
SRA H
SRA H
SRA H
BIT 2,E
RL D
RL C
SRA H
SRA H
BIT 1,D
SRA H
BIT 2,[HL]
BIT 3,D
SRA H
BIT 6,L
BIT 5,H
BIT 5,H
BIT 3,D
SRA H
BIT 1,D
SRA H
SRA A
BIT 3,H
SRA H
BIT 3,E
BIT 5,A
BIT 5,A
BIT 3,H
SRA H
BIT 1,D
SRA H
SRA A
BIT 3,H
SRA H
BIT 6,C
BIT 6,E
BIT 6,E
BIT 6,H
SRA H
BIT 1,D
SRA H
BIT 1,A
SRA [HL]
SRA H
BIT 3,E
BIT 5,A
BIT 5,A
BIT 3,H
SRA H
BIT 1,D
SRA H
RRC D
RL D
SRA H
SRA L
BIT 5,E
BIT 5,E
SRA [HL]
SRA H
BIT 1,D
SRA H
SRA H
SRA H
SRA H
BIT 2,B
BIT 2,C
BIT 2,C
SRA H
SRA H
BIT 1,D
SRA H
SRA H
SRA H
SRA H
BIT 2,E
RL D
RL C
SRA H
SRA H
BIT 1,D
SRA H
BIT 2,[HL]
BIT 3,D
SRA H
BIT 6,L
BIT 5,H
BIT 5,H
BIT 3,D
SRA H
BIT 1,D
SRA H
SRA A
BIT 3,H
SRA H
BIT 3,E
BIT 5,A
BIT 5,A
BIT 3,H
SRA H
BIT 1,D
SRA H
SRA A
BIT 3,H
SRA H
BIT 6,C
BIT 6,E
BIT 6,E
BIT 6,H
SRA H
BIT 1,D
SRA H
BIT 1,A
SRA [HL]
SRA H
BIT 3,E
BIT 5,A
BIT 5,A
BIT 3,H
SRA H
BIT 1,D
SRA H
RR [HL]
RL B
SRA H
SRA L
BIT 5,E
BIT 5,E
SRA [HL]
SRA H
BIT 1,H
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
BIT 1,L
RES 1,[HL]
SRA A
SRA A
SRA A
SRA A
SRA A
RES 6,E
SWAP C
SWAP C
SWAP C
RES 1,[HL]
SRA A
SRA A
SRA A
SRA A
SRA A
OR_A_L
SWAP [HL]
SRA A
SRA A
SWAP A
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
SRA A
SRA A
SWAP A
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
BIT 0,B
BIT 0,D
BIT 0,D
BIT 0,C
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
RL D
RL C
SWAP A
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
SRA A
SRA A
SWAP A
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP E
SWAP H
SWAP H
SWAP L
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
RES 1,[HL]
RES 1,[HL]
RES 1,[HL]
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP B
SWAP C
SWAP C
SWAP D
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
RL D
RRC [HL]
SWAP A
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP [HL]
SRA A
SRA A
SWAP A
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SWAP E
SWAP H
SWAP H
SWAP L
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRL C
SRL C
SRL D
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
RES 6,B
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRA A
SRA A
SRL H
RES 6,C
SRA A
SRA A
SRA A
SRA A
SRA A
SRA E
SRL [HL]
SRL [HL]
SRL A
RLC A
RLC A
RLC A
RES 0,A
RES 1,H
RES 0,A
RES 0,A
RES 1,H
RES 0,A
RLC A
RR [HL]
RR [HL]
RR [HL]
SRA A
RES 1,L
SRA A
SRA A
RES 1,L
SRA A
RLC A
RES 6,H
RES 7,E
RES 7,H
SRA A
RES 1,L
SRA A
SRA A
RES 1,L
SRA A
RLC A
RES 7,A
RES 7,A
RES 7,A
RES 1,D
RES 1,[HL]
RES 1,D
RES 1,D
RES 1,[HL]
RES 1,D
RLC A
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RL [HL]
RL [HL]
RL [HL]
RL [HL]
RL [HL]
RL [HL]
RL [HL]
RL [HL]
RL [HL]
RL [HL]
RLC A
RLC A
RLC A
RES 0,A
RES 1,H
RES 0,A
RES 0,A
RES 1,H
RES 0,A
RLC A
RR [HL]
RR [HL]
RR [HL]
SRA A
RES 1,L
SRA A
SRA A
RES 1,L
SRA A
RLC A
RES 7,L
SRA [HL]
SRA [HL]
SRA A
RES 1,L
SRA A
SRA A
RES 1,L
SRA A
RLC A
RES 7,A
RES 7,A
RES 7,A
RES 1,D
RES 1,[HL]
RES 1,D
RES 1,D
RES 1,[HL]
RES 1,D
RLC A
RLC C
RLC C
RLC C
RLC D
RLC E
RLC C
RLC C
RLC D
RLC B
RLC B
RLC B
RLC B
RLC A
RR A
SRL [HL]
BIT 7,A
SET 7,[HL]
RR [HL]
RR [HL]
RR [HL]
BIT 7,[HL]
RES 0,E
RES 0,C
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC A
RR A
SRL [HL]
BIT 7,A
SET 7,H
SET 7,[HL]
SET 7,[HL]
SET 7,L
SET 7,L
SET 7,A
SET 7,A
SET 7,D
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC A
RR A
SET 7,A
RL C
RL C
SET 7,A
BIT 0,H
BIT 0,H
SET 7,A
RL C
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
RLC E
RLC H
RLC E
RLC B
RR B
SLA H
RR D
RRC B
BIT 0,B
RLC A
RR A
RES 7,A
SRL A
BIT 0,H
BIT 0,H
RL B
RLC D
SET 4,B
SET 7,B
SET 7,L
SET 7,H
BIT 1,B
BIT 6,H
RLC B
RLC A
RR A
SRL A
SRL A
RR L
SLA D
SLA D
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RLC B
SET 0,B
SET 4,B
SET 4,B
RLC B
BIT 7,H
BIT 4,[HL]
BIT 4,[HL]
BIT 7,H
BIT 4,B
BIT 4,B
RLC B
RLC B
SRL H
BIT 4,B
SRL H
RRC [HL]
BIT 1,[HL]
SRL H
RLC B
RLC A
RR B
SLA B
BIT 1,A
BIT 3,A
BIT 6,B
RES 4,D
RES 6,B
RLC H
RLC H
RLC H
RRC L
RRC L
RLC H
RLC H
RLC D
BIT 7,A
SWAP B
BIT 4,D
RES 6,D
RES 4,B
SET 0,D
BIT 2,H
BIT 3,H
RLC B
RLC B
RLC B
RLC E
RLC H
RRC B
RRC C
RLC H
BIT 7,A
SWAP B
BIT 4,D
RES 6,D
RES 4,B
SET 0,D
BIT 2,H
BIT 3,H
SET 7,B
SET 7,H
SET 7,[HL]
SET 7,[HL]
SET 7,L
SET 7,L
SET 7,A
SET 7,D
SRL A
BIT 7,A
BIT 7,A
RES 7,A
RES 7,A
SET 7,A
BIT 7,A
BIT 3,A
RL C
SET 7,A
BIT 0,H
BIT 0,H
SET 7,A
RL C
RL C
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RES 0,B
BIT 0,B
RLC B
RLC B
RLC B
RLC H
RRC B
RL H
RL H
RRC B
RR A
SRL A
BIT 7,A
BIT 7,A
RES 7,A
RES 7,A
BIT 7,A
BIT 3,A
BIT 0,H
BIT 0,H
SET 7,A
RL C
RL C
SET 7,A
BIT 0,H
BIT 0,H
RLC B
RLC B
RLC B
SLA B
RL B
SRA B
SRA B
RES 2,B
RLC B
BIT 0,[HL]
BIT 0,[HL]
BIT 7,[HL]
BIT 0,[HL]
BIT 0,[HL]
BIT 0,[HL]
RLC B
RLC B
BIT 7,[HL]
RR B
RR B
RR B
RR B
RR B
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
SET 5,[HL]
RES 6,H
BIT 4,H
SRL H
SRA [HL]
SLA A
BIT 6,B
RES 3,H
RES 3,A
RLC B
RLC B
RLC B
RLC C
RLC C
RLC D
RLC D
RLC D
SRA [HL]
BIT 4,E
RES 3,B
RR A
RR H
SET 2,A
SRL A
RES 7,A
RLC E
RLC C
RLC C
RLC B
RLC B
RLC [HL]
RLC L
RLC A
RES 5,[HL]
SLA E
RR B
RES 3,A
RES 3,H
BIT 2,A
SRL A
BIT 7,A
RLC B
RLC B
RLC B
RLC C
RLC C
RLC D
RLC D
RLC D
SRA A
BIT 7,H
RES 3,H
RR A
RR A
SET 3,A
SRL A
RES 7,A
SET 6,H
SRL [HL]
SRL B
SET 7,B
SET 7,E
SET 7,D
SET 7,H
SET 7,H
SLA B
SLA B
SLA B
BIT 0,B
RES 0,B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC C
RLC C
RLC D
RLC D
SRA A
SRL H
BIT 3,H
RES 3,A
RR A
RR A
SET 7,A
SRL A
SET 6,H
SRL [HL]
SRL B
SET 7,C
SET 7,D
SET 7,D
SET 7,H
SET 7,H
BIT 0,B
BIT 0,B
BIT 0,B
RES 0,B
RLC B
RLC B
RLC B
RLC B
RR H
SWAP H
RES 7,A
BIT 7,A
RR A
BIT 3,A
SRL A
SET 7,A
RLC B
BIT 0,[HL]
BIT 0,[HL]
BIT 2,[HL]
BIT 7,[HL]
BIT 5,[HL]
BIT 0,[HL]
RLC B
RLC B
SRL H
RR B
RR B
RR B
RR B
SRL H
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC D
RLC C
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
BIT 7,A
SET 7,A
SRL A
SRL A
RR A
BIT 7,[HL]
RES 7,A
SET 7,A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC B
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
RLC B
RLC B
RLC D
RLC C
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
BIT 7,A
SET 7,A
SRL A
SRL A
RR A
BIT 7,[HL]
SET 7,A
SET 7,A
SET 7,[HL]
SET 7,[HL]
SET 7,H
SET 7,H
SET 7,B
BIT 7,[HL]
SET 7,A
SET 7,A
RLC B
RLC B
RES 0,B
BIT 0,B
RLC B
RLC B
RLC B
RLC A
RLC B
RLC B
RLC B
RLC D
SWAP D
SET 6,[HL]
SET 6,A
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC B
RLC E
SWAP E
SET 6,A
BIT 0,H
SRL A
RR A
RR A
RR A
RR A
SRL A
SRL [HL]
SET 6,D
SET 3,D
SET 7,C
SET 7,C
SET 7,[HL]
SET 7,B
SET 7,H
BIT 7,H
RLC A
RR B
SLA B
BIT 1,A
BIT 3,A
BIT 6,B
RES 4,D
RES 6,B
RLC B
BIT 0,[HL]
BIT 4,[HL]
BIT 6,[HL]
BIT 3,[HL]
BIT 1,[HL]
BIT 0,[HL]
RLC B
RLC B
RR B
RR B
RR B
RR B
RLC B
RR B
RLC B
RR [HL]
RR [HL]
RR [HL]
RR [HL]
BIT 7,[HL]
RES 0,E
RES 0,C
SET 7,A
RLC B
SET 4,B
SET 7,B
SET 7,H
SET 7,H
SET 1,B
SWAP H
SWAP D
RLC B
BIT 0,[HL]
BIT 0,[HL]
BIT 0,[HL]
BIT 0,[HL]
SRA H
RR B
RLC B
RLC B
SWAP [HL]
BIT 1,C
BIT 0,C
BIT 0,C
SLA D
RL H
RRC B
RLC D
RLC L
RLC L
RR A
SET 7,H
SET 7,[HL]
SRL B
SRL C
RLC H
RLC H
RLC H
RLC L
RLC L
RLC A
RLC [HL]
RRC H
SET 0,B
SET 0,B
SET 0,B
RES 0,B
RES 0,A
RLC B
RLC B
RLC B
RL E
RL E
RL E
RL C
SET 2,C
RL B
RL B
RL B
SLA B
SLA B
SLA B
RES 4,B
RES 4,B
SET 4,B
BIT 4,B
SWAP B
RES 5,B
RR B
RES 5,B
BIT 1,B
RES 5,B
RR B
RES 5,B
BIT 1,B
SET 7,[HL]
SET 7,A
SET 7,A
SET 0,C
SET 0,C
SET 5,E
SET 0,C
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RL B
RRC E
RLC H
RLC H
RLC D
RLC C
RLC B
RLC B
RES 6,H
SET 4,H
RES 7,H
BIT 5,[HL]
SLA A
RL B
RES 3,H
BIT 3,A
RLC B
RLC B
RLC A
RR B
SLA B
BIT 0,B
BIT 0,B
BIT 0,B
RLC B
RLC B
RLC B
RES 0,B
BIT 0,B
BIT 0,B
BIT 0,B
RES 0,B
RLC E
RLC H
RLC H
RLC A
RLC A
RLC [HL]
RLC L
RLC A
SET 7,D
SET 7,H
SET 7,B
SET 7,B
SET 7,B
SET 7,B
SET 7,B
SET 7,B
SRL H
BIT 7,[HL]
BIT 4,A
SET 0,E
SET 0,E
SET 0,E
SET 0,E
SET 0,E
SRL H
BIT 4,[HL]
SET 4,A
SET 0,E
SET 0,E
SET 0,E
BIT 0,D
BIT 4,[HL]
RLC B
RLC B
RLC B
SLA B
RES 2,B
RES 5,B
RES 5,B
RL B
RL B
RRC B
RLC H
RLC H
RLC H
RLC H
RLC H
RLC H
BIT 2,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,A
BIT 4,B
SRA E
RL A
RL A
RL A
RL A
RL A
SET 2,A
RL A
BIT 1,B
BIT 2,B
BIT 4,B
SLA B
SLA B
SLA B
SLA B
SLA B
RES 5,B
RR B
RES 5,B
BIT 1,B
RES 7,B
SRL A
RES 7,A
BIT 7,A
BIT 7,A
SET 7,A
SET 7,A
SET 0,C
SET 0,C
SET 5,E
SET 0,C
SET 7,A
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SRL B
SLA H
SLA H
SLA A
SLA A
SLA A
SRA A
SRL H
RL H
RR A
RR A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RES 4,B
RES 4,B
RES 7,B
BIT 7,A
SRA A
BIT 7,A
RES 3,H
RES 3,H
RLC L
RLC L
RR L
SET 7,A
SET 6,H
SET 7,[HL]
SRL B
SRL B
RLC C
RLC C
RLC C
RLC D
RLC D
RLC D
RLC C
RLC B
RLC D
RLC D
RLC C
RLC B
RLC B
RLC B
RLC B
RLC B
SET 0,E
BIT 0,E
BIT 0,E
BIT 4,[HL]
BIT 4,[HL]
BIT 6,[HL]
SWAP [HL]
SWAP H
SLA [HL]
SLA H
SLA H
SWAP H
RR B
RRC B
RRC B
RRC B
RLC B
RRC A
RL B
SLA B
BIT 0,B
BIT 0,E
BIT 1,H
SRA B
RLC B
RES 0,B
BIT 3,H
SLA D
SET 4,D
SET 0,C
BIT 1,E
BIT 7,H
RLC B
RLC B
RLC B
RLC B
SET 4,B
RL B
SET 2,B
SLA B
BIT 2,B
BIT 2,B
SWAP B
BIT 1,H
RES 0,D
RES 0,H
BIT 0,E
SLA [HL]
SRL H
BIT 4,D
BIT 0,C
BIT 0,C
RLC E
RLC H
RRC B
BIT 4,B
RL B
RRC B
RR B
BIT 4,H
SET 0,D
BIT 4,B
SLA B
RLC B
SET 7,A
SET 7,A
SET 7,A
RLC B
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SRL B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RRC [HL]
RL C
RL C
RL D
RR A
SRL A
RES 7,A
BIT 7,A
RR A
BIT 3,A
SRL A
SET 7,A
SET 7,E
SET 7,H
SET 7,B
SET 7,B
SET 7,B
SET 7,B
SET 7,B
SET 7,B
BIT 7,D
SET 3,C
SET 7,C
SET 7,[HL]
SET 7,B
SET 7,B
SET 7,H
BIT 7,H
RES 7,A
BIT 7,A
SET 7,A
SRL A
RR A
BIT 7,[HL]
SET 7,A
SET 7,A
SRL H
RR H
RR H
RR B
RRC B
RLC B
RLC B
RLC B
SET 7,A
RES 5,E
BIT 2,L
SET 7,A
RLC B
RLC B
RLC B
RLC B
RL L
RR B
RL L
RL D
RL L
RR B
RL L
RL D
BIT 0,B
SET 0,B
BIT 0,B
BIT 0,B
BIT 0,B
SET 0,B
BIT 0,B
BIT 0,B
SWAP D
SWAP D
SWAP D
SWAP D
SWAP E
RES 6,E
SET 6,E
BIT 6,E
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RES 0,B
BIT 0,B
RLC B
RLC B
RES 0,B
BIT 0,A
RR B
SLA B
BIT 0,B
BIT 0,B
BIT 0,B
RES 4,B
RES 4,B
RES 7,B
BIT 7,A
SRL A
BIT 7,H
RES 3,H
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
SET 4,[HL]
RLC B
RLC C
RLC C
RLC C
RLC D
RLC D
RLC D
RLC C
RES 3,A
RR A
SRL A
RES 7,A
BIT 7,A
RR A
BIT 3,A
SRL A
SLA D
RR A
RR A
RR A
RR A
RR A
SRL A
SRL [HL]
RR [HL]
RR [HL]
RR [HL]
RR [HL]
BIT 7,[HL]
RES 0,E
RES 0,C
SET 7,A
RLC C
RLC C
RLC C
RLC D
RLC D
RLC D
RLC C
RLC B
SET 4,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RLC H
RLC H
RLC H
RLC H
RLC H
RLC H
RLC H
RLC H
RRC C
RRC D
RRC D
RL D
RR H
RL A
RL H
SLA H
RLC B
BIT 6,B
RES 1,A
RES 3,A
SET 7,A
RES 3,A
BIT 2,A
BIT 1,H
SRA A
SET 3,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,B
SET 6,B
SET 4,C
SET 4,E
SET 4,[HL]
SET 7,A
RES 0,C
RES 0,C
RES 0,L
RES 0,L
RES 7,L
RES 0,C
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RR A
RRC A
RES 0,A
SET 0,A
BIT 4,A
SET 7,A
SET 7,A
SET 7,A
RLC B
RLC B
SET 7,A
SET 7,A
RLC B
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
SET 4,[HL]
SET 4,E
SET 4,C
SET 6,B
SET 7,B
SET 7,A
SET 7,A
SET 7,A
RLC B
SET 7,A
SET 7,A
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
BIT 4,A
SET 0,A
RES 0,A
RRC A
RR A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC B
RLC B
SET 5,A
SET 1,A
RRC H
RRC H
RRC H
RRC H
RRC H
RRC H
RRC H
RRC H
RRC H
RRC H
SET 1,A
SET 5,A
RLC B
RLC B
SET 7,A
SET 7,A
SET 7,A
RLC A
RR A
SRL [HL]
BIT 7,A
BIT 7,A
SWAP B
BIT 4,D
RES 6,D
SET 4,B
SET 7,B
BIT 7,H
SET 7,[HL]
SET 7,[HL]
RRC H
BIT 0,[HL]
BIT 1,L
RES 4,B
SET 0,D
BIT 2,H
BIT 3,H
SRA [HL]
SLA E
RR B
RLC A
RLC L
BIT 0,E
SRA D
SRL D
BIT 6,H
SET 0,H
RR B
SET 4,B
RLC A
RR B
SLA B
BIT 1,A
BIT 3,A
BIT 6,B
RES 4,D
RES 6,B
SET 4,B
RR B
RLC H
SET 6,D
SET 7,D
RRC [HL]
BIT 0,L
RRC L
RES 6,H
BIT 4,H
SRL H
SRA [HL]
SLA A
RL B
RRC H
RLC E
SRA L
SLA [HL]
SRL H
BIT 6,H
SET 4,H
RRC B
SWAP B
SET 0,B
SLA H
SLA H
SLA H
SLA H
BIT 7,H
RES 4,A
SET 4,H
RR E
RLC B
RLC B
RLC C
RLC C
RLC E
RLC E
RLC D
RLC H
RLC A
RLC H
RLC H
RLC H
RLC [HL]
RLC L
RLC L
RLC [HL]
RLC H
RLC H
RLC A
RLC H
RLC H
RLC A
RLC A
RLC [HL]
RLC [HL]
RLC [HL]
RLC H
RLC A
RLC L
RLC E
RLC L
RRC [HL]
RR A
RL B
RL B
RL B
RRC B
RLC A
RRC C
RRC A
RLC C
SET 6,C
SET 0,C
SET 0,A
RES 7,L
RES 5,L
SET 1,A
SET 7,[HL]
RES 2,B
RES 3,A
SET 6,A
SET 4,A
RES 7,L
RES 5,L
SET 5,A
BIT 7,A
SET 7,B
SET 5,B
RES 1,B
RRC B
RL B
SET 4,B
SWAP B
SET 6,B
RR B
SWAP B
BIT 4,B
SET 0,B
SET 0,B
SET 7,A
RES 0,E
BIT 4,D
RLC B
RLC B
RLC A
RLC B
RLC C
SET 6,C
SET 6,C
RLC C
RL B
RL B
SET 2,C
RL C
RES 2,B
RES 3,A
RES 3,A
RES 2,B
RR B
RRC H
SET 0,[HL]
SET 0,E
RLC E
SET 7,A
SET 0,C
BIT 0,[HL]
RLC H
RRC H
RL B
RL B
RL B
RL B
RL B
RL B
BIT 1,H
BIT 1,H
BIT 1,C
BIT 1,E
BIT 1,D
BIT 2,B
BIT 2,D
BIT 2,B
SWAP E
SWAP E
RES 2,E
SET 2,E
BIT 2,E
RRC E
BIT 1,E
RRC E
SLA B
SWAP B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
RLC B
RLC B
RLC B
RLC B
RLC C
RLC C
RLC D
RLC D
RLC D
RLC D
RLC D
RLC C
RLC D
RLC D
RLC D
RLC E
RLC E
RLC D
RLC D
RLC E
RLC D
RLC [HL]
RRC D
RRC D
RRC D
RRC D
RRC D
RRC D
RLC [HL]
RRC D
RL D
RR A
RLC B
RLC B
RR A
SLA B
BIT 0,A
BIT 1,H
BIT 1,H
BIT 1,H
RLC B
RLC B
SET 4,B
SWAP B
RR B
RES 3,B
RES 3,B
RES 3,B
BIT 1,A
BIT 0,B
BIT 1,A
BIT 1,H
BIT 1,H
BIT 7,H
RLC B
RLC B
RES 3,B
RR B
RES 3,B
RES 3,B
RES 3,B
SET 7,B
RLC B
RLC B
RLC B
BIT 7,H
BIT 1,[HL]
BIT 1,[HL]
BIT 1,[HL]
BIT 1,[HL]
BIT 7,H
RLC B
RLC B
BIT 7,[HL]
BIT 4,B
BIT 7,H
BIT 4,B
BIT 4,B
BIT 7,[HL]
RLC B
RLC B
BIT 0,[HL]
BIT 0,[HL]
BIT 0,[HL]
BIT 0,[HL]
BIT 1,[HL]
SRL H
RLC B
RLC B
SRL H
BIT 4,[HL]
BIT 4,B
BIT 4,B
BIT 4,[HL]
SRL H
RLC B
RLC B
BIT 0,[HL]
BIT 5,[HL]
BIT 7,[HL]
BIT 2,[HL]
BIT 0,[HL]
BIT 0,[HL]
RLC B
RLC B
SRL H
BIT 1,[HL]
BIT 1,[HL]
BIT 7,[HL]
BIT 1,[HL]
BIT 1,[HL]
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC C
RLC C
SET 7,A
SET 7,A
RLC B
RLC B
RLC B
RLC B
SET 6,B
RES 6,B
RES 6,B
SET 6,B
RLC B
RLC B
RLC A
RR A
SRL A
SRL A
RL A
SRA H
BIT 1,A
BIT 3,A
RES 3,A
RES 3,A
BIT 7,A
RR A
SRL [HL]
SRL [HL]
RLC B
BIT 7,H
BIT 4,[HL]
BIT 4,[HL]
BIT 7,H
BIT 5,B
BIT 4,[HL]
RLC B
RLC B
SRL H
BIT 4,[HL]
BIT 4,[HL]
BIT 4,[HL]
BIT 4,[HL]
SRL H
RLC B
RLC B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 7,[HL]
RLC B
RLC B
SRL H
BIT 4,[HL]
BIT 4,B
BIT 5,[HL]
BIT 4,[HL]
SRL [HL]
RLC B
SET 5,[HL]
RLC B
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
SET 7,A
RLC C
RLC D
RLC D
RLC H
RRC B
RRC B
RL B
RL B
RES 0,B
BIT 0,B
BIT 0,B
SLA B
BIT 2,B
BIT 2,B
BIT 1,B
SRA B
RLC B
RLC B
RLC B
RLC B
RLC E
RLC E
RLC D
RLC D
RLC B
RLC B
RLC B
RLC B
SET 7,B
RR B
RES 5,B
BIT 1,B
RES 0,B
RES 0,B
RES 0,B
RES 0,B
RLC B
RLC B
RLC B
RLC B
SLA B
SLA B
SLA B
SLA B
BIT 0,B
BIT 0,B
BIT 0,B
BIT 0,B
SLA H
SWAP H
SWAP H
SET 7,H
SWAP D
SWAP D
SWAP D
SWAP D
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RR A
RR B
RL L
RL D
RLC B
RLC B
RLC B
RLC B
SET 0,B
SET 0,B
BIT 0,B
BIT 0,B
RLC D
RLC E
RLC D
RLC D
RLC D
RLC E
RLC D
RLC D
RES 5,A
RR D
RES 5,L
BIT 1,A
RES 5,B
RR B
RES 5,B
BIT 1,B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC C
RLC D
BIT 0,B
BIT 0,B
BIT 0,B
BIT 0,B
SET 0,B
SET 0,C
BIT 0,E
BIT 0,[HL]
RRC H
RRC H
RLC H
RRC [HL]
RRC [HL]
RRC [HL]
RRC [HL]
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SRA D
RLC C
RR L
RRC C
RLC A
RRC E
RLC E
RLC H
SLA B
RLC [HL]
RRC D
RL A
RLC [HL]
RLC [HL]
RLC H
RLC L
RR [HL]
RRC E
RLC [HL]
RR H
RRC D
RRC B
RLC H
RLC D
RLC H
RLC [HL]
RLC B
RLC [HL]
RLC H
RLC L
RR D
SLA H
RL L
RLC A
SLA B
RLC H
RLC L
RLC E
RRC L
RLC [HL]
RLC E
RLC L
SLA L
RL L
RR E
RLC H
RL E
RLC E
RR H
RR C
RR D
RLC [HL]
RRC D
RLC C
RRC C
RLC D
RL H
RLC E
RRC [HL]
RL [HL]
RRC D
RRC D
RLC [HL]
RL [HL]
RL E
SLA L
RR H
RLC [HL]
RLC E
RLC D
RRC [HL]
RLC E
RLC H
RLC D
RLC E
RLC L
RRC L
SLA C
RL E
RLC A
RLC L
RLC [HL]
RLC H
RLC L
RLC [HL]
RLC E
RLC L
RLC D
RR H
RLC E
RRC [HL]
RL D
RRC H
RLC H
RLC D
RRC B
RL B
RRC B
RR [HL]
RR C
RL B
RLC E
RLC H
RLC L
SLA H
RR H
RLC L
RLC L
RL C
RLC E
RL D
SLA B
RRC D
RLC C
RLC [HL]
RLC B
RLC H
RLC H
RLC H
RLC E
RLC D
RR C
RLC H
RLC A
RRC D
RLC B
RLC B
RLC B
BIT 1,L
RRC B
RLC [HL]
RRC E
RLC A
RLC [HL]
BIT 4,H
RLC B
RLC [HL]
RLC L
SRA A
RL [HL]
RL A
RLC L
RLC [HL]
RLC [HL]
RL B
RR B
SWAP H
RLC L
RLC C
RRC [HL]
RLC [HL]
SLA B
RRC D
RRC D
SRA E
RLC [HL]
RLC [HL]
RLC L
RLC L
RLC [HL]
RRC D
RRC H
RRC D
RLC A
RLC D
RRC E
RLC L
RLC H
RRC L
RR H
BIT 6,L
RLC [HL]
RRC [HL]
RR A
RR D
RLC [HL]
RLC B
RLC A
RLC L
RLC [HL]
RLC H
RRC B
RLC E
RRC B
RRC H
RRC A
RRC D
RLC A
RLC B
SRL L
RLC L
RR A
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RR B
RLC H
RLC B
RRC B
RLC B
RL H
RRC B
RL B
RR B
RLC B
RLC H
RLC B
RL H
RLC H
RRC H
RR B
RLC B
RRC H
RR B
RRC H
RLC B
RL B
RL H
RRC B
BIT 4,L
BIT 4,L
BIT 4,[HL]
BIT 4,[HL]
BIT 4,A
BIT 4,[HL]
BIT 4,L
BIT 4,[HL]
BIT 4,L
BIT 4,L
BIT 4,A
BIT 4,L
BIT 4,L
BIT 4,[HL]
BIT 4,L
BIT 4,[HL]
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 4,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
BIT 5,A
SET 6,L
SET 2,L
SET 7,D
SET 3,A
RLC C
BIT 0,[HL]
RLC D
BIT 7,E
BIT 7,[HL]
RES 4,A
BIT 7,E
SET 4,H
SRA B
RES 5,A
SET 4,B
SET 5,D
SET 3,A
SET 6,B
SET 5,D
SET 3,A
SET 2,D
SET 1,L
BIT 5,C
SET 7,L
SET 1,L
BIT 5,B
SLA C
SET 1,L
BIT 5,H
BIT 4,L
RES 5,A
SET 4,B
SET 5,D
SET 3,A
SET 6,B
SET 5,D
SET 3,A
BIT 7,A
SET 4,C
SET 0,C
SET 1,C
SET 0,A
RES 5,A
SET 4,C
SET 5,D
SET 3,A
SET 7,C
SLA C
SET 3,A
RES 7,[HL]
RES 3,A
RES 7,[HL]
SLA C
SET 3,A
RES 7,[HL]
SET 1,A
RES 7,[HL]
SLA C
BIT 5,[HL]
RES 3,B
SRL [HL]
SET 5,D
SET 3,A
BIT 7,E
SET 1,L
BIT 5,C
RES 6,A
BIT 7,A
RR B
RES 5,A
BIT 7,[HL]
RR B
SLA C
SET 3,A
BIT 7,[HL]
SRA B
SET 5,H
SLA B
SET 4,B
RR B
SET 4,H
RL B
RES 2,A
RR B
RES 6,D
RES 0,E
RES 6,D
SET 0,C
SET 7,D
SET 3,A
RLC C
SET 7,D
SET 3,A
RLC L
SET 7,D
SET 3,A
RLC A
SET 7,D
SET 3,A
RRC B
RLC B
SET 2,B
SET 0,A
OR_A_L
SLA B
SET 0,A
RES 6,[HL]
RES 0,B
SRL [HL]
SLA C
BIT 4,L
SWAP [HL]
SET 1,L
BIT 5,C
SET 0,B
SET 4,H
SWAP H
SET 7,[HL]
SRA B
SLA C
BIT 4,L
BIT 2,[HL]
SRL [HL]
SLA C
BIT 4,L
SWAP [HL]
SET 1,L
BIT 5,C
SET 0,B
SET 5,D
SET 3,A
RL B
RRC B
RL D
RES 0,B
RL H
RES 3,A
RES 7,[HL]
SET 1,C
RES 0,B
SET 0,C
RLC B
SET 4,C
RES 0,A
SET 4,A
SET 0,E
BIT 5,C
SET 4,H
SWAP H
SET 7,[HL]
SRA B
SET 7,[HL]
SRA B
SET 7,[HL]
SRA B
SET 7,[HL]
SET 1,D
BIT 4,[HL]
SRL [HL]
SLA C
SET 3,A
SET 0,E
BIT 4,L
SET 5,H
SET 0,E
BIT 5,C
SET 4,A
SET 0,E
BIT 5,C
RES 7,H
BIT 4,[HL]
SET 1,L
BIT 4,L
SET 1,L
BIT 4,L
SET 1,L
BIT 4,L
SET 1,L
BIT 4,L
SRL [HL]
SLA C
BIT 4,[HL]
SWAP [HL]
RLC B
SET 6,C
SET 0,A
RES 6,B
SET 0,H
RLC B
SET 6,C
SET 0,A
RES 6,B
SET 3,E
SET 1,L
BIT 4,L
SRL [HL]
SLA C
BIT 4,[HL]
SWAP [HL]
SET 1,L
BIT 5,C
SET 0,B
SET 4,H
SWAP H
SET 7,[HL]
SRA B
SET 7,[HL]
SRA B
SET 7,[HL]
SRA B
SET 7,[HL]
SRA B
SET 7,[HL]
SET 1,D
BIT 4,L
SLA C
BIT 4,[HL]
RRC L
BIT 1,D
RR B
SLA C
BIT 4,[HL]
RLC E
BIT 0,B
SET 0,E
BIT 5,C
RES 0,B
RLC B
RES 2,E
RES 0,E
BIT 4,E
BIT 0,E
SLA E
RLC B
SLA E
BIT 4,E
RES 4,E
SET 2,E
SET 7,A
RES 0,E
SET 1,B
RES 2,L
SET 1,B
RES 1,A
SET 1,B
RLC [HL]
RES 2,L
SET 0,E
BIT 5,C
RES 1,E
RES 4,A
SLA C
SET 3,A
SWAP H
RLC B
RES 3,D
RRC C
RES 4,A
SET 2,E
BIT 3,A
RES 4,L
RRC C
BIT 2,A
RES 0,[HL]
RL D
SET 4,D
BIT 7,D
RRC H
SET 4,D
SRL E
RES 6,D
RES 0,A
RES 2,E
BIT 0,E
RLC B
BIT 0,B
BIT 0,B
SET 1,L
BIT 4,L
SET 1,L
BIT 4,L
SET 1,L
BIT 4,L
SET 1,L
BIT 4,L
SRL [HL]
SLA C
BIT 4,[HL]
SWAP [HL]
SET 1,L
BIT 5,C
SET 0,B
SET 4,H
BIT 1,[HL]
RLC [HL]
SLA C
BIT 4,[HL]
BIT 7,[HL]
SET 1,D
BIT 4,L
SLA C
BIT 4,[HL]
BIT 7,[HL]
RLC [HL]
RR B
SET 1,L
BIT 4,L
SRL [HL]
SLA C
BIT 4,A
SWAP [HL]
RES 6,A
RES 2,B
RES 0,E
SET 2,C
RES 0,B
SET 6,C
RES 0,B
SET 2,L
RES 0,B
BIT 6,B
RES 0,B
BIT 4,L
BIT 4,H
BIT 2,[HL]
BIT 2,H
BIT 2,H
BIT 2,H
BIT 0,[HL]
BIT 0,L
BIT 0,L
BIT 0,H
SWAP H
SWAP H
SWAP H
SWAP H
SWAP H
SWAP H
SWAP H
SWAP H
BIT 4,B
BIT 6,B
RES 0,B
RES 4,B
SET 6,B
SET 2,B
RES 6,B
RES 2,B
BIT 6,B
BIT 2,B
SWAP B
SLA B
SLA B
SLA B
SLA B
SLA B
SLA B
RL B
SWAP B
BIT 1,L
SET 0,E
BIT 5,C
SWAP B
BIT 2,C
SET 0,E
BIT 5,C
RES 1,E
RES 4,A
SLA C
SET 3,A
BIT 1,A
SLA H
SET 5,C
SWAP H
RLC B
SLA C
BIT 4,A
BIT 7,[HL]
SLA D
SLA C
BIT 4,A
BIT 7,[HL]
SLA C
RES 0,B
SLA E
SRL [HL]
SLA C
BIT 4,A
SWAP [HL]
SRL [HL]
SLA C
BIT 4,A
SWAP [HL]
SET 1,L
BIT 5,C
SET 0,B
SET 5,D
SET 3,A
RRC B
SLA C
RES 0,B
SLA E
SET 1,A
RES 7,[HL]
SET 1,C
SRL D
BIT 4,B
SLA C
BIT 5,[HL]
RRC L
SET 6,B
SET 4,[HL]
BIT 0,A
SET 2,B
SET 5,D
SET 3,A
SET 7,E
SET 0,E
BIT 5,C
RLC H
RRC A
SLA C
SET 3,A
BIT 7,[HL]
SET 6,L
SET 7,[HL]
SWAP B
SWAP H
BIT 7,[HL]
SET 6,B
RRC [HL]
SET 4,D
SET 7,[HL]
SET 1,D
BIT 5,B
SWAP L
RR B
SET 7,D
SET 3,A
RLC C
BIT 5,E
SET 7,[HL]
SET 1,D
BIT 5,B
SET 6,C
SET 7,[HL]
SET 1,D
BIT 5,B
RLC D
RL A
SET 1,C
RES 0,B
RES 3,L
RES 0,B
SLA B
RES 0,A
SET 7,E
RES 2,[HL]
RES 0,B
SLA B
RES 0,A
RES 5,C
SET 1,L
BIT 5,C
BIT 3,D
BIT 7,[HL]
SET 6,[HL]
SRL [HL]
SET 5,D
SET 3,A
BIT 2,A
SET 0,E
BIT 5,C
RLC B
SET 6,L
SLA C
BIT 5,B
SET 5,D
SET 3,A
BIT 3,H
RR B
SRL [HL]
SET 5,D
SET 3,A
BIT 4,H
BIT 7,[HL]
SET 6,[HL]
SLA C
BIT 5,B
SET 3,E
RLC D
SET 6,L
SLA C
BIT 5,B
SET 5,D
SET 3,A
BIT 4,[HL]
RR B
SLA C
SET 3,A
SRA D
RRC C
SET 0,H
RL E
SET 2,C
RL A
SET 3,[HL]
SLA B
RL A
SET 7,[HL]
SET 1,B
RLC C
RLC L
RLC D
RLC L
SWAP H
RR B
SWAP L
BIT 7,[HL]
RR L
RES 5,A
SET 6,C
SET 4,B
SLA C
SET 3,A
RES 7,[HL]
RES 3,A
RES 7,[HL]
SLA C
SET 3,A
RES 7,[HL]
SET 1,A
RES 7,[HL]
SET 7,D
SET 3,A
RLC L
RLC L
SET 5,C
RR B
SLA C
BIT 5,[HL]
SLA L
SET 5,D
SET 3,A
RES 7,A
SET 7,[HL]
RES 5,A
SET 6,H
SET 5,D
SET 3,A
SET 6,[HL]
SET 4,B
SLA C
SET 3,A
SET 7,[HL]
RES 5,A
SET 7,[HL]
SLA C
SET 3,A
SET 7,[HL]
SET 1,L
BIT 5,C
SET 6,L
SET 7,D
SET 3,A
RR H
RR H
RR L
RL D
RR H
RR H
BIT 7,E
SET 4,L
RRC C
SET 6,L
RL E
SET 7,L
RL [HL]
SET 0,L
RL B
RLC L
RL E
RRC [HL]
RLC [HL]
RR B
SET 0,L
RR D
RLC L
RLC L
RRC [HL]
RLC [HL]
SRA D
RRC H
SLA B
SET 0,C
RR H
BIT 6,C
RR H
SLA A
BIT 1,A
RLC B
BIT 1,[HL]
BIT 0,[HL]
BIT 4,B
SET 1,C
BIT 5,E
SWAP H
RES 7,[HL]
RLC E
RES 5,A
SET 2,C
SET 0,L
SWAP B
SET 4,D
BIT 7,C
BIT 0,B
SET 7,B
SET 1,C
SET 5,D
SET 3,A
SET 5,C
SET 5,D
SET 3,A
SET 7,C
SET 5,D
SET 3,A
RES 5,A
SET 5,D
SET 3,A
SET 1,A
SRL [HL]
SET 4,B
SRL [HL]
SET 5,D
SET 3,A
RRC B
RL D
RL A
SLA C
RES 0,B
RL H
RR C
SLA E
SET 4,B
SET 4,B
SET 1,C
SET 4,B
RR D
SRA B
SLA C
SET 3,A
SET 7,[HL]
RES 0,B
SET 1,L
BIT 5,C
RR H
RES 4,A
RLC A
RES 2,B
SET 1,L
BIT 5,C
SET 1,C
SET 7,B
RR D
SRA B
SLA C
SET 3,A
SET 7,[HL]
RES 4,B
SET 1,L
BIT 5,C
RR H
RES 4,A
RLC A
RES 5,B
SET 1,L
BIT 5,C
SET 1,C
RES 4,L
SET 1,C
SET 5,B
SRA D
SET 1,B
SET 7,A
SET 6,D
BIT 0,A
RES 6,B
SET 4,[HL]
SET 1,L
BIT 5,C
RL E
SET 1,L
BIT 5,D
SET 7,D
SET 3,A
SET 1,B
RES 7,[HL]
SRL L
RLC [HL]
SLA E
SLA E
SET 6,A
SET 5,D
SET 3,A
SET 5,D
SET 3,A
SET 5,D
SET 3,A
SET 5,D
SET 3,A
SET 5,D
SET 3,A
BIT 6,A
SET 1,C
SET 5,C
RES 4,A
SRL L
BIT 6,L
SET 7,D
SET 3,A
RLC C
SWAP A
RLC E
SRA A
SRA D
SLA B
SRA L
RLC B
SRA H
SET 7,D
SET 3,A
BIT 0,[HL]
RES 1,A
SET 7,D
SET 3,A
SET 7,D
SET 3,A
SRA B
SET 2,B
SET 6,B
SET 7,D
SET 3,A
SRA B
SET 3,B
SET 7,B
BIT 7,B
SLA L
SRL [HL]
RR B
SET 7,D
SET 3,A
SET 3,[HL]
SET 7,C
RES 4,A
SET 6,C
SET 6,C
RES 4,A
SET 5,E
RLC C
SET 5,A
RLC C
SET 4,L
RLC C
SET 7,L
RLC C
SET 3,[HL]
RLC E
BIT 7,A
RLC E
SET 6,A
RLC E
SET 3,A
RLC C
SET 3,E
RLC C
SET 7,L
RLC E
BIT 7,A
RLC C
SET 5,L
RLC C
SET 5,L
RLC C
SET 5,L
RLC C
SET 5,L
RLC C
SET 5,L
RLC C
SET 5,A
RLC C
SET 5,A
SRA D
BIT 7,[HL]
RRC D
RR H
RRC D
SET 1,C
RL D
SRA D
SET 1,C
SET 0,A
RES 5,A
BIT 6,L
SET 5,D
SET 3,A
RES 0,B
RLC [HL]
SRA D
RR H
RRC L
RL C
SET 3,A
RRC L
RL C
SET 3,A
RRC L
RL C
SET 3,A
RRC L
RL C
SET 3,A
RRC L
SLA C
SET 3,A
RES 2,H
SET 1,L
BIT 5,E
RES 4,B
RL C
SET 3,A
RLC D
SLA C
SET 3,A
RES 6,H
SET 1,L
BIT 5,E
SET 0,B
RL C
SET 3,A
RLC D
RLC C
RLC H
RES 2,D
SWAP [HL]
BIT 7,C
BIT 5,A
SLA B
RES 5,A
RES 3,[HL]
SET 5,D
SET 3,A
RES 7,[HL]
SET 1,C
RES 5,A
RR D
BIT 4,D
RES 3,B
SET 4,C
SRA D
RES 7,C
SET 1,L
BIT 5,E
SET 1,L
BIT 5,E
SET 1,[HL]
BIT 2,A
RES 7,C
SET 1,L
BIT 5,E
SRA H
BIT 6,E
BIT 6,D
BIT 6,C
SRA L
SRA L
SLA C
SET 3,A
SET 4,C
RLC E
SET 1,D
RES 7,C
SET 0,E
BIT 5,H
SRA D
SRL D
RL E
SLA D
SWAP D
SET 1,C
SRA D
SRL D
RL E
RR B
SRA D
SRL D
RRC D
SET 1,C
RR B
SET 7,D
SET 3,A
RLC E
RL B
RES 7,B
BIT 7,A
SRA B
BIT 7,[HL]
RLC [HL]
RLC H
BIT 0,B
RR H
BIT 7,L
RRC C
BIT 7,[HL]
SLA B
BIT 7,L
RLC H
BIT 7,[HL]
SLA B
SET 4,C
BIT 4,A
SRA L
SET 0,E
BIT 5,L
SRA L
SRA L
SET 0,L
BIT 7,L
RLC H
BIT 2,H
RLC D
SET 7,[HL]
SRA B
SET 7,[HL]
SRA B
SRA H
BIT 3,H
SRA L
SET 1,L
BIT 5,E
SET 1,[HL]
BIT 3,A
RES 7,C
SET 1,L
BIT 5,E
SET 4,C
SLA D
SWAP D
SET 2,L
SET 5,C
SWAP [HL]
SET 1,L
BIT 5,C
SLA C
SET 3,A
RES 4,A
SRL [HL]
SET 5,D
SET 3,A
RES 2,B
SRA H
RES 4,A
RLC H
SWAP L
SET 3,B
SRA H
SET 1,L
BIT 5,E
RLC B
RRC C
SET 7,[HL]
SET 1,D
BIT 5,E
SET 6,B
RES 4,B
RR D
SET 4,[HL]
BIT 1,A
RLC B
RL C
SET 3,A
BIT 5,A
RR D
RRC C
SET 4,C
SLA D
RES 7,C
SET 1,L
BIT 5,E
BIT 1,A
RLC B
RES 7,C
SET 7,D
SET 3,A
RLC H
RES 7,H
SET 4,L
SET 0,[HL]
BIT 5,A
BIT 2,H
SRA H
SET 7,[HL]
SRA B
SWAP [HL]
SLA C
BIT 5,[HL]
SRA D
RR H
RL D
SET 0,E
BIT 5,H
RLC C
RR B
SET 4,L
SET 0,[HL]
SLA C
BIT 5,[HL]
SRA D
RR H
SET 7,[HL]
SLA B
RRC [HL]
SLA C
SET 3,A
SRA [HL]
SET 7,D
SET 3,A
RLC C
SLA C
RLC D
RR C
RR D
RES 7,A
BIT 7,A
SLA B
RES 5,A
SRL [HL]
SET 4,D
SRA H
SRA H
SRA D
RL [HL]
RR B
RRC [HL]
RR B
RRC [HL]
SRL [HL]
RRC H
SRA H
SRL D
SLA B
SRA D
SRA H
BIT 2,A
SRA H
SRA D
SRA B
RR [HL]
SRA H
SWAP [HL]
SRA H
SET 4,C
BIT 7,A
RL E
SET 4,D
BIT 7,E
RRC H
SET 4,D
BIT 7,[HL]
RES 0,B
BIT 7,L
RLC L
RES 0,[HL]
SET 4,C
SRL D
SRA L
BIT 6,B
RR D
RLC H
RRC C
RL D
RL B
RR C
BIT 2,D
SLA C
SET 3,A
SLA C
SET 3,A
SLA C
SET 3,A
SET 1,C
RLC B
SET 4,C
RR B
BIT 7,B
SRL A
SLA [HL]
RR C
SET 1,C
BIT 7,L
RLC [HL]
BIT 7,[HL]
RRC A
RR B
BIT 6,C
SET 7,D
SET 3,A
RL E
RLC C
RRC [HL]
RR B
RLC D
RRC B
RR L
RLC E
RLC D
SET 1,C
SRA D
BIT 7,[HL]
SET 2,L
SET 0,[HL]
BIT 5,A
SET 7,D
SET 3,A
RLC C
RRC C
RLC E
RLC B
SET 7,A
RR B
RL C
BIT 5,L
BIT 3,[HL]
BIT 0,B
SLA B
SWAP E
BIT 7,E
RRC A
BIT 3,A
RLC [HL]
SET 7,A
SET 6,B
RLC D
RLC B
SET 2,C
BIT 7,L
RRC H
SET 4,D
RES 7,[HL]
RLC B
RLC B
RLC B
RLC B
RLC B
RL C
RRC A
RLC C
RL B
SET 5,A
RL D
SET 7,A
RLC C
RL B
SET 5,A
RL D
SET 7,A
RLC C
RL B
SET 5,A
RL D
SET 7,A
RLC C
RL B
SET 5,A
RL D
SET 7,A
RLC B
SRA H
RES 3,H
RLC [HL]
BIT 5,E
SET 1,C
SLA E
BIT 6,A
SET 0,[HL]
RL D
BIT 2,[HL]
RES 3,E
SET 3,D
RL [HL]
BIT 1,[HL]
RES 0,E
OR_A_L
RLC H
RLC H
RLC L
RLC L
RLC L
RLC L
RLC L
RLC L
RLC L
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC A
RLC B
RLC B
SET 0,B
RLC B
RLC B
RES 6,C
SRA C
SET 0,B
RLC B
RLC B
RL D
BIT 0,L
RES 3,D
SET 3,[HL]
RES 3,B
RES 6,A
RES 5,B
BIT 2,H
RLC C
BIT 0,H
BIT 4,A
RES 3,D
RES 5,C
BIT 6,[HL]
BIT 0,H
SLA D
RLC C
BIT 0,L
RES 1,C
SET 1,L
SET 7,[HL]
RES 7,D
BIT 6,[HL]
SWAP D
RES 4,C
SLA E
BIT 0,L
BIT 4,A
RES 1,C
RES 5,E
SET 1,L
SWAP D
RL C
BIT 2,[HL]
RES 3,C
BIT 6,[HL]
RES 3,D
SET 7,[HL]
RES 0,L
RL C
RLC D
RRC B
SLA B
RRC H
SWAP B
RLC B
RLC E
RRC D
SRA B
RRC A
SRL H
RLC [HL]
RR B
BIT 4,B
SLA H
RRC B
RLC B
RRC [HL]
SRL B
RL L
BIT 2,H
RRC B
SLA B
RES 0,B
SWAP B
RLC H
RL D
BIT 1,B
RR E
BIT 5,H
RR B
RRC D
SRA B
RES 4,B
SRL H
RLC B
BIT 5,A
BIT 7,H
BIT 7,H
BIT 7,L
BIT 7,L
RLC L
BIT 1,B
BIT 0,H
BIT 1,D
BIT 1,H
RLC B
BIT 5,A
BIT 6,[HL]
BIT 6,[HL]
BIT 6,[HL]
BIT 6,[HL]
SET 7,C
RLC B
SET 7,H
RLC D
RLC B
RLC B
BIT 5,A
BIT 6,C
BIT 6,C
BIT 6,C
BIT 6,C
RRC [HL]
SET 0,[HL]
RES 7,B
SET 2,H
RLC D
RLC B
BIT 5,A
BIT 6,B
BIT 5,A
RLC B
RLC B
RLC L
RES 3,L
RES 2,C
RES 5,C
OR_A_L
BIT 7,[HL]
RRC [HL]
SRA B
SLA H
SRA D
SRA H
RLC B
BIT 5,A
RLC B
BIT 7,D
RLC B
RLC B
RRC [HL]
RLC B
SLA [HL]
SRA D
RLC B
RLC B
BIT 5,A
BIT 7,D
BIT 7,D
BIT 7,D
RLC B
RRC [HL]
SET 3,A
SET 4,E
SET 4,L
SET 4,A
RLC B
BIT 5,A
BIT 7,E
BIT 7,E
BIT 7,E
BIT 7,E
RRC [HL]
BIT 5,H
BIT 6,[HL]
BIT 7,[HL]
RES 0,[HL]
RLC B
BIT 5,A
BIT 6,L
BIT 6,L
BIT 6,L
RLC B
RRC [HL]
RES 1,L
RES 2,L
RES 3,E
RLC B
RL [HL]
SWAP H
RL [HL]
BIT 1,L
RES 2,E
SET 7,A
SET 7,D
BIT 4,D
BIT 6,H
BIT 4,D
RES 0,L
SET 6,H
SET 7,A
RRC B
RES 3,L
RLC B
RES 4,D
BIT 1,H
BIT 1,H
BIT 1,H
BIT 1,H
BIT 1,H
BIT 1,H
BIT 1,H
BIT 1,H
BIT 1,H
BIT 1,H
BIT 1,H
BIT 1,H
BIT 0,H
BIT 0,H
BIT 1,[HL]
BIT 0,D
BIT 0,D
BIT 1,H
SRL [HL]
BIT 1,B
BIT 0,D
SRL H
SRL H
BIT 1,H
RLC B
BIT 1,H
SRL [HL]
BIT 1,B
BIT 1,B
SRL D
BIT 1,B
BIT 2,D
BIT 0,H
BIT 0,D
BIT 0,H
RES 3,L
RLC B
RES 4,E
SRL [HL]
SLA [HL]
SWAP H
SWAP [HL]
SRL [HL]
SWAP H
SLA [HL]
SWAP B
SRL D
RR [HL]
SWAP B
SWAP H
SWAP H
SRA H
RLC B
SLA [HL]
SWAP B
SRL D
SRA H
SWAP H
SLA D
RLC B
BIT 2,D
BIT 1,H
BIT 0,H
BIT 0,H
BIT 1,H
BIT 1,B
BIT 1,H
RES 4,E
BIT 0,D
BIT 0,H
RES 4,E
BIT 1,B
BIT 2,[HL]
RES 4,D
BIT 3,D
BIT 3,H
RES 4,D
BIT 2,D
BIT 1,H
BIT 1,D
BIT 1,H
BIT 2,D
BIT 2,[HL]
RES 4,E
RES 4,D
BIT 1,[HL]
BIT 1,H
BIT 1,B
BIT 2,[HL]
BIT 3,D
RES 4,E
RES 4,D
BIT 2,H
BIT 2,B
BIT 1,H
BIT 2,H
BIT 2,H
BIT 4,B
BIT 2,H
BIT 2,H
BIT 2,H
BIT 3,H
BIT 4,B
BIT 3,D
RES 4,C
BIT 3,D
BIT 2,[HL]
RLC C
RES 4,D
SRL D
SRL D
SRL D
SRL D
SRL D
SRL D
SRL D
SRL D
SRL D
SRL D
SRL D
SRL D
SWAP H
SLA [HL]
SRL B
SRL B
SRL B
SRL B
SWAP H
SRA D
SWAP H
BIT 0,D
SWAP B
SRA [HL]
SLA [HL]
SRA [HL]
RES 5,B
RES 4,D
SRL B
SRL B
SRL B
SWAP H
SWAP H
SLA H
SLA B
SRA H
SWAP H
SLA [HL]
BIT 5,B
BIT 5,B
RES 5,[HL]
SET 7,A
BIT 0,D
BIT 6,C
BIT 6,C
RR L
SET 7,A
BIT 1,H
SRL D
SRL D
BIT 7,A
BIT 7,A
SET 7,A
BIT 2,[HL]
RES 4,E
SET 7,A
BIT 4,D
RES 3,L
RLC B
RES 4,E
RES 4,D
BIT 1,D
BIT 1,[HL]
BIT 1,D
RES 4,E
RES 4,D
BIT 1,D
BIT 2,D
BIT 1,[HL]
RES 4,A
RES 4,D
RES 4,E
BIT 2,D
BIT 1,D
BIT 0,H
RES 4,D
RES 4,E
RES 4,D
RES 4,E
RES 4,D
BIT 2,H
BIT 2,D
BIT 1,D
BIT 2,D
BIT 1,[HL]
RES 4,E
RES 4,D
BIT 1,D
BIT 1,[HL]
RES 4,E
BIT 0,H
RLC C
RES 3,L
RLC B
RES 4,H
SWAP D
SWAP B
SWAP D
RES 5,B
RES 4,E
RES 4,H
SWAP D
SWAP B
SWAP D
RES 4,H
BIT 0,D
RLC B
BIT 0,E
RES 0,C
BIT 1,B
BIT 0,D
BIT 1,B
BIT 2,D
RES 4,D
BIT 0,D
SRL D
BIT 0,H
RLC C
BIT 1,B
RES 4,C
BIT 0,D
SRL D
BIT 0,H
BIT 1,B
RES 4,E
SRL D
RLC C
RR [HL]
SRL H
BIT 0,H
RES 4,C
BIT 1,D
BIT 1,B
RES 4,A
RES 4,D
BIT 0,B
BIT 0,H
RES 4,D
SRL D
SRL D
BIT 0,H
BIT 0,D
BIT 0,D
BIT 0,H
SRL D
RES 4,E
SRL D
RLC B
SWAP B
RES 0,C
SWAP D
SWAP B
SRA H
RES 4,H
RES 4,E
RLC C
SWAP D
SWAP B
RES 4,E
SWAP D
SRL D
RLC C
RES 3,L
BIT 5,[HL]
RES 4,D
SRL D
SRL D
SRL D
SRL D
BIT 0,H
BIT 0,H
BIT 0,H
BIT 0,H
BIT 0,D
BIT 0,D
SRL D
SRL D
BIT 0,H
BIT 0,H
BIT 0,H
SWAP D
RR [HL]
RR [HL]
RR [HL]
SLA H
SWAP D
SWAP D
SRA B
RLC C
BIT 1,B
BIT 1,B
SRL D
BIT 0,D
SRL D
SRL D
SRA H
RLC B
SET 1,C
SLA B
BIT 0,H
BIT 0,H
BIT 0,H
BIT 0,H
BIT 0,D
BIT 0,D
BIT 0,D
BIT 0,D
BIT 0,H
BIT 0,H
BIT 0,H
BIT 0,H
BIT 0,D
BIT 0,D
RES 4,H
RLC B
RLC C
RLC C
RLC C
RLC [HL]
RES 4,D
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RRC E
SRL A
BIT 4,A
BIT 4,A
SET 1,C
SET 7,A
RES 7,B
RRC B
SRL H
RES 1,[HL]
RES 1,[HL]
BIT 1,E
SET 7,A
SET 0,[HL]
RR A
BIT 2,E
OR_A_L
BIT 6,E
BIT 6,E
BIT 6,E
BIT 6,E
BIT 6,E
BIT 6,E
BIT 6,H
BIT 6,H
BIT 6,H
BIT 6,H
BIT 6,H
BIT 6,H
BIT 6,H
BIT 6,L
BIT 6,L
BIT 6,L
BIT 6,L
BIT 6,L
BIT 6,L
SET 7,A
BIT 6,D
BIT 6,E
SET 7,A
BIT 6,E
RLC C
RES 3,L
RLC B
RES 4,D
RES 4,C
SRL D
SWAP B
SRL D
SRL D
RES 4,D
SWAP B
RES 3,L
BIT 5,[HL]
RES 4,D
RES 4,C
SRL D
SWAP B
SRL D
SRL D
RES 4,D
SWAP B
RES 4,D
RES 4,C
RLC [HL]
RLC [HL]
RLC B
RLC C
RES 3,L
RLC B
RES 4,D
RES 4,C
SRL D
SWAP B
SRL D
SRL D
RES 4,D
SWAP B
RES 3,L
BIT 5,[HL]
RES 4,D
RES 4,C
SRL D
SWAP B
SRL D
SRL D
RES 4,D
SWAP B
RES 3,L
RLC B
RES 4,D
BIT 1,B
BIT 2,B
RES 4,C
BIT 1,B
BIT 1,D
BIT 1,B
BIT 0,B
RES 4,D
SRL [HL]
RES 4,C
SRL D
SRL [HL]
SRL D
SWAP D
SRL D
SWAP D
RLC B
BIT 2,E
BIT 0,B
SWAP B
BIT 0,B
BIT 0,B
SRL [HL]
RES 4,D
SRL [HL]
RES 4,C
SRL D
SRL [HL]
SRL D
SRA [HL]
RES 4,D
SWAP B
SRA B
SRA H
SRA B
SRL B
RES 3,L
BIT 5,[HL]
RES 4,D
RES 4,C
SRL D
SWAP B
SRL D
SRL D
RES 4,D
SWAP B
RES 5,B
RES 4,D
SRL B
SRL D
SRL [HL]
BIT 0,B
BIT 0,B
RES 4,D
SRL [HL]
RES 4,C
BIT 0,B
BIT 0,H
RES 5,B
RES 4,E
RES 4,D
RES 4,C
BIT 1,B
BIT 1,D
BIT 1,B
BIT 1,B
RES 4,D
BIT 0,H
BIT 1,B
BIT 1,H
BIT 1,[HL]
BIT 1,[HL]
RES 4,D
BIT 1,[HL]
BIT 1,[HL]
BIT 1,H
RES 4,C
BIT 1,[HL]
BIT 1,[HL]
BIT 2,D
BIT 1,[HL]
BIT 1,[HL]
BIT 1,[HL]
RES 4,D
BIT 1,[HL]
RES 4,C
BIT 1,H
BIT 1,H
BIT 1,D
BIT 1,D
RES 4,D
BIT 0,H
BIT 0,B
SWAP [HL]
RES 4,C
BIT 0,B
SWAP [HL]
BIT 0,B
SWAP [HL]
RES 4,D
SWAP B
RES 4,C
BIT 0,B
SWAP [HL]
BIT 0,B
SWAP [HL]
RES 4,D
SRA [HL]
SWAP [HL]
RLC C
SRL B
RES 5,B
RES 4,D
SWAP B
SWAP B
SWAP [HL]
RLC C
RLC C
SRL [HL]
BIT 0,B
BIT 0,B
RES 4,D
SRL [HL]
RES 4,C
BIT 0,B
BIT 0,H
RES 5,B
RES 4,E
RES 4,D
RES 4,C
BIT 0,H
SRL [HL]
BIT 1,B
BIT 1,B
SRL [HL]
BIT 0,B
RES 4,D
BIT 0,H
BIT 0,[HL]
SRL D
RES 4,C
BIT 0,H
SRL [HL]
SRL D
SRL [HL]
RES 4,D
BIT 0,B
RES 4,C
BIT 0,B
SRL [HL]
SRA H
SRL [HL]
SWAP B
SWAP B
RES 4,D
RES 4,E
RES 4,C
SWAP H
SWAP B
SRA [HL]
SRA [HL]
RES 4,D
RES 4,E
RES 4,C
SWAP D
SRA [HL]
RES 4,L
RES 5,B
RES 4,E
RLC B
SRL D
SRL D
RES 4,D
SRA H
RES 4,C
SRL D
SRL B
SRL D
SRL D
RES 4,D
SRA H
RES 4,C
SRL D
SRA H
RLC B
SRA B
BIT 0,B
RES 4,D
SWAP [HL]
RES 4,C
SRA B
RR [HL]
RLC B
SRA B
BIT 0,B
RES 4,D
SWAP [HL]
RES 4,C
SRA B
SRA H
RLC B
RR [HL]
SWAP [HL]
RES 4,D
SWAP [HL]
RES 4,C
SRA B
SRA B
RLC B
RR [HL]
SWAP [HL]
RES 4,D
SWAP [HL]
RES 4,C
RR [HL]
RR [HL]
RLC B
SLA D
SRL D
RES 4,D
SRL D
RES 4,C
SLA D
SLA D
RLC B
RR [HL]
SWAP [HL]
RES 4,D
SWAP [HL]
RES 4,C
RR [HL]
RES 4,H
RLC B
SRL [HL]
RES 4,H
BIT 2,A
BIT 4,D
SET 7,A
BIT 0,L
BIT 3,[HL]
SET 7,A
BIT 1,E
BIT 7,H
SET 7,A
BIT 2,C
RES 3,L
RLC B
RES 5,D
RLC B
BIT 6,B
RES 0,C
BIT 0,D
SRL B
BIT 0,[HL]
SRL H
BIT 1,D
BIT 0,D
BIT 1,H
BIT 0,D
BIT 0,[HL]
SRL H
BIT 0,B
SWAP H
RLC B
SET 5,C
SLA C
BIT 0,D
SRA D
BIT 0,D
SRA D
BIT 0,D
SRA D
RES 4,C
RES 5,H
SET 7,A
RES 1,A
RES 5,B
SET 7,A
RES 2,L
SET 5,[HL]
SET 7,A
RES 3,E
RES 3,L
RLC B
RES 5,D
RLC B
BIT 6,B
RES 0,C
BIT 1,H
BIT 2,B
BIT 2,H
BIT 2,B
BIT 2,[HL]
BIT 2,H
BIT 2,B
BIT 2,H
BIT 1,H
BIT 2,B
BIT 2,H
BIT 2,B
BIT 2,[HL]
BIT 2,H
BIT 2,B
BIT 2,H
BIT 3,D
BIT 2,[HL]
BIT 2,H
BIT 2,B
BIT 1,[HL]
BIT 2,B
BIT 2,H
BIT 2,B
BIT 2,B
BIT 1,H
BIT 1,H
BIT 1,D
BIT 1,D
BIT 0,[HL]
BIT 1,D
BIT 2,B
RLC B
SET 5,C
SLA C
BIT 1,H
BIT 0,[HL]
SRL B
BIT 0,D
RLC B
BIT 6,[HL]
RLC B
BIT 6,[HL]
BIT 6,[HL]
RES 6,D
RES 0,B
BIT 4,B
BIT 4,B
BIT 4,B
BIT 4,B
RES 4,H
RLC B
RES 2,D
RES 0,B
BIT 2,D
BIT 2,D
BIT 2,D
BIT 2,D
RES 4,H
RES 3,L
BIT 5,[HL]
RES 4,D
BIT 4,B
BIT 4,B
BIT 4,[HL]
BIT 4,B
BIT 4,D
BIT 5,A
BIT 5,C
BIT 5,C
RLC B
RES 7,A
RES 5,D
SRL H
RRC H
SET 5,E
SET 5,E
SET 6,L
SET 5,E
SET 5,E
SET 7,[HL]
SET 6,L
SET 5,E
SET 5,E
SET 7,[HL]
SET 6,L
RLC A
RL C
SET 7,[HL]
SET 6,L
SET 5,E
BIT 3,E
BIT 3,E
RR D
RR D
RR D
RR D
RES 3,L
RLC B
RES 4,D
SRL [HL]
SRL [HL]
BIT 2,B
RLC C
SRL H
SRL H
SRL B
RES 4,E
RES 4,D
BIT 1,B
BIT 0,[HL]
BIT 0,D
BIT 0,[HL]
BIT 0,D
RES 4,D
BIT 0,D
RES 4,E
RLC C
SRL [HL]
SRL [HL]
SRL H
RES 4,E
RES 4,D
BIT 0,D
BIT 0,D
BIT 2,H
RLC C
RLC C
RLC C
RLC C
RLC C
RES 4,D
RES 4,C
BIT 2,H
BIT 2,B
RES 4,E
RLC C
RES 3,L
RLC B
RES 4,D
SRL B
SRL B
SRL [HL]
RLC C
SWAP [HL]
SWAP [HL]
SRA [HL]
RES 4,E
RES 4,D
SWAP [HL]
SWAP [HL]
SWAP D
SWAP [HL]
SWAP D
SWAP B
SWAP [HL]
RES 4,D
SRL H
SRL H
BIT 1,[HL]
RLC C
SRL B
SRL B
SWAP [HL]
RES 4,E
RES 4,D
BIT 2,B
BIT 1,[HL]
BIT 0,[HL]
BIT 0,[HL]
RLC C
BIT 1,B
RES 4,D
BIT 0,[HL]
BIT 0,B
RLC B
SET 5,C
SLA B
BIT 1,B
BIT 1,B
SRL [HL]
RES 4,E
RES 4,D
BIT 0,[HL]
BIT 0,[HL]
SLA B
RLC C
SRA [HL]
SRA [HL]
SLA H
SLA H
SRA D
SRA D
RES 4,[HL]
RES 4,E
RES 4,C
RES 4,D
BIT 0,[HL]
BIT 0,[HL]
SRA [HL]
RLC C
BIT 1,B
BIT 1,B
SRA [HL]
RES 4,E
RES 4,D
SRL H
SRL H
SRL [HL]
SRL [HL]
BIT 0,D
BIT 0,D
SRL B
RLC C
RLC C
RES 5,B
RES 4,D
RRC E
RLC C
RLC [HL]
RES 4,L
RLC C
RES 3,L
RLC B
RES 4,C
BIT 1,D
BIT 0,[HL]
RLC C
BIT 2,B
BIT 1,D
RLC C
BIT 0,D
RES 4,H
RES 4,D
RES 4,E
RES 4,C
BIT 2,B
BIT 0,[HL]
RLC C
BIT 0,B
RES 4,H
RES 4,D
RES 4,E
RES 4,C
BIT 1,D
BIT 0,D
RLC C
SWAP [HL]
RES 4,H
RES 4,D
RES 4,E
RES 4,A
RES 4,H
RES 4,D
RLC B
RES 0,H
BIT 0,C
BIT 0,B
RES 4,H
RES 4,D
RES 4,E
RES 5,B
RES 4,E
RES 4,C
BIT 0,B
SRL H
RLC C
SRL H
SRL H
RES 4,H
RES 4,A
RES 4,C
SWAP D
SRA [HL]
RLC C
BIT 0,B
SWAP [HL]
RES 4,H
RES 4,A
RES 4,C
SWAP D
SRA [HL]
RLC C
SRA D
SWAP B
SRA [HL]
RLC C
RES 4,D
SRL B
SRL B
SRL B
SRL B
SRA [HL]
RLC C
SRA [HL]
RLC C
RLC B
SRA D
SRA D
SRA D
SRA D
RES 4,D
SRL B
SRL B
SWAP [HL]
SWAP [HL]
SWAP D
RLC C
SRA [HL]
RLC C
RLC B
RLC [HL]
RLC C
RLC [HL]
RLC C
RLC [HL]
RLC C
RLC [HL]
RLC C
RLC [HL]
RLC C
RLC [HL]
RLC C
RLC [HL]
RLC C
RLC C
RLC C
RLC B
BIT 4,[HL]
RES 0,C
BIT 3,B
RES 4,E
RES 4,A
RES 4,H
RES 4,D
RES 4,A
BIT 2,H
BIT 3,B
BIT 3,D
BIT 3,B
RLC C
BIT 2,B
BIT 1,[HL]
BIT 1,[HL]
BIT 2,H
BIT 1,D
BIT 3,D
RES 4,E
RES 4,A
RES 4,H
RES 4,D
RLC B
BIT 7,B
BIT 7,C
BIT 7,B
BIT 7,C
RLC B
BIT 7,B
BIT 7,C
BIT 7,B
BIT 7,C
BIT 7,B
BIT 7,C
BIT 7,B
BIT 7,C
BIT 7,B
BIT 7,C
BIT 7,B
BIT 7,C
SET 2,C
RES 0,B
BIT 3,H
BIT 3,H
RES 4,D
BIT 3,H
BIT 2,D
BIT 2,[HL]
BIT 2,D
BIT 2,D
RES 4,D
BIT 2,D
BIT 1,B
RES 4,C
BIT 2,D
RES 3,L
RLC B
RES 4,D
RES 4,C
BIT 2,D
BIT 2,D
BIT 2,D
RES 4,D
RES 4,C
BIT 0,H
BIT 0,H
BIT 1,H
BIT 1,H
RES 4,D
RES 4,C
BIT 1,H
SRL D
SRL D
RES 4,D
RLC C
RES 3,L
BIT 5,[HL]
RES 4,D
RES 4,C
BIT 3,H
BIT 3,H
BIT 3,H
RES 4,D
RES 4,C
BIT 2,D
BIT 2,[HL]
RES 4,D
RES 4,C
BIT 3,H
BIT 3,H
BIT 3,H
RES 4,D
RES 4,C
BIT 1,B
BIT 1,H
RLC B
RLC [HL]
RLC C
RRC E
RRC E
RES 4,D
RES 4,A
RES 4,D
RRC E
RLC C
RES 4,D
RES 4,C
BIT 2,D
BIT 0,H
BIT 0,H
RES 4,D
RES 4,C
BIT 2,D
BIT 1,B
BIT 1,B
RES 4,D
RES 4,C
BIT 2,D
BIT 0,H
BIT 0,H
RES 4,D
BIT 0,H
BIT 1,B
BIT 2,[HL]
RLC B
RES 4,C
SRL D
SRL D
SRL D
RES 4,D
RES 4,C
SRL D
SRL D
SRL D
RES 4,D
RES 4,C
SRL D
SRL D
SRL D
RES 4,D
RES 4,C
SWAP [HL]
SWAP [HL]
RLC B
RES 4,C
BIT 1,B
BIT 1,B
BIT 1,B
RES 4,D
RES 4,C
BIT 1,B
BIT 1,B
BIT 1,B
RES 4,D
RES 4,C
BIT 0,H
BIT 0,H
BIT 0,H
RES 4,D
RES 4,C
BIT 0,D
BIT 0,D
RLC B
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RRC E
RLC B
BIT 1,B
BIT 1,B
RES 4,D
RES 4,C
BIT 2,D
BIT 0,D
BIT 0,D
RES 4,D
RES 4,C
BIT 2,D
BIT 1,H
BIT 1,H
RES 4,D
RES 4,C
BIT 2,D
BIT 0,H
RES 4,E
RLC B
RES 4,C
SRL D
SRL D
SRL D
RES 4,D
RES 4,C
SRL D
SRL D
SRL D
RES 4,D
RES 4,C
SRL D
SRL D
SRL D
RES 4,D
SRL D
BIT 1,H
BIT 1,B
BIT 1,B
RES 4,D
RES 4,C
BIT 1,B
BIT 1,B
BIT 1,B
RES 4,D
RES 4,C
BIT 1,B
BIT 0,H
BIT 0,H
RES 4,D
RES 4,C
BIT 0,H
RLC C
RES 4,E
RLC B
BIT 7,D
RLC B
SET 0,D
BIT 0,B
BIT 3,H
BIT 3,H
RES 4,D
BIT 3,H
BIT 2,D
BIT 2,[HL]
BIT 2,D
BIT 2,D
RES 4,D
BIT 2,D
BIT 1,B
BIT 0,H
RES 4,D
RES 4,H
RLC B
BIT 7,D
RLC B
BIT 7,D
SET 0,D
RES 0,B
BIT 3,H
BIT 3,H
RES 4,D
BIT 3,H
BIT 2,D
BIT 2,[HL]
BIT 2,D
BIT 2,D
RES 4,D
BIT 1,H
BIT 2,D
BIT 3,H
RLC C
RES 3,L
BIT 5,[HL]
RES 4,D
RES 4,C
BIT 3,H
BIT 3,H
BIT 3,H
RES 4,D
BIT 2,D
RLC C
BIT 3,H
BIT 3,H
RES 4,D
RES 4,C
BIT 3,H
BIT 2,D
BIT 0,H
RES 4,L
BIT 6,A
RLC B
RES 2,[HL]
RES 6,H
RES 3,L
RLC B
RES 4,D
RES 4,C
BIT 3,D
BIT 3,H
BIT 2,[HL]
BIT 1,[HL]
RES 4,D
RES 4,C
BIT 2,B
BIT 2,D
BIT 0,H
RES 4,E
RES 4,H
RLC B
SET 0,D
BIT 0,B
BIT 1,[HL]
BIT 1,[HL]
RES 4,D
BIT 1,[HL]
BIT 1,B
RES 4,D
RES 4,C
BIT 1,D
BIT 1,H
SWAP H
RES 4,E
RES 4,L
RLC B
SET 5,C
SLA B
BIT 3,H
BIT 3,H
RES 4,D
RES 4,C
BIT 3,H
BIT 1,[HL]
RES 4,C
BIT 2,[HL]
BIT 2,[HL]
BIT 3,H
BIT 3,H
RES 4,D
RES 4,C
BIT 3,H
BIT 2,D
RES 4,C
BIT 0,H
RLC C
RLC C
SET 5,C
RLC B
RRC B
SLA L
BIT 1,A
RES 3,L
RLC B
RES 4,D
RES 4,C
BIT 3,D
BIT 3,H
BIT 2,[HL]
BIT 1,[HL]
RES 4,D
RES 4,C
BIT 2,B
BIT 2,D
BIT 0,H
RES 4,E
RES 4,H
RLC B
RES 6,D
RES 0,B
BIT 1,[HL]
BIT 1,[HL]
RES 4,D
BIT 1,[HL]
BIT 1,B
RES 4,D
RES 4,C
BIT 1,D
BIT 1,H
SWAP H
RES 4,E
RES 4,L
RES 3,L
BIT 5,[HL]
RES 4,D
RES 4,C
BIT 3,H
BIT 3,H
BIT 3,H
BIT 1,[HL]
BIT 3,H
BIT 1,[HL]
SRL [HL]
RES 4,D
RES 4,C
BIT 3,H
BIT 3,H
BIT 3,H
BIT 2,D
BIT 0,H
BIT 3,H
RES 4,D
RES 4,L
RES 4,D
RRC E
RRC E
RRC E
RRC E
RES 4,D
RRC E
RRC E
RRC E
RRC E
RES 4,L
BIT 6,A
SET 1,[HL]
RLC B
RES 2,[HL]
SET 6,D
RES 5,B
RLC D
RES 7,E
RL D
RES 3,L
RLC B
RES 4,D
RES 4,C
BIT 3,D
BIT 3,H
BIT 2,[HL]
BIT 1,[HL]
RES 4,D
RES 4,C
BIT 2,B
BIT 2,D
BIT 1,H
BIT 0,H
BIT 1,H
RLC B
BIT 2,D
RLC C
BIT 0,H
BIT 0,H
BIT 1,H
RLC C
SRL D
SRL D
RLC B
BIT 3,H
RLC C
BIT 1,[HL]
BIT 2,[HL]
RES 4,D
RES 4,A
RES 4,D
BIT 1,B
RLC C
RES 4,D
RES 4,A
RES 4,D
RRC E
RLC C
RLC [HL]
RLC C
RRC E
RRC E
RLC B
BIT 1,B
BIT 1,B
RES 4,D
RES 4,C
BIT 2,D
BIT 0,D
BIT 0,D
RES 4,D
RES 4,C
BIT 2,D
BIT 1,H
BIT 1,H
RES 4,D
RES 4,C
BIT 2,D
BIT 3,H
RES 4,E
RLC B
SRL D
SRL D
SRL D
SRL D
SRL D
SRL D
SRL D
SWAP H
BIT 1,B
BIT 1,B
BIT 1,B
BIT 1,B
BIT 0,H
BIT 0,H
BIT 1,H
BIT 0,H
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RES 4,D
RRC E
RLC C
BIT 7,H
RLC B
BIT 7,H
BIT 7,H
BIT 7,H
RES 6,E
RES 0,B
BIT 2,D
BIT 2,B
BIT 2,D
BIT 2,B
BIT 2,D
BIT 1,B
RLC C
BIT 1,H
BIT 1,D
BIT 1,H
BIT 1,D
BIT 1,H
BIT 0,D
RLC C
SRL [HL]
BIT 0,D
BIT 0,H
BIT 1,B
BIT 1,H
BIT 2,B
BIT 2,D
BIT 2,[HL]
BIT 2,D
BIT 5,D
RES 3,L
RLC B
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,E
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,E
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 3,L
BIT 5,[HL]
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,E
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,E
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,E
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,E
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,[HL]
RES 4,C
RES 4,E
RES 4,[HL]
RES 4,C
SRA [HL]
SET 7,A
RLC C
SRA C
SWAP L
BIT 3,E
RES 0,D
BIT 3,E
RES 4,H
SET 0,[HL]
SET 7,A
RLC E
SRL E
BIT 5,H
RES 2,E
BIT 5,H
OR_A_L
BIT 7,L
BIT 7,[HL]
SET 7,A
BIT 7,L
BIT 7,L
BIT 7,L
SET 7,A
BIT 7,L
BIT 4,B
RES 0,C
RES 3,L
RLC B
RES 5,D
RLC B
RLC C
BIT 2,H
RLC B
RLC C
RES 4,L
RLC B
RLC C
RLC C
RLC C
RLC [HL]
RES 4,E
RLC [HL]
RLC C
RLC C
RLC C
RLC [HL]
RLC C
RLC [HL]
RLC B
BIT 3,D
BIT 3,[HL]
BIT 3,D
BIT 3,B
BIT 3,B
BIT 2,H
BIT 3,B
BIT 2,H
RES 3,L
BIT 5,[HL]
RES 4,D
BIT 4,D
BIT 6,B
BIT 4,D
BIT 6,B
BIT 4,H
BIT 5,H
BIT 4,H
BIT 5,H
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RLC B
BIT 3,[HL]
BIT 5,H
BIT 3,[HL]
BIT 5,H
BIT 2,H
BIT 3,[HL]
BIT 3,B
BIT 4,H
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RLC B
BIT 3,[HL]
BIT 5,H
BIT 3,[HL]
BIT 5,H
BIT 2,H
BIT 3,[HL]
BIT 3,B
BIT 4,H
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,A
RES 4,D
RES 4,D
SRL B
BIT 1,D
BIT 0,D
RLC B
BIT 2,D
BIT 3,[HL]
BIT 3,B
BIT 4,D
BIT 4,D
BIT 5,H
BIT 4,D
BIT 5,H
BIT 1,H
BIT 3,[HL]
BIT 1,H
BIT 3,D
BIT 3,B
BIT 4,H
BIT 3,[HL]
BIT 5,H
BIT 2,B
BIT 3,[HL]
BIT 3,B
BIT 4,D
BIT 2,H
BIT 4,D
BIT 2,H
BIT 4,[HL]
BIT 3,B
BIT 4,H
BIT 3,[HL]
BIT 5,B
BIT 3,D
RLC C
BIT 1,[HL]
RLC B
BIT 3,[HL]
BIT 5,L
BIT 7,L
RES 3,L
RLC B
RES 4,A
RES 4,C
BIT 3,[HL]
BIT 5,B
BIT 3,[HL]
BIT 5,B
RES 3,L
RLC B
RES 4,A
RES 4,C
BIT 2,H
BIT 3,[HL]
BIT 3,B
BIT 3,[HL]
SET 5,C
SLA B
RLC C
BIT 1,[HL]
RES 4,[HL]
RES 4,C
RES 4,E
RLC C
RLC C
RLC [HL]
RES 4,[HL]
RES 4,C
RES 4,B
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC C
BIT 7,[HL]
BIT 7,A
BIT 7,[HL]
BIT 7,A
SET 7,A
BIT 7,[HL]
BIT 7,[HL]
BIT 7,A
BIT 7,[HL]
BIT 7,A
SET 7,A
BIT 7,[HL]
BIT 7,[HL]
BIT 7,A
BIT 7,[HL]
BIT 7,A
SET 7,A
BIT 7,[HL]
BIT 7,A
SET 7,A
BIT 7,[HL]
RES 0,D
RES 0,B
BIT 2,H
BIT 2,H
BIT 2,H
BIT 0,[HL]
RES 4,D
RES 4,C
BIT 2,H
BIT 3,B
BIT 3,B
BIT 2,H
BIT 2,H
BIT 3,B
BIT 2,D
RES 4,C
BIT 3,H
BIT 3,H
BIT 3,B
BIT 2,[HL]
RLC B
BIT 4,D
RES 0,B
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC B
SET 5,C
SLA B
BIT 2,H
BIT 1,D
BIT 2,H
BIT 1,D
BIT 2,H
BIT 2,D
BIT 1,[HL]
BIT 1,D
RLC B
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RLC [HL]
RRC E
RLC [HL]
RRC E
RLC [HL]
RES 4,D
RES 4,C
BIT 3,[HL]
BIT 2,H
BIT 2,H
BIT 3,[HL]
BIT 3,[HL]
BIT 3,[HL]
BIT 4,[HL]
RES 4,D
RES 4,C
BIT 3,H
BIT 3,B
BIT 3,B
RES 4,C
BIT 2,H
BIT 2,H
BIT 2,D
BIT 1,[HL]
RLC B
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC C
RLC B
BIT 0,[HL]
BIT 2,H
BIT 0,[HL]
BIT 2,H
BIT 0,[HL]
BIT 2,D
BIT 0,H
BIT 1,D
RLC B
BIT 4,D
BIT 4,D
BIT 4,D
BIT 3,D
RES 4,D
RES 4,C
BIT 4,D
BIT 3,[HL]
BIT 3,[HL]
BIT 4,D
BIT 1,D
RES 4,D
RES 4,C
BIT 3,H
BIT 3,B
BIT 2,H
BIT 5,H
RES 4,D
BIT 1,D
BIT 1,D
BIT 1,D
BIT 1,D
RES 4,C
BIT 0,[HL]
BIT 0,[HL]
BIT 0,[HL]
RES 4,E
RES 4,D
RLC C
RES 4,D
BIT 3,D
BIT 3,D
BIT 3,D
BIT 3,D
RES 4,C
BIT 2,D
BIT 2,D
BIT 2,D
RES 4,E
RES 4,D
RLC C
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
RLC B
SET 0,E
BIT 4,H
RES 4,L
RLC B
RLC B
RLC B
RLC B
RLC B
