module top_module(
	output reg out);

	always @ (*)
		out <= 0;

endmodule
