# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_8.srcs/sources_1/ip/clk_wiz_0" \
"../../../../project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../project_8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../project_8.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../../FileRecv/wtut_ver/wtut_ver_completed/clk_div_262k.v" \
"../../../../../FileRecv/wtut_ver/wtut_ver_completed/debounce.v" \
"../../../../../FileRecv/wtut_ver/wtut_ver_completed/lcd_control.v" \
"../../../../../FileRecv/wtut_ver/wtut_ver_completed/statmach.v" \
"../../../../../FileRecv/wtut_ver/wtut_ver_completed/stopwatch.v" \
"../../../../../FileRecv/wtut_ver/wtut_ver_completed/time_cnt.v" \
"../../../../project_8.srcs/sources_1/new/stopwatch_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
