

================================================================
== Vitis HLS Report for 'axi_amplitude'
================================================================
* Date:           Sat Jun  1 19:46:30 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_amplitude
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.074 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1050|     1050|  10.500 us|  10.500 us|  1051|  1051|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |     1048|     1048|        26|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 28 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 2 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 29 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_phase_data_V, void @empty_3, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_phase_data_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_modulus_data_V, void @empty_3, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_modulus_data_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_amplitude_data_V, void @empty_3, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_amplitude_data_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%br_ln15 = br void" [axi_amplitude/axi_amplitude.cpp:15]   --->   Operation 36 'br' 'br_ln15' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i11 0, void, i11 %i_1, void %.split"   --->   Operation 37 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%i_1 = add i11 %i, i11 1" [axi_amplitude/axi_amplitude.cpp:15]   --->   Operation 38 'add' 'i_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.88ns)   --->   "%icmp_ln15 = icmp_eq  i11 %i, i11 1024" [axi_amplitude/axi_amplitude.cpp:15]   --->   Operation 39 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split, void" [axi_amplitude/axi_amplitude.cpp:15]   --->   Operation 41 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%in_phase_data_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_phase_data_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'in_phase_data_V_read' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%in_modulus_data_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_modulus_data_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'in_modulus_data_V_read' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %in_phase_data_V_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'bitcast' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 45 [20/20] (5.46ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 45 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 5.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.07>
ST_4 : Operation 46 [19/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 46 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.07>
ST_5 : Operation 47 [18/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 47 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.07>
ST_6 : Operation 48 [17/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 48 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.07>
ST_7 : Operation 49 [16/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 49 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.07>
ST_8 : Operation 50 [15/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 50 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.07>
ST_9 : Operation 51 [14/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 51 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.07>
ST_10 : Operation 52 [13/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 52 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.07>
ST_11 : Operation 53 [12/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 53 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.07>
ST_12 : Operation 54 [11/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 54 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.07>
ST_13 : Operation 55 [10/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 55 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.07>
ST_14 : Operation 56 [9/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 56 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.07>
ST_15 : Operation 57 [8/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 57 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.07>
ST_16 : Operation 58 [7/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 58 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.07>
ST_17 : Operation 59 [6/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 59 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.07>
ST_18 : Operation 60 [5/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 60 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.07>
ST_19 : Operation 61 [4/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 61 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.07>
ST_20 : Operation 62 [3/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 62 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.07>
ST_21 : Operation 63 [2/20] (7.07ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 63 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.11>
ST_22 : Operation 64 [1/20] (5.11ns)   --->   "%tmp_cos = call i32 @sin_or_cos<float>, i32 %tmp, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 64 'call' 'tmp_cos' <Predicate = (!icmp_ln15)> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.70>
ST_23 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_16 = bitcast i32 %in_modulus_data_V_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'bitcast' 'tmp_16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_23 : Operation 66 [4/4] (5.70ns)   --->   "%result = fmul i32 %tmp_cos, i32 %tmp_16" [axi_amplitude/axi_amplitude.cpp:22]   --->   Operation 66 'fmul' 'result' <Predicate = (!icmp_ln15)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.70>
ST_24 : Operation 67 [3/4] (5.70ns)   --->   "%result = fmul i32 %tmp_cos, i32 %tmp_16" [axi_amplitude/axi_amplitude.cpp:22]   --->   Operation 67 'fmul' 'result' <Predicate = (!icmp_ln15)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.70>
ST_25 : Operation 68 [2/4] (5.70ns)   --->   "%result = fmul i32 %tmp_cos, i32 %tmp_16" [axi_amplitude/axi_amplitude.cpp:22]   --->   Operation 68 'fmul' 'result' <Predicate = (!icmp_ln15)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.70>
ST_26 : Operation 69 [1/4] (5.70ns)   --->   "%result = fmul i32 %tmp_cos, i32 %tmp_16" [axi_amplitude/axi_amplitude.cpp:22]   --->   Operation 69 'fmul' 'result' <Predicate = (!icmp_ln15)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %result" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_26 : Operation 71 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_amplitude_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_27 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_27 : Operation 74 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_amplitude_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 28 <SV = 2> <Delay = 0.00>
ST_28 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [axi_amplitude/axi_amplitude.cpp:29]   --->   Operation 76 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', axi_amplitude/axi_amplitude.cpp:15) [21]  (1.59 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', axi_amplitude/axi_amplitude.cpp:15) [21]  (0 ns)
	'icmp' operation ('icmp_ln15', axi_amplitude/axi_amplitude.cpp:15) [23]  (1.88 ns)

 <State 3>: 5.47ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (5.47 ns)

 <State 4>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 5>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 6>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 7>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 8>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 9>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 10>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 11>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 12>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 13>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 14>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 15>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 16>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 17>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 18>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 19>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 20>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 21>: 7.07ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (7.07 ns)

 <State 22>: 5.12ns
The critical path consists of the following:
	'call' operation ('tmp_cos', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127) to 'sin_or_cos<float>' [33]  (5.12 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('result', axi_amplitude/axi_amplitude.cpp:22) [34]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('result', axi_amplitude/axi_amplitude.cpp:22) [34]  (5.7 ns)

 <State 25>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('result', axi_amplitude/axi_amplitude.cpp:22) [34]  (5.7 ns)

 <State 26>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('result', axi_amplitude/axi_amplitude.cpp:22) [34]  (5.7 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
