<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CONTROLADOR_ULTRASONIDOS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="abs_counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="abs_counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="abs_counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="abs_counter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="abs_counter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="abs_counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="abs_counter.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="abs_counter.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="abs_counter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="abs_counter_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="abs_counter_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="abs_counter_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="abs_counter_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="abs_counter_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="abs_counter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cont_preescalado.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cont_preescalado.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cont_preescalado.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cont_preescalado.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cont_preescalado.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cont_preescalado.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cont_preescalado.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="cont_preescalado.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cont_preescalado.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cont_preescalado_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cont_preescalado_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cont_preescalado_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="contador_19455.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="contador_19455.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="contador_19455.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="contador_19455.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contador_19455.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="contador_19455.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="contador_19455.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="contador_19455.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contador_19455_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="contador_19455_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="contador_19455_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contador_19455_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="contador_19455_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="control_ultrasonidos.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="control_ultrasonidos.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="control_ultrasonidos.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="control_ultrasonidos.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_ultrasonidos.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="control_ultrasonidos.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="control_ultrasonidos.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="control_ultrasonidos.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="control_ultrasonidos.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="control_ultrasonidos_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="control_ultrasonidos_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_ultrasonidos_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="control_ultrasonidos_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cycle_counter_19455.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cycle_counter_19455.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="cycle_counter_19455.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cycle_counter_19455.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cycle_counter_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cycle_counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cycle_counter_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="eco_counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="eco_counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="eco_counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="eco_counter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eco_counter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="eco_counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="eco_counter.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="eco_counter.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="eco_counter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eco_counter_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eco_counter_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eco_counter_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eco_counter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ffD_reset.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ffD_reset.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ffD_reset.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ffD_reset.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fsm_control.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fsm_control.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fsm_control.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fsm_control.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm_control.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fsm_control.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fsm_control.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="fsm_control.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fsm_control.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fsm_control_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm_control_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm_control_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fsm_control_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="measures_registers.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="measures_registers.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="measures_registers.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="measures_registers.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="measures_registers_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="measures_registers_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="measures_registers_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="measures_registers_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="preescaler_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="preescaler_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="preescaler_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_segment_mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="seven_segment_mux.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="seven_segment_mux.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="seven_segment_mux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_bi_dir.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_bi_dir.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="top_bi_dir.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="top_bi_dir.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ultrasonidos_7segmentos.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ultrasonidos_7segmentos.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ultrasonidos_7segmentos.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ultrasonidos_7segmentos.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ultrasonidos_7segmentos.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ultrasonidos_7segmentos.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ultrasonidos_7segmentos.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ultrasonidos_7segmentos.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ultrasonidos_7segmentos.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ultrasonidos_7segmentos.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ultrasonidos_7segmentos.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ultrasonidos_7segmentos.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ultrasonidos_7segmentos.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ultrasonidos_7segmentos.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ultrasonidos_7segmentos.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ultrasonidos_7segmentos.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ultrasonidos_7segmentos.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ultrasonidos_7segmentos.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ultrasonidos_7segmentos.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ultrasonidos_7segmentos.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ultrasonidos_7segmentos.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ultrasonidos_7segmentos.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ultrasonidos_7segmentos.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ultrasonidos_7segmentos_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ultrasonidos_7segmentos_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ultrasonidos_7segmentos_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ultrasonidos_7segmentos_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ultrasonidos_7segmentos_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ultrasonidos_7segmentos_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ultrasonidos_7segmentos_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ultrasonidos_7segmentos_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ultrasonidos_7segmentos_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ultrasonidos_7segmentos_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ultrasonidos_7segmentos_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ultrasonidos_7segmentos_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ultrasonidos_7segmentos_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ultrasonidos_7segmentos_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ultrasonidos_7segmentos_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ultrasonidos_7segmentos_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1417051104" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1417051104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417094922" xil_pn:in_ck="-6933462326818384199" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1417094922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DecBin2a4.vhd"/>
      <outfile xil_pn:name="abs_counter.vhd"/>
      <outfile xil_pn:name="abs_counter_tb.vhd"/>
      <outfile xil_pn:name="cont_preescalado.vhd"/>
      <outfile xil_pn:name="control_ultrasonidos.vhd"/>
      <outfile xil_pn:name="cycle_counter.vhd"/>
      <outfile xil_pn:name="cycle_counter_19455.vhd"/>
      <outfile xil_pn:name="decodificador_2.vhd"/>
      <outfile xil_pn:name="eco_counter.vhd"/>
      <outfile xil_pn:name="eco_counter_tb.vhd"/>
      <outfile xil_pn:name="ffD_reset.vhd"/>
      <outfile xil_pn:name="fsm_control.vhd"/>
      <outfile xil_pn:name="fsm_control_tb.vhd"/>
      <outfile xil_pn:name="measures_registers_tb.vhd"/>
      <outfile xil_pn:name="meaures_registers.vhd"/>
      <outfile xil_pn:name="multiplexor.vhd"/>
      <outfile xil_pn:name="seq_generator.vhd"/>
      <outfile xil_pn:name="seven_segment_mux.vhd"/>
      <outfile xil_pn:name="top_bi_dir.vhd"/>
      <outfile xil_pn:name="ultrasonidos_7segmentos.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417094922" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3931454866865127707" xil_pn:start_ts="1417094922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417094922" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5168934691321029671" xil_pn:start_ts="1417094922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417094849" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5987425506202438752" xil_pn:start_ts="1417094849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417094922" xil_pn:in_ck="-6933462326818384199" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1417094922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DecBin2a4.vhd"/>
      <outfile xil_pn:name="abs_counter.vhd"/>
      <outfile xil_pn:name="abs_counter_tb.vhd"/>
      <outfile xil_pn:name="cont_preescalado.vhd"/>
      <outfile xil_pn:name="control_ultrasonidos.vhd"/>
      <outfile xil_pn:name="cycle_counter.vhd"/>
      <outfile xil_pn:name="cycle_counter_19455.vhd"/>
      <outfile xil_pn:name="decodificador_2.vhd"/>
      <outfile xil_pn:name="eco_counter.vhd"/>
      <outfile xil_pn:name="eco_counter_tb.vhd"/>
      <outfile xil_pn:name="ffD_reset.vhd"/>
      <outfile xil_pn:name="fsm_control.vhd"/>
      <outfile xil_pn:name="fsm_control_tb.vhd"/>
      <outfile xil_pn:name="measures_registers_tb.vhd"/>
      <outfile xil_pn:name="meaures_registers.vhd"/>
      <outfile xil_pn:name="multiplexor.vhd"/>
      <outfile xil_pn:name="seq_generator.vhd"/>
      <outfile xil_pn:name="seven_segment_mux.vhd"/>
      <outfile xil_pn:name="top_bi_dir.vhd"/>
      <outfile xil_pn:name="ultrasonidos_7segmentos.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417094983" xil_pn:in_ck="-6933462326818384199" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2616008518529483372" xil_pn:start_ts="1417094922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cycle_counter_beh.prj"/>
      <outfile xil_pn:name="cycle_counter_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1417094998" xil_pn:in_ck="6362725301157532965" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6375931673317050041" xil_pn:start_ts="1417094983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cycle_counter_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1417041052" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1417041052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417057034" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6533386240857610185" xil_pn:start_ts="1417057034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417057034" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5987425506202438752" xil_pn:start_ts="1417057034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417057034" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1417057034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417057034" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7139038970600746571" xil_pn:start_ts="1417057034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417057034" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1417057034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417057034" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8570748581383865578" xil_pn:start_ts="1417057034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417091796" xil_pn:in_ck="3105995734646825113" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3970680849722675869" xil_pn:start_ts="1417091786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="abs_counter.ngr"/>
      <outfile xil_pn:name="cont_preescalado.ngr"/>
      <outfile xil_pn:name="control_ultrasonidos.ngr"/>
      <outfile xil_pn:name="eco_counter.ngr"/>
      <outfile xil_pn:name="fsm_control.ngr"/>
      <outfile xil_pn:name="ultrasonidos_7segmentos.lso"/>
      <outfile xil_pn:name="ultrasonidos_7segmentos.ngc"/>
      <outfile xil_pn:name="ultrasonidos_7segmentos.ngr"/>
      <outfile xil_pn:name="ultrasonidos_7segmentos.prj"/>
      <outfile xil_pn:name="ultrasonidos_7segmentos.stx"/>
      <outfile xil_pn:name="ultrasonidos_7segmentos.syr"/>
      <outfile xil_pn:name="ultrasonidos_7segmentos.xst"/>
      <outfile xil_pn:name="ultrasonidos_7segmentos_vhdl.prj"/>
      <outfile xil_pn:name="ultrasonidos_7segmentos_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1417088424" xil_pn:in_ck="-1142891076325356686" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2005764609325961290" xil_pn:start_ts="1417088424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417091802" xil_pn:in_ck="-2474517268163482634" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3488859596409370899" xil_pn:start_ts="1417091796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1417091807" xil_pn:in_ck="6723786755959956875" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1417091802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1417091819" xil_pn:in_ck="-1913605184518700508" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1417091807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1417091843" xil_pn:in_ck="-6035413075527106347" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1417091819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1417091819" xil_pn:in_ck="6723786755959956743" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1417091816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
