Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec 17 16:47:40 2025
| Host         : Mario running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_LIFT_control_sets_placed.rpt
| Design       : Top_LIFT
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |              91 |           26 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              70 |           20 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                    |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | rst_n_IBUF                                           |                                                |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | inst_Animacion/salto[3]_i_1_n_0                      | inst_Animacion/clear                           |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | inst_Controlador/FSM_onehot_estado_actual[5]_i_1_n_0 | inst_Animacion/clear                           |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG |                                                      |                                                |                3 |             11 |         3.67 |
|  CLK_IBUF_BUFG | rst_n_IBUF                                           | inst_Visualizador/contador_barrido[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | inst_Visualizador/sel                                | inst_Animacion/clear                           |                7 |             28 |         4.00 |
|  CLK_IBUF_BUFG | inst_Animacion/contador_veloc[23]_i_1_n_0            | inst_Animacion/clear                           |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG |                                                      | inst_Animacion/clear                           |               26 |             91 |         3.50 |
+----------------+------------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


