<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1231" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1231{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1231{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1231{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1231{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_1231{left:156px;bottom:1084px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_1231{left:331px;bottom:1043px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_1231{left:76px;bottom:1020px;letter-spacing:-0.16px;}
#t8_1231{left:181px;bottom:1020px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9_1231{left:76px;bottom:996px;letter-spacing:-0.12px;}
#ta_1231{left:76px;bottom:777px;letter-spacing:-0.13px;}
#tb_1231{left:181px;bottom:777px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc_1231{left:389px;bottom:777px;letter-spacing:-0.11px;}
#td_1231{left:389px;bottom:761px;letter-spacing:-0.12px;}
#te_1231{left:486px;bottom:777px;letter-spacing:-0.11px;}
#tf_1231{left:76px;bottom:736px;letter-spacing:-0.11px;}
#tg_1231{left:181px;bottom:736px;letter-spacing:-0.12px;}
#th_1231{left:181px;bottom:719px;letter-spacing:-0.12px;}
#ti_1231{left:181px;bottom:703px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#tj_1231{left:181px;bottom:686px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#tk_1231{left:181px;bottom:665px;letter-spacing:-0.11px;}
#tl_1231{left:689px;bottom:672px;}
#tm_1231{left:704px;bottom:665px;letter-spacing:-0.12px;}
#tn_1231{left:181px;bottom:648px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#to_1231{left:181px;bottom:632px;letter-spacing:-0.12px;}
#tp_1231{left:181px;bottom:615px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_1231{left:76px;bottom:427px;letter-spacing:-0.11px;}
#tr_1231{left:181px;bottom:427px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#ts_1231{left:181px;bottom:410px;letter-spacing:-0.12px;}
#tt_1231{left:268px;bottom:972px;}
#tu_1231{left:332px;bottom:972px;}
#tv_1231{left:395px;bottom:972px;}
#tw_1231{left:458px;bottom:972px;}
#tx_1231{left:521px;bottom:972px;}
#ty_1231{left:585px;bottom:972px;}
#tz_1231{left:648px;bottom:972px;}
#t10_1231{left:711px;bottom:972px;}
#t11_1231{left:205px;bottom:951px;}
#t12_1231{left:268px;bottom:951px;}
#t13_1231{left:332px;bottom:951px;}
#t14_1231{left:395px;bottom:951px;}
#t15_1231{left:458px;bottom:951px;}
#t16_1231{left:521px;bottom:951px;}
#t17_1231{left:585px;bottom:951px;}
#t18_1231{left:648px;bottom:951px;}
#t19_1231{left:711px;bottom:951px;}
#t1a_1231{left:205px;bottom:930px;}
#t1b_1231{left:268px;bottom:930px;}
#t1c_1231{left:332px;bottom:930px;}
#t1d_1231{left:395px;bottom:930px;}
#t1e_1231{left:458px;bottom:930px;}
#t1f_1231{left:521px;bottom:930px;}
#t1g_1231{left:585px;bottom:930px;}
#t1h_1231{left:648px;bottom:930px;}
#t1i_1231{left:711px;bottom:930px;}
#t1j_1231{left:205px;bottom:908px;}
#t1k_1231{left:268px;bottom:908px;letter-spacing:-0.12px;}
#t1l_1231{left:521px;bottom:908px;letter-spacing:-0.12px;}
#t1m_1231{left:205px;bottom:887px;}
#t1n_1231{left:268px;bottom:887px;letter-spacing:-0.13px;}
#t1o_1231{left:521px;bottom:887px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_1231{left:205px;bottom:865px;}
#t1q_1231{left:268px;bottom:865px;letter-spacing:-0.13px;}
#t1r_1231{left:205px;bottom:844px;}
#t1s_1231{left:268px;bottom:844px;letter-spacing:-0.13px;}
#t1t_1231{left:205px;bottom:823px;}
#t1u_1231{left:268px;bottom:823px;letter-spacing:-0.13px;}
#t1v_1231{left:205px;bottom:584px;letter-spacing:-0.12px;}
#t1w_1231{left:296px;bottom:584px;letter-spacing:-0.1px;}
#t1x_1231{left:477px;bottom:584px;letter-spacing:-0.14px;}
#t1y_1231{left:205px;bottom:562px;}
#t1z_1231{left:296px;bottom:562px;letter-spacing:-0.1px;}
#t20_1231{left:477px;bottom:562px;letter-spacing:-0.12px;}
#t21_1231{left:205px;bottom:541px;}
#t22_1231{left:296px;bottom:541px;letter-spacing:-0.12px;}
#t23_1231{left:477px;bottom:541px;letter-spacing:-0.11px;}
#t24_1231{left:477px;bottom:524px;letter-spacing:-0.13px;}
#t25_1231{left:205px;bottom:503px;}
#t26_1231{left:296px;bottom:503px;letter-spacing:-0.12px;}
#t27_1231{left:477px;bottom:503px;letter-spacing:-0.12px;}
#t28_1231{left:205px;bottom:481px;}
#t29_1231{left:296px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t2a_1231{left:477px;bottom:481px;letter-spacing:-0.12px;}
#t2b_1231{left:477px;bottom:464px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_1231{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1231{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1231{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1231{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1231{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_1231{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_1231{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1231" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1231Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1231" style="-webkit-user-select: none;"><object width="935" height="1210" data="1231/1231.svg" type="image/svg+xml" id="pdf1231" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1231" class="t s1_1231">Vol. 3C </span><span id="t2_1231" class="t s1_1231">33-63 </span>
<span id="t3_1231" class="t s2_1231">INTEL® PROCESSOR TRACE </span>
<span id="t4_1231" class="t s3_1231">33.4.2.25 </span><span id="t5_1231" class="t s3_1231">Power Exit (PWRX) Packet </span>
<span id="t6_1231" class="t s4_1231">Table 33-44. PWRX Packet Definition </span>
<span id="t7_1231" class="t s5_1231">Name </span><span id="t8_1231" class="t s5_1231">PWRX Packet </span>
<span id="t9_1231" class="t s5_1231">Packet Format </span>
<span id="ta_1231" class="t s5_1231">Dependencies </span><span id="tb_1231" class="t s5_1231">TriggerEn &amp;&amp; PwrEvtEn </span><span id="tc_1231" class="t s5_1231">Generation </span>
<span id="td_1231" class="t s5_1231">Scenario </span>
<span id="te_1231" class="t s5_1231">Transition from a C-state deeper than C0.0 to C0. </span>
<span id="tf_1231" class="t s5_1231">Description </span><span id="tg_1231" class="t s5_1231">Indicates processor return to thread C0 from a C-state deeper than C0.0. </span>
<span id="th_1231" class="t s5_1231">For return from some highly optimized C0 sub-C-states, such as C0.1, no PWRX packet is generated. </span>
<span id="ti_1231" class="t s5_1231">The Last Core C-State field provides the MWAIT encoding for the core C-state at the time of the wake. The Deepest </span>
<span id="tj_1231" class="t s5_1231">Core C-State provides the MWAIT encoding for the deepest core C-state achieved during the sleep session, or since </span>
<span id="tk_1231" class="t s5_1231">leaving thread C0. MWAIT encodings for C-states can be found in Table 4-11 in the Intel </span>
<span id="tl_1231" class="t s6_1231">® </span>
<span id="tm_1231" class="t s5_1231">64 and IA-32 Architec- </span>
<span id="tn_1231" class="t s5_1231">tures Software Developer’s Manual, Volume 2B. Note that these values reflect only the core C-state, and hence will </span>
<span id="to_1231" class="t s5_1231">not exceed the maximum supported core C-state, even if deeper C-states can be requested. </span>
<span id="tp_1231" class="t s5_1231">The Wake Reason field is one-hot, encoded as follows: </span>
<span id="tq_1231" class="t s5_1231">Application </span><span id="tr_1231" class="t s5_1231">PWRX will always apply to the same IP as the PWRE. The time of wake can be discerned from (optional) timing pack- </span>
<span id="ts_1231" class="t s5_1231">ets that precede PWRX. </span>
<span id="tt_1231" class="t s5_1231">7 </span><span id="tu_1231" class="t s5_1231">6 </span><span id="tv_1231" class="t s5_1231">5 </span><span id="tw_1231" class="t s5_1231">4 </span><span id="tx_1231" class="t s5_1231">3 </span><span id="ty_1231" class="t s5_1231">2 </span><span id="tz_1231" class="t s5_1231">1 </span><span id="t10_1231" class="t s5_1231">0 </span>
<span id="t11_1231" class="t s5_1231">0 </span><span id="t12_1231" class="t s5_1231">0 </span><span id="t13_1231" class="t s5_1231">0 </span><span id="t14_1231" class="t s5_1231">0 </span><span id="t15_1231" class="t s5_1231">0 </span><span id="t16_1231" class="t s5_1231">0 </span><span id="t17_1231" class="t s5_1231">0 </span><span id="t18_1231" class="t s5_1231">1 </span><span id="t19_1231" class="t s5_1231">0 </span>
<span id="t1a_1231" class="t s5_1231">1 </span><span id="t1b_1231" class="t s5_1231">1 </span><span id="t1c_1231" class="t s5_1231">0 </span><span id="t1d_1231" class="t s5_1231">1 </span><span id="t1e_1231" class="t s5_1231">0 </span><span id="t1f_1231" class="t s5_1231">0 </span><span id="t1g_1231" class="t s5_1231">0 </span><span id="t1h_1231" class="t s5_1231">1 </span><span id="t1i_1231" class="t s5_1231">0 </span>
<span id="t1j_1231" class="t s5_1231">2 </span><span id="t1k_1231" class="t s5_1231">Last Core C-State </span><span id="t1l_1231" class="t s5_1231">Deepest Core C-State </span>
<span id="t1m_1231" class="t s5_1231">3 </span><span id="t1n_1231" class="t s5_1231">Reserved </span><span id="t1o_1231" class="t s5_1231">Wake Reason </span>
<span id="t1p_1231" class="t s5_1231">4 </span><span id="t1q_1231" class="t s5_1231">Reserved </span>
<span id="t1r_1231" class="t s5_1231">5 </span><span id="t1s_1231" class="t s5_1231">Reserved </span>
<span id="t1t_1231" class="t s5_1231">6 </span><span id="t1u_1231" class="t s5_1231">Reserved </span>
<span id="t1v_1231" class="t s7_1231">Bit </span><span id="t1w_1231" class="t s7_1231">Field </span><span id="t1x_1231" class="t s7_1231">Meaning </span>
<span id="t1y_1231" class="t s5_1231">0 </span><span id="t1z_1231" class="t s5_1231">Interrupt </span><span id="t20_1231" class="t s5_1231">Wake due to external interrupt received. </span>
<span id="t21_1231" class="t s5_1231">1 </span><span id="t22_1231" class="t s5_1231">Timer Deadline </span><span id="t23_1231" class="t s5_1231">Wake due to timer expiration, such as </span>
<span id="t24_1231" class="t s5_1231">UMWAIT/TPAUSE TSC-quanta. </span>
<span id="t25_1231" class="t s5_1231">2 </span><span id="t26_1231" class="t s5_1231">Store to Monitored Address </span><span id="t27_1231" class="t s5_1231">Wake due to store to monitored address. </span>
<span id="t28_1231" class="t s5_1231">3 </span><span id="t29_1231" class="t s5_1231">HW Wake </span><span id="t2a_1231" class="t s5_1231">Wake due to hardware autonomous condition, </span>
<span id="t2b_1231" class="t s5_1231">such as HDC. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
