
---------- Begin Simulation Statistics ----------
final_tick                               120508189275000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53308                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791532                       # Number of bytes of host memory used
host_op_rate                                    85628                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   187.59                       # Real time elapsed on the host
host_tick_rate                               14655463                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      16062752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002749                       # Number of seconds simulated
sim_ticks                                  2749198750                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     37.50%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3174                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       628141                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20143                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       870279                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       503971                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       628141                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       124170                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          953458                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40976                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2524                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14099456                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7124277                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20166                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             724275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1271637                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1246414                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16062736                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5320436                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.019064                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.124774                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1052233     19.78%     19.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1873989     35.22%     55.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       424573      7.98%     62.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       201780      3.79%     66.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       150117      2.82%     69.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       158387      2.98%     72.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       145278      2.73%     75.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        42442      0.80%     76.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1271637     23.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5320436                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1436910                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32801                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14834461                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3595534                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95086      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9860253     61.39%     61.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        86584      0.54%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32605      0.20%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        20986      0.13%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       329262      2.05%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       127366      0.79%     65.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       161050      1.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        62958      0.39%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       110449      0.69%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           31      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       154150      0.96%     68.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21677      0.13%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11191      0.07%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3367523     20.96%     89.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1393220      8.67%     98.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       228011      1.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          334      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16062736                       # Class of committed instruction
system.switch_cpus.commit.refs                4989088                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16062736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.549838                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.549838                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2582146                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17656686                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           555178                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1569837                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20391                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        759583                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3683524                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    61                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1407008                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    97                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              953458                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            853473                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4597964                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3802                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10959353                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           40782                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.173407                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       868618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       544947                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.993198                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5487140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.261351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.545331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2676465     48.78%     48.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           135875      2.48%     51.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           102791      1.87%     53.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           146821      2.68%     55.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           180848      3.30%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           343181      6.25%     65.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           171340      3.12%     68.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           192321      3.50%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1537498     28.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5487140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2769208                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1378785                       # number of floating regfile writes
system.switch_cpus.idleCycles                   11237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33954                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           789380                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.055577                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5084789                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1407008                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          156641                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3710650                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          433                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1423187                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17309218                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3677781                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        33030                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16800715                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            286                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         66749                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20391                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         67173                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          171                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       381428                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       115091                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        29623                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          260                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5248                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26989018                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16783878                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498507                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13454207                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.052515                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16790816                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29022436                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13105368                       # number of integer regfile writes
system.switch_cpus.ipc                       1.818719                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.818719                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100109      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10435649     61.99%     62.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        88210      0.52%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35150      0.21%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        20986      0.12%     63.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343110      2.04%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129952      0.77%     66.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       163077      0.97%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63044      0.37%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       142385      0.85%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           49      0.00%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       180305      1.07%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23618      0.14%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13225      0.08%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3402182     20.21%     89.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1408422      8.37%     98.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       283811      1.69%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          463      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16833747                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1600097                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3178538                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1560792                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1913894                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              199033                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011823                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          121807     61.20%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            128      0.06%     61.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     61.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3425      1.72%     62.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            22      0.01%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1955      0.98%     63.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10113      5.08%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          54482     27.37%     96.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           454      0.23%     96.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         6645      3.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15332574                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36253097                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15223086                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16641977                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17309209                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16833747                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1246397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77970                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1769329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5487140                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.067854                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.283664                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       924928     16.86%     16.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       627098     11.43%     28.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       910336     16.59%     44.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       824893     15.03%     59.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       728711     13.28%     73.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       609554     11.11%     84.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       344664      6.28%     90.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       254948      4.65%     95.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       262008      4.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5487140                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.061585                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              853497                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    39                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       389149                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       323355                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3710650                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1423187                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6736001                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5498377                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          290625                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20752203                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         143325                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           869652                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         576912                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3085                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54978459                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17540514                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22512025                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2003723                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1333716                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20391                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2302744                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1759683                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3038560                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30035066                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4116785                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21357949                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34785716                       # The number of ROB writes
system.switch_cpus.timesIdled                     163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50125                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2418                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1832                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1983                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1191                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3451                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3451                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1832                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       465024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       465024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  465024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5283                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5283    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5283                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17714000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27990250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2749198750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          256                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8236                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19197                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           377                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6061                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        74750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2828736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2869248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4926                       # Total snoops (count)
system.tol2bus.snoopTraffic                    126912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30561                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.269931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28143     92.09%     92.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2418      7.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30561                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44255500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37878000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            562999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          222                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        20130                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20352                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          222                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        20130                       # number of overall hits
system.l2.overall_hits::total                   20352                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          153                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5122                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5283                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          153                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5122                       # number of overall misses
system.l2.overall_misses::total                  5283                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     12497500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    397038000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        409535500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     12497500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    397038000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       409535500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25252                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25635                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25252                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25635                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.408000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.202835                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.206085                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.408000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.202835                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.206085                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81683.006536                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77516.204608                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77519.496498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81683.006536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77516.204608                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77519.496498                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1983                       # number of writebacks
system.l2.writebacks::total                      1983                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5275                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5275                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     10967500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    345818000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    356785500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     10967500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    345818000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    356785500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.408000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.202835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.205773                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.408000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.202835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.205773                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71683.006536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67516.204608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67637.061611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71683.006536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67516.204608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67637.061611                       # average overall mshr miss latency
system.l2.replacements                           4926                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18941                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18941                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          256                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              256                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          256                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          256                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          666                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           666                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15746                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         3450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3451                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    256500000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     256500000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.179725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.179768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74347.826087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74326.282237                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    222000000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    222000000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.179725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.179716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64347.826087                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64347.826087                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              155                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     12497500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12497500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            377                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.408000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.411141                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81683.006536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80629.032258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     10967500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10967500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.408000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.405836                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71683.006536                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71683.006536                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1672                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    140538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    140538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.276090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.276687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84053.827751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83803.220036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    123818000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    123818000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.276090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.275862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74053.827751                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74053.827751                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1857.802562                       # Cycle average of tags in use
system.l2.tags.total_refs                       22422                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.551766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              120505440077000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     231.661470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.143756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.455716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    18.082917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1605.458703                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.113116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.783915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.907130                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1488                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.954102                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    207380                       # Number of tag accesses
system.l2.tags.data_accesses                   207380                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         9792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       327808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             338112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         9792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       126912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          126912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         5122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1983                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1983                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             46559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            139677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3561765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    119237651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             122985652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        46559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3561765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3608324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       46163268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46163268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       46163268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            46559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           139677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3561765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    119237651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            169148920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000556429750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          110                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          110                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12462                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1847                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5275                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1983                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5275                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1983                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    333                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               83                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     50512500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   24710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               143175000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10221.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28971.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1636                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5275                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1983                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.354765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.307945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.101014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          534     30.65%     30.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          585     33.58%     64.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          245     14.06%     78.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          148      8.50%     86.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      3.27%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      2.30%     92.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      1.38%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      1.49%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           83      4.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1742                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.827273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.498120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.885824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            104     94.55%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            4      3.64%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.91%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.91%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           110                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.772727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.752489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.842224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16     14.55%     14.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.82%     16.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               86     78.18%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.64%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.91%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           110                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 316288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  125120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  337600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               126912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       115.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    122.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2748637500                       # Total gap between requests
system.mem_ctrls.avgGap                     378704.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         9792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       306496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       125120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3561765.041541649029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 111485573.751261159778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 45511442.197476625443                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         5122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1983                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4649500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    138525500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  60228734000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30388.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27045.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30372533.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5276460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2804505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12009480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2114100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     216967920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        656138400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        503003040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1398313905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.625979                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1302141250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     91780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1355267250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7168560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3806385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23276400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            8091000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     216967920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        709904790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        457850400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1427065455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.084135                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1183968500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     91780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1473440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2749188500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       853032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           853045                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       853032                       # number of overall hits
system.cpu.icache.overall_hits::total          853045                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          441                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          441                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     17978500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17978500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     17978500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17978500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       853473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       853488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       853473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       853488                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000517                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000519                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000517                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000519                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 40767.573696                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40583.521445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 40767.573696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40583.521445                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          256                       # number of writebacks
system.cpu.icache.writebacks::total               256                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           66                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          375                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          375                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          375                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          375                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     15407000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15407000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     15407000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15407000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000439                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000439                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 41085.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41085.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 41085.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41085.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    256                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       853032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          853045                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          441                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     17978500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17978500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       853473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       853488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000517                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000519                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 40767.573696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40583.521445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     15407000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15407000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 41085.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41085.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002614                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               41108                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               256                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            160.578125                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000046                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002569                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1707353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1707353                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4669086                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4669088                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4669086                       # number of overall hits
system.cpu.dcache.overall_hits::total         4669088                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26484                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26490                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26484                       # number of overall misses
system.cpu.dcache.overall_misses::total         26490                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    712581996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    712581996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    712581996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    712581996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4695570                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4695578                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4695570                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4695578                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005641                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005640                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005641                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26906.131853                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26900.037599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26906.131853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26900.037599                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4148                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               200                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.740000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18941                       # number of writebacks
system.cpu.dcache.writebacks::total             18941                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25252                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25252                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    647149496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    647149496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    647149496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    647149496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005378                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25627.653097                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25627.653097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25627.653097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25627.653097                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24234                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3294748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3294749                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    242729000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    242729000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3302036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3302042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 33305.296378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33282.462635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    196492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    196492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001834                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001834                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 32445.921400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32445.921400                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1374338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1374339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    469852996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    469852996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1393534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1393536                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24476.609502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24475.334479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    450656996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    450656996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23476.609502                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23476.609502                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120508189275000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.022746                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2236161                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24234                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.273706                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000094                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.022651                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          525                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9416414                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9416414                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120516415930500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72038                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792844                       # Number of bytes of host memory used
host_op_rate                                   115492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   555.26                       # Real time elapsed on the host
host_tick_rate                               14815847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000014                       # Number of instructions simulated
sim_ops                                      64128181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008227                       # Number of seconds simulated
sim_ticks                                  8226655500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31351                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1744260                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        55985                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2562828                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1486043                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1744260                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       258217                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2800394                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117268                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5668                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42264015                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21351445                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        55985                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2138527                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3804034                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3560555                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48065429                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15971425                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.009464                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.132126                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3245604     20.32%     20.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5634574     35.28%     55.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1185158      7.42%     63.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       580141      3.63%     66.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       445576      2.79%     69.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       492295      3.08%     72.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       444236      2.78%     75.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       139807      0.88%     76.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3804034     23.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15971425                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4238937                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        95393                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44429575                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10834763                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284874      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29451035     61.27%     61.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       252240      0.52%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        95953      0.20%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63488      0.13%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       981582      2.04%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       376484      0.78%     65.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       470617      0.98%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       190464      0.40%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       319734      0.67%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           90      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       447045      0.93%     68.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63150      0.13%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32560      0.07%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10167487     21.15%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4200425      8.74%     98.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       667276      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          925      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48065429                       # Class of committed instruction
system.switch_cpus.commit.refs               15036113                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48065429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.548444                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.548444                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7826805                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52603560                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1643205                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4552120                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          56610                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2367338                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11076461                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    82                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4234159                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   262                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2800394                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2539294                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13817686                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9945                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32715696                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          113220                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.170202                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2571782                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1603311                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.988396                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16446078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.238681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.540597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8062007     49.02%     49.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           407223      2.48%     51.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           320312      1.95%     53.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           440411      2.68%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           550839      3.35%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1014948      6.17%     65.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           501149      3.05%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           583988      3.55%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4565201     27.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16446078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8168033                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4068940                       # number of floating regfile writes
system.switch_cpus.idleCycles                    7233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        96091                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2326156                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.049150                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15293875                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4234159                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          456536                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11150854                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            5                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          898                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4279034                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51625951                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11059716                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        90991                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50168618                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            676                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        157395                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          56610                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        158669                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          510                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1187783                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          729                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       316107                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        77694                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          729                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        81324                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        14767                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80854655                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50121842                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497539                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40228373                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.046307                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50141594                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         86994719                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39187265                       # number of integer regfile writes
system.switch_cpus.ipc                       1.823341                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.823341                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       298357      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31101351     61.88%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       257173      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       102887      0.20%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63488      0.13%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1020427      2.03%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       383139      0.76%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       475856      0.95%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       190541      0.38%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       413849      0.82%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          134      0.00%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       523957      1.04%     69.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        68775      0.14%     69.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38413      0.08%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10251699     20.40%     89.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4238036      8.43%     98.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       830246      1.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1286      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50259614                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4715224                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9363675                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4598300                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5618424                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              587551                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011690                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          348375     59.29%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            265      0.05%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           9912      1.69%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            94      0.02%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            4      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         7479      1.27%     62.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29836      5.08%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         169907     28.92%     96.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1391      0.24%     96.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        20288      3.45%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45833584                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108418202                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45523542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49568737                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51625923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50259614                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           28                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3560487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       229025                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5091488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16446078                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.056024                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.301355                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2974402     18.09%     18.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1787447     10.87%     28.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2535752     15.42%     44.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2551221     15.51%     59.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2159359     13.13%     73.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1837853     11.18%     84.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1053659      6.41%     90.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       772735      4.70%     95.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       773650      4.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16446078                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.054681                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2539294                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       922024                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       707810                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11150854                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4279034                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20152236                       # number of misc regfile reads
system.switch_cpus.numCycles                 16453311                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          828374                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62153903                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         372445                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2613256                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1194198                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11441                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164311171                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52277550                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67185970                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5918465                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4625571                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          56610                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7029373                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5032029                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8942803                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89860485                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12912548                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63793375                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103728202                       # The number of ROB writes
system.switch_cpus.timesIdled                     236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10776                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160848                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10776                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8226655500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10287                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5333                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10029                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10029                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5702                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        47082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        47082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  47082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1665152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1665152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1665152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15731                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15731    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15731                       # Request fanout histogram
system.membus.reqLayer2.occupancy            76345500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           83603500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8226655500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8226655500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8226655500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8226655500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19242                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          682                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30211                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           688                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18554                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9115072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9202752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23443                       # Total snoops (count)
system.tol2bus.snoopTraffic                    658368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103870                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.103745                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.304931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  93094     89.63%     89.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10776     10.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103870                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143790000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119608500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1034495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8226655500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          588                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        64108                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64696                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          588                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        64108                       # number of overall hits
system.l2.overall_hits::total                   64696                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          100                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        15631                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15731                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          100                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        15631                       # number of overall misses
system.l2.overall_misses::total                 15731                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      8830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1223486500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1232316500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      8830000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1223486500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1232316500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          688                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79739                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80427                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          688                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79739                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80427                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.145349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.196027                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.195594                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.145349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.196027                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.195594                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        88300                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78273.079138                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78336.819020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        88300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78273.079138                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78336.819020                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10287                       # number of writebacks
system.l2.writebacks::total                     10287                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        15631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15731                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        15631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15731                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      7830000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1067176500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1075006500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      7830000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1067176500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1075006500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.145349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.196027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.195594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.145349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.196027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.195594                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        78300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68273.079138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68336.819020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        78300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68273.079138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68336.819020                       # average overall mshr miss latency
system.l2.replacements                          23443                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62684                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62684                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62684                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62684                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          682                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              682                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          682                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          682                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2953                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2953                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        51156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51156                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10029                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    753384000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     753384000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.163913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.163913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75120.550404                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75120.550404                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    653094000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    653094000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.163913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.163913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65120.550404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65120.550404                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      8830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.145349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.145349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        88300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        88300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      7830000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7830000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.145349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.145349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        78300                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        78300                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         5602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    470102500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    470102500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.301930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.301930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83916.904677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83916.904677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    414082500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    414082500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.301930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.301930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73916.904677                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73916.904677                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8226655500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2036.463095                       # Cycle average of tags in use
system.l2.tags.total_refs                      184932                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25491                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.254796                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     482.059324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.213636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.550012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1550.640123                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.235381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.757148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994367                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          808                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    666929                       # Number of tag accesses
system.l2.tags.data_accesses                   666929                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8226655500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1000384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1006784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       658368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          658368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        15631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10287                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10287                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       777959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    121602758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             122380717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       777959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           777959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       80028634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80028634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       80028634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       777959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    121602758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            202409351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     14298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000521658500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          588                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          588                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               40641                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9693                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15731                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10287                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15731                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10287                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1333                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              575                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    171513750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   71990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               441476250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11912.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30662.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9714                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8518                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15731                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10287                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.093280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.777437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.007102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1986     30.82%     30.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2061     31.99%     62.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1073     16.65%     79.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          496      7.70%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          266      4.13%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          172      2.67%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          115      1.78%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           78      1.21%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          196      3.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6443                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.474490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.144656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.837412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               1      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              7      1.19%      1.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            24      4.08%      5.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           157     26.70%     32.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           150     25.51%     57.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            91     15.48%     73.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            64     10.88%     84.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            34      5.78%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            21      3.57%     93.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            10      1.70%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            10      1.70%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             6      1.02%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             8      1.36%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             4      0.68%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           588                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.477891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.452604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.927263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              156     26.53%     26.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      2.89%     29.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              394     67.01%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      3.40%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           588                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 921472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   85312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  657728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1006784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               658368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       112.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    122.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8225808500                       # Total gap between requests
system.mem_ctrls.avgGap                     316158.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         6400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       915072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       657728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 777958.916597394855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 111232565.895095512271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79950837.858714267612                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        15631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10287                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3681250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    437795000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 193692448500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36812.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28008.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18828856.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             18792480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9988440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            40033980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           12350520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     649059840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2086187460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1402246560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4218659280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        512.803688                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3625784750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    274560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4326310750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             27210540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             14462745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62767740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           41295420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     649059840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2150217270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1348326720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4293340275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.881617                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3485780750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    274560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4466314750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10975844000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120516415930500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3391578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3391591                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3391578                       # number of overall hits
system.cpu.icache.overall_hits::total         3391591                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1189                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1191                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1189                       # number of overall misses
system.cpu.icache.overall_misses::total          1191                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     36335500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36335500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     36335500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36335500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3392767                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3392782                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3392767                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3392782                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000350                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000351                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000350                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000351                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 30559.714045                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30508.396306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 30559.714045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30508.396306                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          938                       # number of writebacks
system.cpu.icache.writebacks::total               938                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          126                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          126                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1063                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1063                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1063                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1063                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     31490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     31490500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31490500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000313                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000313                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000313                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000313                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 29624.176858                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29624.176858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 29624.176858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29624.176858                       # average overall mshr miss latency
system.cpu.icache.replacements                    938                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3391578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3391591                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1189                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1191                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     36335500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36335500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3392767                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3392782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000350                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000351                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 30559.714045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30508.396306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          126                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1063                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1063                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     31490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 29624.176858                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29624.176858                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120516415930500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.011090                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3392656                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1065                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3185.592488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000182                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010908                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6786629                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6786629                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120516415930500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120516415930500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120516415930500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120516415930500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120516415930500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120516415930500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120516415930500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18676219                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18676221                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18676219                       # number of overall hits
system.cpu.dcache.overall_hits::total        18676221                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       109267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         109273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109267                       # number of overall misses
system.cpu.dcache.overall_misses::total        109273                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2932316993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2932316993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2932316993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2932316993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18785486                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18785494                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18785486                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18785494                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005817                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005817                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005817                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005817                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26836.254249                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26834.780714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26836.254249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26834.780714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        21439                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               801                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.765293                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81625                       # number of writebacks
system.cpu.dcache.writebacks::total             81625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104991                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104991                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104991                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104991                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2665833993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2665833993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2665833993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2665833993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005589                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005589                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005589                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25391.071549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25391.071549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25391.071549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25391.071549                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103973                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13161697                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13161698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28885                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28890                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1018848500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1018848500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13190582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13190588                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 35272.580924                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35266.476289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4275                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4275                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    832805500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    832805500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33840.125965                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33840.125965                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5514522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5514523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80383                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1913468493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1913468493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5594904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5594906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 23804.688774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23804.392633                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1833028493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1833028493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22804.250918                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22804.250918                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120516415930500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.092644                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18781218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.873854                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.092348                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          809                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37675985                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37675985                       # Number of data accesses

---------- End Simulation Statistics   ----------
