                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path /home/IC/Projects/System/RTL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
set fh [open system.lst r+]
file11
set rtl [read $fh]
/home/IC/Projects/System/RTL/SYS_TOP.v
/home/IC/Projects/System/RTL/ALU_16B.v
/home/IC/Projects/System/RTL/clkdiv.v
/home/IC/Projects/System/RTL/CLKDIV_MUX.v
/home/IC/Projects/System/RTL/CLK_GATE.v
/home/IC/Projects/System/RTL/DATA_SYNC.v
/home/IC/Projects/System/RTL/Register_file.v
/home/IC/Projects/System/RTL/RST_SYNC.v
/home/IC/Projects/System/RTL/FIFO_MEM_CNTRL.v
/home/IC/Projects/System/RTL/DF_SYNC.v
/home/IC/Projects/System/RTL/FIFO_RD.v
/home/IC/Projects/System/RTL/FIFO_WR.v
/home/IC/Projects/System/RTL/ASYNC_FIFO.v
/home/IC/Projects/System/RTL/PULSE_GEN.v
/home/IC/Projects/System/RTL/data_sampling.v
/home/IC/Projects/System/RTL/deserializer.v
/home/IC/Projects/System/RTL/edge_bit_counter.v
/home/IC/Projects/System/RTL/parity_check.v
/home/IC/Projects/System/RTL/stop_check.v
/home/IC/Projects/System/RTL/start_check.v
/home/IC/Projects/System/RTL/UART_RX.v
/home/IC/Projects/System/RTL/FSM.v
/home/IC/Projects/System/RTL/MUX.v
/home/IC/Projects/System/RTL/Parity_Calc.v
/home/IC/Projects/System/RTL/serializer.v
/home/IC/Projects/System/RTL/UART_tx.v
/home/IC/Projects/System/RTL/FSM_tx.v
/home/IC/Projects/System/RTL/UART.v
/home/IC/Projects/System/RTL/SYS_CTRL.v

set designs ""
regsub -all "\n" $rtl " " designs
29
analyze -format $file_format $designs
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_TOP.v
Compiling source file /home/IC/Projects/System/RTL/ALU_16B.v
Compiling source file /home/IC/Projects/System/RTL/clkdiv.v
Compiling source file /home/IC/Projects/System/RTL/CLKDIV_MUX.v
Compiling source file /home/IC/Projects/System/RTL/CLK_GATE.v
Compiling source file /home/IC/Projects/System/RTL/DATA_SYNC.v
Compiling source file /home/IC/Projects/System/RTL/Register_file.v
Compiling source file /home/IC/Projects/System/RTL/RST_SYNC.v
Compiling source file /home/IC/Projects/System/RTL/FIFO_MEM_CNTRL.v
Compiling source file /home/IC/Projects/System/RTL/DF_SYNC.v
Compiling source file /home/IC/Projects/System/RTL/FIFO_RD.v
Compiling source file /home/IC/Projects/System/RTL/FIFO_WR.v
Compiling source file /home/IC/Projects/System/RTL/ASYNC_FIFO.v
Compiling source file /home/IC/Projects/System/RTL/PULSE_GEN.v
Compiling source file /home/IC/Projects/System/RTL/data_sampling.v
Compiling source file /home/IC/Projects/System/RTL/deserializer.v
Compiling source file /home/IC/Projects/System/RTL/edge_bit_counter.v
Compiling source file /home/IC/Projects/System/RTL/parity_check.v
Compiling source file /home/IC/Projects/System/RTL/stop_check.v
Compiling source file /home/IC/Projects/System/RTL/start_check.v
Compiling source file /home/IC/Projects/System/RTL/UART_RX.v
Compiling source file /home/IC/Projects/System/RTL/FSM.v
Compiling source file /home/IC/Projects/System/RTL/MUX.v
Compiling source file /home/IC/Projects/System/RTL/Parity_Calc.v
Compiling source file /home/IC/Projects/System/RTL/serializer.v
Compiling source file /home/IC/Projects/System/RTL/UART_tx.v
Compiling source file /home/IC/Projects/System/RTL/FSM_tx.v
Compiling source file /home/IC/Projects/System/RTL/UART.v
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 10 in file
		'/home/IC/Projects/System/RTL/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rst_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 25 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 40 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 63 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 77 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,addr=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 19 in file
		'/home/IC/Projects/System/RTL/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'clkdiv'. (HDL-193)

Inferred memory devices in process
	in routine clkdiv line 19 in file
		'/home/IC/Projects/System/RTL/clkdiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_reg_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     toggle_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/Projects/System/RTL/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL'. (HDL-193)

Statistics for case statements in always block at line 55 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
|            59            |    auto/auto     |
|            89            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 146 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           155            |     no/auto      |
===============================================

Statistics for case statements in always block at line 191 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           204            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 41 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 146 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  input_counter_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
| output_counter_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Address_reg_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       cmd_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Register_file'. (HDL-193)

Inferred memory devices in process
	in routine Register_file line 21 in file
		'/home/IC/Projects/System/RTL/Register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Reg_file_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    Reg_file_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
| Register_file/43 |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'ALU_16B'. (HDL-193)
Warning:  /home/IC/Projects/System/RTL/ALU_16B.v:22: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 15 in file
	'/home/IC/Projects/System/RTL/ALU_16B.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_16B line 15 in file
		'/home/IC/Projects/System/RTL/ALU_16B.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CNTRL' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_addr3' with
	the parameters "DATA_WIDTH=8,addr=3,FIFO_DEPTH=8". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8 line 18 in file
		'/home/IC/Projects/System/RTL/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FIFO_REG_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================
|                block name/line                  | Inputs | Outputs | # sel inputs | MB |
==========================================================================================
| FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8/29 |   8    |    8    |      3       | N  |
==========================================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_addr3' with
	the parameters "addr=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_addr3 line 17 in file
		'/home/IC/Projects/System/RTL/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rptr_bin_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wptr_gray_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_addr3' with
	the parameters "addr=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_addr3 line 23 in file
		'/home/IC/Projects/System/RTL/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      waddr_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wptr_bin_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   last_pulse_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    rptr_gray_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_addr3' with
	the parameters "NUM_STAGES=2,ptr_adr=4". (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC_NUM_STAGES2_ptr_adr4 line 15 in file
		'/home/IC/Projects/System/RTL/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SYNC_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_tx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FSM_tx'. (HDL-193)

Statistics for case statements in always block at line 35 in file
	'/home/IC/Projects/System/RTL/FSM_tx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 66 in file
	'/home/IC/Projects/System/RTL/FSM_tx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_tx line 22 in file
		'/home/IC/Projects/System/RTL/FSM_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Calc'. (HDL-193)

Inferred memory devices in process
	in routine Parity_Calc line 12 in file
		'/home/IC/Projects/System/RTL/Parity_Calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PAR_bit_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX'. (HDL-193)

Statistics for case statements in always block at line 13 in file
	'/home/IC/Projects/System/RTL/MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'serializer'. (HDL-193)

Inferred memory devices in process
	in routine serializer line 14 in file
		'/home/IC/Projects/System/RTL/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Register_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     Counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  serializer/34   |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Inferred memory devices in process
	in routine data_sampling line 13 in file
		'/home/IC/Projects/System/RTL/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 10 in file
		'/home/IC/Projects/System/RTL/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 11 in file
		'/home/IC/Projects/System/RTL/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Inferred memory devices in process
	in routine parity_check line 13 in file
		'/home/IC/Projects/System/RTL/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'start_check'. (HDL-193)

Inferred memory devices in process
	in routine start_check line 9 in file
		'/home/IC/Projects/System/RTL/start_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Inferred memory devices in process
	in routine stop_check line 9 in file
		'/home/IC/Projects/System/RTL/stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 66 in file
	'/home/IC/Projects/System/RTL/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 141 in file
	'/home/IC/Projects/System/RTL/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           142            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 38 in file
		'/home/IC/Projects/System/RTL/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM line 50 in file
		'/home/IC/Projects/System/RTL/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   start_frame_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/IC/Projects/System/Backend/Synthesis/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 01:50:05 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      5

Cells                                                              18
    Cells do not drive (LINT-1)                                    18
--------------------------------------------------------------------------------

Warning: In design 'clkdiv', cell 'C121' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C912' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C381' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C383' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C387' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C412' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C414' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C416' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_addr3', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C197' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C88' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C89' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C122' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'EN' is connected directly to output port 'CLK_EN'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. #set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set CLK_PER_UART 271.2
set CLK_PER_REF 20
#1. Master Clocks
create_clock -period $CLK_PER_REF -name CLK_REF [get_ports REF_CLK]
create_clock -period $CLK_PER_UART -name CLK_UART [get_ports UART_CLK]
#2. Generated clocks
create_generated_clock -master_clock "CLK_UART" -source [get_ports UART_CLK] -name "TX_CLK" [get_port U0_ClkDiv/o_div_clk] -divide_by 32
create_generated_clock -master_clock "CLK_UART" -source [get_ports UART_CLK] -name "RX_CLK" [get_port U1_ClkDiv/o_div_clk] -divide_by 1
create_generated_clock -master_clock "CLK_REF" -source [get_ports REF_CLK] -name "ALU_CLK" [get_port U0_CLK_GATE/GATED_CLK] -divide_by 1
set_clock_latency 0 [get_clocks [list CLK_REF CLK_UART]]
set_clock_uncertainty -setup 0.2 [get_clocks [list CLK_REF CLK_UART ALU_CLK TX_CLK RX_CLK]]
set_clock_uncertainty -hold 0.1 [get_clocks [list CLK_REF CLK_UART ALU_CLK TX_CLK RX_CLK]]
set_clock_transition 0.05 [get_clocks [list CLK_REF CLK_UART]]
set_dont_touch_network [get_clocks [list CLK_REF CLK_UART ALU_CLK TX_CLK RX_CLK]]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group "CLK_REF ALU_CLK" -group "CLK_UART TX_CLK RX_CLK"
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay_UART  [expr 0.2*$CLK_PER_UART]
set out_delay_UART [expr 0.2*$CLK_PER_UART]
set out_delay_UART_TX [expr 0.2*$CLK_PER_UART*32]
set_input_delay $in_delay_UART -clock RX_CLK [get_ports "UART_RX_IN"]
set_output_delay $out_delay_UART -clock RX_CLK [get_ports "RX_Error"]
set_output_delay $out_delay_UART_TX -clock TX_CLK [get_ports "UART_TX_O"]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -lib_cell BUFX2M -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c  [get_ports "UART_RX_IN"]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.1 [get_ports "RX_Error UART_TX_O"]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 8 : premapped cells ####
#########################################################
####################################################################################
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 28 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU_16B'
  Processing 'Register_file'
  Processing 'SYS_CTRL'
  Processing 'FSM'
  Processing 'stop_check'
  Processing 'start_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'edge_bit_counter'
  Processing 'data_sampling'
  Processing 'UART_RX'
  Processing 'serializer'
Information: The register 'Counter_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'MUX'
  Processing 'Parity_Calc'
  Processing 'FSM_tx'
  Processing 'UART_tx'
  Processing 'UART'
  Processing 'clkdiv_0'
  Processing 'CLKDIV_MUX'
  Processing 'PULSE_GEN'
  Processing 'DF_SYNC_NUM_STAGES2_ptr_adr4_0'
  Processing 'FIFO_WR_addr3'
  Processing 'FIFO_RD_addr3'
  Processing 'FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8'
  Processing 'ASYNC_FIFO_DATA_WIDTH8_addr3'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_16B_DW_div_uns_0'
  Processing 'ALU_16B_DW01_sub_0'
  Processing 'ALU_16B_DW01_add_0'
  Processing 'ALU_16B_DW01_cmp6_0'
  Processing 'FSM_DW01_cmp6_0'
  Processing 'FSM_DW01_dec_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_sub_0'
  Processing 'clkdiv_1_DW01_inc_0'
  Processing 'clkdiv_1_DW01_cmp6_0'
  Processing 'clkdiv_1_DW01_inc_1'
  Processing 'clkdiv_1_DW01_cmp6_1'
  Processing 'clkdiv_1_DW01_dec_0'
  Processing 'clkdiv_0_DW01_inc_0'
  Processing 'clkdiv_0_DW01_cmp6_0'
  Processing 'clkdiv_0_DW01_inc_1'
  Processing 'clkdiv_0_DW01_cmp6_1'
  Processing 'clkdiv_0_DW01_dec_0'
  Processing 'FIFO_WR_addr3_DW01_inc_0'
  Processing 'ALU_16B_DW02_mult_0'
  Processing 'ALU_16B_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   48425.9      0.00       0.0       2.2                          
    0:00:04   48425.9      0.00       0.0       2.2                          
    0:00:04   48425.9      0.00       0.0       2.2                          
    0:00:04   48425.9      0.00       0.0       2.2                          
    0:00:04   48425.9      0.00       0.0       2.2                          
    0:00:04   24468.3      0.00       0.0       0.0                          
    0:00:04   24431.8      0.00       0.0       0.0                          
    0:00:05   24431.8      0.00       0.0       0.0                          
    0:00:05   24431.8      0.00       0.0       0.0                          
    0:00:05   24413.0      0.00       0.0       0.0                          
    0:00:05   24413.0      0.00       0.0       0.0                          
    0:00:05   24413.0      0.00       0.0       0.0                          
    0:00:05   24413.0      0.00       0.0       0.0                          
    0:00:05   24413.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   24413.0      0.00       0.0       0.0                          
    0:00:05   24413.0      0.00       0.0       0.0                          
    0:00:05   24410.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   24410.6      0.00       0.0       0.0                          
    0:00:05   24410.6      0.00       0.0       0.0                          
    0:00:05   24338.9      0.00       0.0       0.0                          
    0:00:05   24318.9      0.00       0.0       0.0                          
    0:00:05   24291.8      0.00       0.0       0.0                          
    0:00:05   24281.2      0.00       0.0       0.0                          
    0:00:05   24277.7      0.00       0.0       0.0                          
    0:00:05   24277.7      0.00       0.0       0.0                          
    0:00:05   24277.7      0.00       0.0       0.0                          
    0:00:05   24268.3      0.00       0.0       0.0                          
    0:00:05   24268.3      0.00       0.0       0.0                          
    0:00:05   24268.3      0.00       0.0       0.0                          
    0:00:05   24268.3      0.00       0.0       0.0                          
    0:00:05   24268.3      0.00       0.0       0.0                          
    0:00:05   24268.3      0.00       0.0       0.0                          
    0:00:05   24285.9      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/Backend/Synthesis/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/Backend/Synthesis/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/Backend/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -max_paths 100 -delay_type min > reports/hold.rpt
report_timing -max_paths 100 -delay_type max > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 