<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/error_info/p10_common_stopclocks_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2019,2020                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- File: p9_common_stopclocks_errors.xml. -->
<!-- Halt codes for p9_common_stopclocks -->

<hwpErrors>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_CBS_ACK_NOT_SEEN_ERR</rc>
    <description>
      CBS_ACK did not transition within timeout
    </description>
    <ffdc>TARGET_CHIP</ffdc>
    <ffdc>EXPECTED_ACK_VALUE</ffdc>
    <ffdc>CBS_CC_STAT</ffdc>
    <ffdc>TIMEOUT</ffdc>
    <ffdc>DELAY</ffdc> 
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_TP_VITL_CLK_OFF_ERR</rc>
    <description>
      Perv Vital clocks are off
    </description>
    <ffdc>TARGET_CHIP</ffdc>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_HCD_CORE_STOPCLOCKS_ERR</rc>
    <description>
      core_stopclocks returned with error
    </description>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_HCD_CACHE_STOPCLOCKS_ERR</rc>
    <description>
      cache_stopclocks returned with error
    </description>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_CPLT_STOPCLOCKS_ERR</rc>
    <description>
      cplt_stopclocks returned with error
    </description>
    <ffdc>TARGET_CHIPLET</ffdc>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_TP_STOPCLOCKS_ERR</rc>
    <description>
      tp_stopclocks returned with error
    </description>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_VITL_STOPCLOCKS_ERR</rc>
    <description>
      vital_stopclocks returned with error
    </description>
  </hwpError>
  <!-- ******************************************************************** -->
</hwpErrors>
