
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'thoms' on host 'zenbook_tomtom' (Windows NT_amd64 version 6.2) on Wed Apr 17 16:17:56 -0400 2024
INFO: [HLS 200-10] In directory 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj'.
INFO: [HLS 200-10] Adding design file 'mmult_accel.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'mmult_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../mmult_test.cpp in debug mode
   Compiling ../../../../mmult_accel.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../mmult.h:3,
                 from ../../../../mmult_test.cpp:4:
C:/Xilinx/Vivado/2018.3/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../mmult.h:3,
                 from ../../../../mmult_test.cpp:4:
C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../mmult.h:3,
                 from ../../../../mmult_accel.cpp:4:
C:/Xilinx/Vivado/2018.3/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../mmult.h:3,
                 from ../../../../mmult_accel.cpp:4:
C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
DEBUGGING AXI4 STREAMING DATA TYPES!
Matrixes identical ... Test successful!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mmult_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.184 ; gain = 18.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.184 ; gain = 18.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<unsigned char, 4, 5, 5>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:153).
INFO: [XFORM 203-603] Inlining function 'pop_stream<unsigned char, 4, 5, 5>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:143).
INFO: [XFORM 203-603] Inlining function 'mmult_hw<unsigned char, 160>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:157).
INFO: [XFORM 203-603] Inlining function 'push_stream<unsigned char, 4, 5, 5>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:165).
INFO: [XFORM 203-603] Inlining function 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' into 'HLS_accel' (mmult_accel.cpp:22).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 106.961 ; gain = 22.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 108.953 ; gain = 24.277
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'OUTPUT_STREAM.data.V' (mmult_accel.cpp:15).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'INPUT_STREAM.data.V' (mmult_accel.cpp:15).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (./mmult.h:57) in function 'HLS_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L3' (./mmult.h:59) in function 'HLS_accel' completely with a factor of 160.
INFO: [XFORM 203-101] Partitioning array 'a' (./mmult.h:131) in dimension 2 with a block factor 40.
INFO: [XFORM 203-101] Partitioning array 'b' (./mmult.h:132) in dimension 1 with a block factor 40.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 139.320 ; gain = 54.645
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./mmult.h:138:13) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./mmult.h:148:14) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (./mmult.h:56:3) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (./mmult.h:160:15) in function 'HLS_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:16 . Memory (MB): peak = 151.898 ; gain = 67.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_accel' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSubnS' (./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) on 'mul' operation ('temp', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 162.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.507 seconds; current allocated memory: 110.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.534 seconds; current allocated memory: 120.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'HLS_accel_mul_8s_8s_8_1_1' to 'HLS_accel_mul_8s_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_accel_add_8ns_8ns_8_2_1' to 'HLS_accel_add_8nscud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'HLS_accel' is 25697 from HDL expression: ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_add_8nscud': 159 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_mul_8s_bkb': 80 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_accel'.
INFO: [HLS 200-111]  Elapsed time: 13.864 seconds; current allocated memory: 140.467 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'HLS_accel_mul_8s_bkb_Mul_LUT_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'HLS_accel_add_8nscud_AddSubnS_0'
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_a_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:01:58 . Memory (MB): peak = 233.164 ; gain = 148.488
INFO: [SYSC 207-301] Generating SystemC RTL for HLS_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for HLS_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for HLS_accel.
WARNING: [HLS 200-483] The 'export_design -evaluate verilog' command is deprecated and will be removed in a future release. Use 'export_design -flow impl -rtl verilog' as its replacement.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 16:20:09 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\Users\thoms\Universite\INF3610-TPs\TP2\hls_architecture3\implementation_sol_3_3\hls_wrapped_mmult_prj\solution3_2\impl\verilog>C:/Xilinx/Vivado/2018.3/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Wrote  : <C:\Users\thoms\Universite\INF3610-TPs\TP2\hls_architecture3\implementation_sol_3_3\hls_wrapped_mmult_prj\solution3_2\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
</hls_inst/s_axi_CONTROL_BUS/Reg> is being mapped into </s_axi_CONTROL_BUS> at <0x00000000 [ 4K ]>
Wrote  : <C:\Users\thoms\Universite\INF3610-TPs\TP2\hls_architecture3\implementation_sol_3_3\hls_wrapped_mmult_prj\solution3_2\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Apr 17 16:20:30 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Apr 17 16:20:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/synth_1/runme.log
[Wed Apr 17 16:20:30 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 468.918 ; gain = 95.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/synth_1/.Xil/Vivado-16588-Zenbook_Tomtom/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/synth_1/.Xil/Vivado-16588-Zenbook_Tomtom/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 525.344 ; gain = 151.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 525.344 ; gain = 151.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 525.344 ; gain = 151.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/HLS_accel.xdc]
Finished Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/HLS_accel.xdc]
Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.703 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 798.984 ; gain = 1.281
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 798.984 ; gain = 425.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 798.984 ; gain = 425.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 798.984 ; gain = 425.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 798.984 ; gain = 425.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 798.984 ; gain = 425.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 863.438 ; gain = 489.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 863.512 ; gain = 489.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `bd_0`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `bd_0' done


INFO: [Synth 8-5816] Retiming module `bd_0_wrapper`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `bd_0_wrapper' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 873.418 ; gain = 499.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 873.418 ; gain = 499.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 873.418 ; gain = 499.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 873.418 ; gain = 499.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 873.418 ; gain = 499.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 873.418 ; gain = 499.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 873.418 ; gain = 499.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    69|
|2     |  bd_0_i |bd_0   |    69|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 873.418 ; gain = 499.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 873.418 ; gain = 226.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 873.418 ; gain = 499.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 884.590 ; gain = 522.547
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 16:29:03 2024...
[Wed Apr 17 16:29:08 2024] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:08:38 . Memory (MB): peak = 529.062 ; gain = 1.746
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/HLS_accel.xdc]
Finished Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/HLS_accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 867.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 867.477 ; gain = 338.414
Running report: report_utilization -file ./report/HLS_accel_utilization_synth.rpt
Contents of report file './report/HLS_accel_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:29:27 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/HLS_accel_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 7018 |     0 |     53200 | 13.19 |
|   LUT as Logic             | 4815 |     0 |     53200 |  9.05 |
|   LUT as Memory            | 2203 |     0 |     17400 | 12.66 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  | 2203 |     0 |           |       |
| Slice Registers            | 5905 |     0 |    106400 |  5.55 |
|   Register as Flip Flop    | 5905 |     0 |    106400 |  5.55 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 5904  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   48 |     0 |       140 | 34.29 |
|   RAMB36/FIFO*    |    8 |     0 |       140 |  5.71 |
|     RAMB36E1 only |    8 |       |           |       |
|   RAMB18          |   80 |     0 |       280 | 28.57 |
|     RAMB18E1 only |   80 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5904 |        Flop & Latch |
| LUT6     | 2012 |                 LUT |
| SRLC32E  | 1967 |  Distributed Memory |
| LUT3     | 1723 |                 LUT |
| LUT4     | 1029 |                 LUT |
| LUT2     |  862 |                 LUT |
| LUT5     |  649 |                 LUT |
| CARRY4   |  347 |          CarryLogic |
| SRL16E   |  236 |  Distributed Memory |
| RAMB18E1 |   80 |        Block Memory |
| RAMB36E1 |    8 |        Block Memory |
| LUT1     |    7 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/HLS_accel_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1464.480 ; gain = 596.457
Contents of report file './report/HLS_accel_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:29:50 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/HLS_accel_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.062        0.000                      0                16948        0.193        0.000                      0                16948        4.020        0.000                       0                  8276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.062        0.000                      0                16948        0.193        0.000                      0                16948        4.020        0.000                       0                  8276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/b_31_U/HLS_accel_a_0_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_126_reg_9787_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 2.446ns (36.750%)  route 4.210ns (63.250%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8275, unset)         0.973     0.973    bd_0_i/hls_inst/inst/b_31_U/HLS_accel_a_0_ram_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/b_31_U/HLS_accel_a_0_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/b_31_U/HLS_accel_a_0_ram_U/ram_reg/DOBDO[2]
                         net (fo=2, unplaced)         0.800     2.655    bd_0_i/hls_inst/inst/b_31_U/HLS_accel_a_0_ram_U/b_31_q1[2]
                         LUT3 (Prop_lut3_I1_O)        0.150     2.805 r  bd_0_i/hls_inst/inst/b_31_U/HLS_accel_a_0_ram_U/temp_124_reg_9387[5]_i_6/O
                         net (fo=11, unplaced)        1.157     3.962    bd_0_i/hls_inst/inst/a_31_U/HLS_accel_a_0_ram_U/temp_124_reg_9387[7]_i_3_1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.086 r  bd_0_i/hls_inst/inst/a_31_U/HLS_accel_a_0_ram_U/temp_124_reg_9387[7]_i_6/O
                         net (fo=2, unplaced)         0.650     4.736    bd_0_i/hls_inst/inst/HLS_accel_mul_8s_bkb_U64/HLS_accel_mul_8s_bkb_Mul_LUT_0_U/temp_126_reg_9787_reg[7][1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629     5.365 r  bd_0_i/hls_inst/inst/HLS_accel_mul_8s_bkb_U64/HLS_accel_mul_8s_bkb_Mul_LUT_0_U/temp_124_reg_9387_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.983    bd_0_i/hls_inst/inst/b_31_U/HLS_accel_a_0_ram_U/temp_124_reg_9387[7]_i_3_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.307     6.290 r  bd_0_i/hls_inst/inst/b_31_U/HLS_accel_a_0_ram_U/temp_124_reg_9387[7]_i_14/O
                         net (fo=1, unplaced)         0.449     6.739    bd_0_i/hls_inst/inst/a_31_U/HLS_accel_a_0_ram_U/temp_126_reg_9787_reg[7]
                         LUT6 (Prop_lut6_I2_O)        0.124     6.863 r  bd_0_i/hls_inst/inst/a_31_U/HLS_accel_a_0_ram_U/temp_124_reg_9387[7]_i_3/O
                         net (fo=1, unplaced)         0.000     6.863    bd_0_i/hls_inst/inst/HLS_accel_mul_8s_bkb_U64/HLS_accel_mul_8s_bkb_Mul_LUT_0_U/temp_126_reg_9787_reg[7]_1[0]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.093 r  bd_0_i/hls_inst/inst/HLS_accel_mul_8s_bkb_U64/HLS_accel_mul_8s_bkb_Mul_LUT_0_U/temp_124_reg_9387_reg[7]_i_1/O[1]
                         net (fo=2, unplaced)         0.536     7.629    bd_0_i/hls_inst/inst/grp_fu_5488_p2[7]
                         FDRE                                         r  bd_0_i/hls_inst/inst/temp_126_reg_9787_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8275, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/temp_126_reg_9787_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.198    10.691    bd_0_i/hls_inst/inst/temp_126_reg_9787_reg[7]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  3.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_7361_pp2_iter65_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/exitcond_flatten1_reg_7361_pp2_iter79_reg_reg[0]_srl14/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8275, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_7361_pp2_iter65_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_7361_pp2_iter65_reg_reg[0]_srl32/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_7361_pp2_iter65_reg_reg[0]_srl32_n_4
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_7361_pp2_iter79_reg_reg[0]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8275, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_7361_pp2_iter79_reg_reg[0]_srl14/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_7361_pp2_iter79_reg_reg[0]_srl14
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/inst/a_20_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter62_reg_reg[4]_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter62_reg_reg[4]_srl29/CLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1464.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1484.602 ; gain = 0.000
[Wed Apr 17 16:29:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1489.898 ; gain = 25.418
[Wed Apr 17 16:29:57 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 251.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1304.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1304.453 ; gain = 1053.453
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1332.570 ; gain = 12.316

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: cfc6a510

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1332.570 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1af9380e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1419.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 485 cells and removed 486 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: faf41da9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1419.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1737ec888

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1737ec888

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.754 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 8c6ab923

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8c6ab923

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             485  |             486  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1419.754 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 8c6ab923

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.754 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.062 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 88 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 176
Ending PowerOpt Patch Enables Task | Checksum: 8c6ab923

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.410 . Memory (MB): peak = 1772.074 ; gain = 0.000
Ending Power Optimization Task | Checksum: 8c6ab923

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1772.074 ; gain = 352.320

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8c6ab923

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.074 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1772.074 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 8c6ab923

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1772.074 ; gain = 453.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1772.074 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 02db9deb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1772.074 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 49cab292

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 52cdc257

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 52cdc257

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.074 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 52cdc257

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 52278cb6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1772.074 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           10  |              0  |                     1  |           0  |           1  |  00:00:04  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           10  |              0  |                     1  |           0  |           2  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1aafab1b3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1772.074 ; gain = 0.000
Phase 2 Global Placement | Checksum: 21f595d09

Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21f595d09

Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f9ebabf7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1922451b3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fa5420fb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14d861ed2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 192bc6b1e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d6fee4dc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1772.074 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d6fee4dc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ea6fa5a7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/a_22_U/HLS_accel_a_0_ram_U/reg_4310, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: ea6fa5a7

Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.280. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a81d1c3b

Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1772.074 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a81d1c3b

Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a81d1c3b

Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a81d1c3b

Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1772.074 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 26154f165

Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1772.074 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26154f165

Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1772.074 ; gain = 0.000
Ending Placer Task | Checksum: 16577a1a1

Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:08 . Memory (MB): peak = 1772.074 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1772.074 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1772.074 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1772.074 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1772.074 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8451b2fb ConstDB: 0 ShapeSum: e125eea6 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "OUTPUT_STREAM_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "OUTPUT_STREAM_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: faa46d1c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 1772.074 ; gain = 0.000
Post Restoration Checksum: NetGraph: c60c64a1 NumContArr: 3498087b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: faa46d1c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: faa46d1c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: faa46d1c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 1772.074 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 101b1f84e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.707  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1c56c252b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1913d3aa0

Time (s): cpu = 00:01:12 ; elapsed = 00:01:25 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1317
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.206  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15a671f09

Time (s): cpu = 00:01:37 ; elapsed = 00:01:58 . Memory (MB): peak = 1772.074 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 15a671f09

Time (s): cpu = 00:01:37 ; elapsed = 00:01:58 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15a671f09

Time (s): cpu = 00:01:37 ; elapsed = 00:01:58 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15a671f09

Time (s): cpu = 00:01:37 ; elapsed = 00:01:58 . Memory (MB): peak = 1772.074 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 15a671f09

Time (s): cpu = 00:01:37 ; elapsed = 00:01:58 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19b8873c6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:59 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.206  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e4201817

Time (s): cpu = 00:01:38 ; elapsed = 00:01:59 . Memory (MB): peak = 1772.074 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: e4201817

Time (s): cpu = 00:01:38 ; elapsed = 00:01:59 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.41307 %
  Global Horizontal Routing Utilization  = 3.4776 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1009c0648

Time (s): cpu = 00:01:38 ; elapsed = 00:01:59 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1009c0648

Time (s): cpu = 00:01:38 ; elapsed = 00:02:00 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f61f5dcb

Time (s): cpu = 00:01:39 ; elapsed = 00:02:02 . Memory (MB): peak = 1772.074 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.206  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f61f5dcb

Time (s): cpu = 00:01:39 ; elapsed = 00:02:02 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:39 ; elapsed = 00:02:02 . Memory (MB): peak = 1772.074 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:06 . Memory (MB): peak = 1772.074 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1772.074 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1772.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 16:35:44 2024...
[Wed Apr 17 16:35:45 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:05:48 . Memory (MB): peak = 1489.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1755.973 ; gain = 6.887
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1755.973 ; gain = 6.887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1756.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 485 instances were transformed.
  SRLC32E => SRL16E: 485 instances

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1756.000 ; gain = 266.102
Running report: report_route_status -file ./report/HLS_accel_status_routed.rpt
Contents of report file './report/HLS_accel_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       17207 :
       # of nets not needing routing.......... :        5385 :
           # of internally routed nets........ :        5341 :
           # of implicitly routed ports....... :          44 :
       # of routable nets..................... :       11822 :
           # of fully routed nets............. :       11822 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/HLS_accel_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/HLS_accel_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:36:02 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/HLS_accel_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.478ns (5.298%)  route 8.544ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.544     9.995    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y11         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.478ns (5.298%)  route 8.544ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.544     9.995    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y11         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.478ns (5.298%)  route 8.544ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.544     9.995    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X36Y11         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y11         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y11         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.478ns (5.308%)  route 8.527ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.527     9.978    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y15         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.478ns (5.308%)  route 8.527ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.527     9.978    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y15         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.478ns (5.317%)  route 8.512ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.512     9.963    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y13         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y13         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y13         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.478ns (5.317%)  route 8.512ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.512     9.963    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y13         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y13         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y13         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.478ns (5.320%)  route 8.508ns (94.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.508     9.959    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y15         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.478ns (5.320%)  route 8.508ns (94.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.508     9.959    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y15         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.478ns (5.320%)  route 8.508ns (94.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.508     9.959    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X46Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y15         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.242    





Running report: report_utilization -file ./report/HLS_accel_utilization_routed.rpt
Contents of report file './report/HLS_accel_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:36:02 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/HLS_accel_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 6976 |     0 |     53200 | 13.11 |
|   LUT as Logic             | 4773 |     0 |     53200 |  8.97 |
|   LUT as Memory            | 2203 |     0 |     17400 | 12.66 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  | 2203 |     0 |           |       |
| Slice Registers            | 5915 |     0 |    106400 |  5.56 |
|   Register as Flip Flop    | 5915 |     0 |    106400 |  5.56 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 5914  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2483 |     0 |     13300 | 18.67 |
|   SLICEL                                   | 1386 |     0 |           |       |
|   SLICEM                                   | 1097 |     0 |           |       |
| LUT as Logic                               | 4773 |     0 |     53200 |  8.97 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 3266 |       |           |       |
|   using O5 and O6                          | 1507 |       |           |       |
| LUT as Memory                              | 2203 |     0 |     17400 | 12.66 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    | 2203 |     0 |           |       |
|     using O5 output only                   |  485 |       |           |       |
|     using O6 output only                   | 1718 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| Slice Registers                            | 5915 |     0 |    106400 |  5.56 |
|   Register driven from within the Slice    | 3846 |       |           |       |
|   Register driven from outside the Slice   | 2069 |       |           |       |
|     LUT in front of the register is unused |  883 |       |           |       |
|     LUT in front of the register is used   | 1186 |       |           |       |
| Unique Control Sets                        |   39 |       |     13300 |  0.29 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   48 |     0 |       140 | 34.29 |
|   RAMB36/FIFO*    |    8 |     0 |       140 |  5.71 |
|     RAMB36E1 only |    8 |       |           |       |
|   RAMB18          |   80 |     0 |       280 | 28.57 |
|     RAMB18E1 only |   80 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5914 |        Flop & Latch |
| LUT6     | 2012 |                 LUT |
| LUT3     | 1722 |                 LUT |
| SRLC32E  | 1482 |  Distributed Memory |
| LUT4     | 1029 |                 LUT |
| LUT2     |  862 |                 LUT |
| SRL16E   |  721 |  Distributed Memory |
| LUT5     |  649 |                 LUT |
| CARRY4   |  347 |          CarryLogic |
| RAMB18E1 |   80 |        Block Memory |
| RAMB36E1 |    8 |        Block Memory |
| LUT1     |    6 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/HLS_accel_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/HLS_accel_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:36:03 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/HLS_accel_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.206        0.000                      0                16958        0.036        0.000                      0                16958        4.020        0.000                       0                  8286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.206        0.000                      0                16958        0.036        0.000                      0                16958        4.020        0.000                       0                  8286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.478ns (5.298%)  route 8.544ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.544     9.995    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y11         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  0.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_122_reg_9777_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_122_reg_9777_pp2_iter33_reg_reg[7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y32         FDRE                                         r  bd_0_i/hls_inst/inst/temp_122_reg_9777_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_122_reg_9777_reg[7]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/temp_122_reg_9777[7]
    SLICE_X36Y32         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_122_reg_9777_pp2_iter33_reg_reg[7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y32         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_122_reg_9777_pp2_iter33_reg_reg[7]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X36Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_122_reg_9777_pp2_iter33_reg_reg[7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y1   bd_0_i/hls_inst/inst/a_20_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y27  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter33_reg_reg[6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y27  bd_0_i/hls_inst/inst/temp_124_reg_9387_pp2_iter33_reg_reg[6]_srl32/CLK




HLS: impl run complete: worst setup slack (WNS)=0.206138, worst hold slack (WHS)=0.035657, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (80 bram18) + 2 * (8 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 2483 6976 5915 0 96 0 2203 0 0 0
HLS EXTRACTION: generated C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/report/verilog/HLS_accel_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             hls_wrapped_mmult_prj
Solution:            solution3_2
Device target:       xc7z020clg484-1
Report date:         Wed Apr 17 16:36:03 -0400 2024

#=== Post-Implementation Resource usage ===
SLICE:         2483
LUT:           6976
FF:            5915
DSP:              0
BRAM:            96
SRL:           2203
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.938
CP achieved post-implementation:    9.794
Timing met

HLS EXTRACTION: generated C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_3/hls_wrapped_mmult_prj/solution3_2/impl/report/verilog/HLS_accel_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 16:36:03 2024...
[2Kvivado_hls> [12C