
---------- Begin Simulation Statistics ----------
final_tick                                22462571250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     23                       # Simulator instruction rate (inst/s)
host_mem_usage                                6895928                       # Number of bytes of host memory used
host_op_rate                                       26                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11625.45                       # Real time elapsed on the host
host_tick_rate                                1896745                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      272785                       # Number of instructions simulated
sim_ops                                        299494                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022051                       # Number of seconds simulated
sim_ticks                                 22050513750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.953068                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    5818                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10398                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                109                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1306                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7474                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1055                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1534                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              479                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14541                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2475                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          401                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       70711                       # Number of instructions committed
system.cpu.committedOps                         80009                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.541062                       # CPI: cycles per instruction
system.cpu.discardedOps                          3672                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              44703                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             20834                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             9902                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          210117                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.220213                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      109                       # number of quiesce instructions executed
system.cpu.numCycles                           321103                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       109                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   44850     56.06%     56.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                    265      0.33%     56.39% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::MemRead                  20553     25.69%     82.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 14341     17.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    80009                       # Class of committed instruction
system.cpu.quiesceCycles                     34959719                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          110986                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           78                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           346                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               16048                       # Transaction distribution
system.membus.trans_dist::ReadResp              16292                       # Transaction distribution
system.membus.trans_dist::WriteReq              20842                       # Transaction distribution
system.membus.trans_dist::WriteResp             20842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq                35                       # Transaction distribution
system.membus.trans_dist::ReadExResp               35                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            216                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            28                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        71262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        71262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  74397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2885                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         8397                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2302005                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37413                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000615                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024787                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37390     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37413                       # Request fanout histogram
system.membus.reqLayer6.occupancy           121497795                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2540625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              456296                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              502875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1739105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          112147785                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1083750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2972085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       743021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3715106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       743021                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2972085                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3715106                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3715106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3715106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7430212                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       105540                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       105540                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2002                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       188418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       278530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       435336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2885                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3014660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4456452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6935725                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          590213125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.7                       # Network utilization (%)
system.acctest.local_bus.numRequests           497385                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          912                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.02                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    526282007                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    443460000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8916255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14860425                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4458127                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5944170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34178977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5944170                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4458127                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10402297                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8916255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14860425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10402297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10402297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44581274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4458127                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10402297                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14860425                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4458127                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1532844                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5990972                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4458127                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14860425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1532844                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20851396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        15919                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        15919                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        19712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        19712                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        49154                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        71262                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       525660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1572868                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        46329                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        46329    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        46329                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    131860295                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     99283000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1114112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2001686151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11888340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     50525444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2064099935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44581274                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44643495                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89224769                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2046267425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56531835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     50525444                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2153324704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3735556                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2162692                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3473412                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       618497                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        67585                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       395265                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23776680                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    104023155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     38637104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2972085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    169409023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     59441699                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     98078985                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    157520684                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23776680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    163464854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    136716089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2972085                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    326929707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13824                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          216                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          238                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       626924                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        63853                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         690778                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       626924                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       626924                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       626924                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        63853                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        690778                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       720900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1020840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1262016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        11265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            7                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19719                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11950561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     32693116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1532844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            118999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46295520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          20317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11888340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     38637104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5944170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       743021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57232952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          20317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23838900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     71330220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5944170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       743021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1532844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           118999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            103528472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     24500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006368919500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          301                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          301                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               35214                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20585                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15960                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19719                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19719                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     78                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1248                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    724722590                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   79410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1141625090                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45631.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71881.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       236                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14760                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18362                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19719                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    781                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    918.503226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   822.967869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.873538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           90      3.63%      3.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           66      2.66%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38      1.53%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      2.02%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      2.66%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      1.53%     14.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           47      1.90%     15.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           42      1.69%     17.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2043     82.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2480                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.943522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    277.399916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            289     96.01%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.33%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.33%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      1.00%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      1.00%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.33%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.33%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            2      0.66%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           301                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      65.521595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     27.273799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    189.306956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            262     87.04%     87.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      3.65%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      2.99%     93.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.33%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.66%     95.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.33%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.33%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.33%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.33%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      2.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           301                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1016448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1262208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1020840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1262016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        46.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        57.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     46.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22050507250                       # Total gap between requests
system.mem_ctrls.avgGap                     618024.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       715972                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       851008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11950560.562336103991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 32469628.967261590064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1532844.104369223583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 116097.068259917520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 72560.667662448453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11888339.789815554395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 38593567.916303083301                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5944169.894907777198                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 743021.236863472150                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        11265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           41                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            7                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    352200745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    756952345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30526855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1945145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5136630750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27767200210                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 293070441100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  24601978250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  46160542750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85402.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     67195.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     57597.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47442.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 733804392.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6779101.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  22015507.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  12012684.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 180314620.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         1224680.850000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         854112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        28885387.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       27408649.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     211089815.999983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     40483236.449999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     389681064.300005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       699626946.600015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         31.728374                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20443758910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1192800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    414292340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 218                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           109                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     200457503.440367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    493193659.463774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          109    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       328625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545318625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             109                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       612703375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21849867875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        29455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            29455                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        29455                       # number of overall hits
system.cpu.icache.overall_hits::total           29455                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          216                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            216                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          216                       # number of overall misses
system.cpu.icache.overall_misses::total           216                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9392500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9392500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9392500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9392500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        29671                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        29671                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        29671                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        29671                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007280                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007280                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007280                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007280                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43483.796296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43483.796296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43483.796296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43483.796296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          216                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          216                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          216                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          216                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9053750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9053750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9053750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9053750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007280                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007280                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007280                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007280                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41915.509259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41915.509259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41915.509259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41915.509259                       # average overall mshr miss latency
system.cpu.icache.replacements                     47                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        29455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           29455                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          216                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           216                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9392500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9392500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        29671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        29671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43483.796296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43483.796296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9053750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9053750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41915.509259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41915.509259                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           351.437333                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               34286                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                47                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            729.489362                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   351.437333                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.686401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.686401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             59558                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            59558                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        34268                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34268                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        34268                       # number of overall hits
system.cpu.dcache.overall_hits::total           34268                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           82                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             82                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           82                       # number of overall misses
system.cpu.dcache.overall_misses::total            82                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5886000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5886000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5886000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5886000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        34350                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        34350                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        34350                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        34350                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002387                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002387                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002387                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71780.487805                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71780.487805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71780.487805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71780.487805                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           19                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           63                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           63                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1259                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1259                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4230000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4230000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2806625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2806625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001834                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001834                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001834                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001834                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67142.857143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67142.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67142.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67142.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2229.249404                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2229.249404                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     12                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        21149                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21149                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1426875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1426875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        21177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50959.821429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50959.821429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          129                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          129                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2806625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2806625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49392.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49392.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21756.782946                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21756.782946                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13119                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13119                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4459125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4459125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82576.388889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82576.388889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1130                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1130                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2847000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2847000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81342.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81342.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           248.605550                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 173                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                12                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.416667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   248.605550                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.485558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.485558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            137463                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           137463                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22462571250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22462592500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     23                       # Simulator instruction rate (inst/s)
host_mem_usage                                6895928                       # Number of bytes of host memory used
host_op_rate                                       26                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11625.61                       # Real time elapsed on the host
host_tick_rate                                1896721                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      272794                       # Number of instructions simulated
sim_ops                                        299509                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022051                       # Number of seconds simulated
sim_ticks                                 22050535000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.946544                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    5819                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10401                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                110                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1308                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7474                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1055                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1534                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              479                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14546                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2477                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          401                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       70720                       # Number of instructions committed
system.cpu.committedOps                         80024                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.540964                       # CPI: cycles per instruction
system.cpu.discardedOps                          3679                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              44718                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             20834                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             9903                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          210118                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.220218                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      109                       # number of quiesce instructions executed
system.cpu.numCycles                           321137                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       109                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   44858     56.06%     56.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                    265      0.33%     56.39% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.39% # Class of committed instruction
system.cpu.op_class_0::MemRead                  20559     25.69%     82.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 14341     17.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    80024                       # Class of committed instruction
system.cpu.quiesceCycles                     34959719                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          111019                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           78                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           346                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               16048                       # Transaction distribution
system.membus.trans_dist::ReadResp              16292                       # Transaction distribution
system.membus.trans_dist::WriteReq              20842                       # Transaction distribution
system.membus.trans_dist::WriteResp             20842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq                35                       # Transaction distribution
system.membus.trans_dist::ReadExResp               35                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            216                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            28                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        71262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        71262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  74397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2885                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         8397                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2302005                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37413                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000615                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024787                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37390     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37413                       # Request fanout histogram
system.membus.reqLayer6.occupancy           121497795                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2540625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              456296                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              502875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1739105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          112147785                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1083750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2972082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       743021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3715103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       743021                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2972082                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3715103                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3715103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3715103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7430205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112128                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       105540                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       105540                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2002                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       188418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       278530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       435336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2885                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3014660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4456452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6935725                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          590213125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.7                       # Network utilization (%)
system.acctest.local_bus.numRequests           497385                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          912                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.02                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    526282007                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    443460000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8916246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14860410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4458123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5944164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34178944                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5944164                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4458123                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10402287                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8916246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14860410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10402287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10402287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44581231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4458123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10402287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14860410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4458123                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1532843                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5990966                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4458123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14860410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1532843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20851376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        15919                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        15919                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        19712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        19712                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        49154                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        71262                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       525660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1572868                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        46329                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        46329    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        46329                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    131860295                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     99283000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1114112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2001684222                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11888328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     50525395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2064097946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44581231                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44643452                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89224683                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2046265453                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56531780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     50525395                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2153322629                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3735556                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2162692                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3473412                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       618497                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        67585                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       395265                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23776657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    104023054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     38637067                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2972082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    169408860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     59441642                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     98078890                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    157520532                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23776657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    163464696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    136715957                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2972082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    326929392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13824                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          216                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          238                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       626924                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        63853                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         690777                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       626924                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       626924                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       626924                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        63853                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        690777                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       720900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1020840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1262016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        11265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            7                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19719                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11950549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     32693084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1532843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            118999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46295475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          20317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11888328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     38637067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5944164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       743021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57232897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          20317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23838877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     71330151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5944164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       743021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1532843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           118999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            103528372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     24500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006368919500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          301                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          301                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               35214                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20585                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15960                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19719                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19719                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     78                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1248                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    724722590                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   79410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1141625090                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45631.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71881.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       236                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14760                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18362                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19719                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    781                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    918.503226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   822.967869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.873538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           90      3.63%      3.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           66      2.66%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38      1.53%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      2.02%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      2.66%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      1.53%     14.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           47      1.90%     15.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           42      1.69%     17.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2043     82.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2480                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.943522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    277.399916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            289     96.01%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.33%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.33%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      1.00%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      1.00%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.33%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.33%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            2      0.66%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           301                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      65.521595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     27.273799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    189.306956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            262     87.04%     87.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      3.65%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      2.99%     93.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.33%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.66%     95.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.33%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.33%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.33%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.33%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      2.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           301                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1016448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1262208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1020840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1262016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        46.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        57.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     46.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22050507250                       # Total gap between requests
system.mem_ctrls.avgGap                     618024.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       715972                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       851008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11950549.045635400340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 32469597.676428258419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1532842.627174352063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 116096.956377702401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 72560.597736063995                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11888328.333076726645                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 38593530.723857723176                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5944164.166538363323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 743020.520817295415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        11265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           41                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            7                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    352200745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    756952345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30526855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1945145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5136630750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27767200210                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 293070441100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  24601978250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  46160542750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85402.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     67195.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     57597.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47442.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 733804392.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6779101.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  22015507.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  12012684.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 180314620.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         1224680.850000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         854112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        28885387.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       27408649.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     211089815.999983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     40483810.837499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     389681064.300005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       699627520.987515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         31.728369                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20443758910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1192800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    414313590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 218                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           109                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     200457503.440367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    493193659.463774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          109    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       328625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545318625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             109                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       612724625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21849867875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        29466                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            29466                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        29466                       # number of overall hits
system.cpu.icache.overall_hits::total           29466                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          216                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            216                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          216                       # number of overall misses
system.cpu.icache.overall_misses::total           216                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9392500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9392500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9392500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9392500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        29682                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        29682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        29682                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        29682                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007277                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007277                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007277                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007277                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43483.796296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43483.796296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43483.796296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43483.796296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          216                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          216                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          216                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          216                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9053750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9053750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9053750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9053750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007277                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007277                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007277                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007277                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41915.509259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41915.509259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41915.509259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41915.509259                       # average overall mshr miss latency
system.cpu.icache.replacements                     47                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        29466                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           29466                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          216                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           216                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9392500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9392500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        29682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        29682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007277                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007277                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43483.796296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43483.796296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9053750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9053750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41915.509259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41915.509259                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           351.437342                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              139432                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               408                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            341.745098                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   351.437342                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.686401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.686401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             59580                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            59580                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        34273                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34273                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        34273                       # number of overall hits
system.cpu.dcache.overall_hits::total           34273                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           82                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             82                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           82                       # number of overall misses
system.cpu.dcache.overall_misses::total            82                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5886000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5886000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5886000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5886000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        34355                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        34355                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        34355                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        34355                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002387                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002387                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002387                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71780.487805                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71780.487805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71780.487805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71780.487805                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           19                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           63                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           63                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1259                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1259                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4230000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4230000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2806625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2806625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001834                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001834                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001834                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001834                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67142.857143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67142.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67142.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67142.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2229.249404                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2229.249404                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     12                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        21154                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21154                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1426875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1426875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        21182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50959.821429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50959.821429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          129                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          129                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2806625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2806625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49392.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49392.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21756.782946                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21756.782946                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13119                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13119                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4459125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4459125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82576.388889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82576.388889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1130                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1130                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2847000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2847000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81342.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81342.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           248.605556                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               37611                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               267                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.865169                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   248.605556                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.485558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.485558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            137483                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           137483                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22462592500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
