
stm32_pi_speed_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b78  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  08007d08  08007d08  00008d08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080cc  080080cc  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080080cc  080080cc  000090cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080d4  080080d4  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080d4  080080d4  000090d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080080d8  080080d8  000090d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080080dc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  200001d4  080082b0  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004b4  080082b0  0000a4b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010980  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002352  00000000  00000000  0001ab84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  0001ced8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c39  00000000  00000000  0001de88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021e72  00000000  00000000  0001eac1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000114ba  00000000  00000000  00040933  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd89b  00000000  00000000  00051ded  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011f688  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000533c  00000000  00000000  0011f6cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009d  00000000  00000000  00124a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007cf0 	.word	0x08007cf0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08007cf0 	.word	0x08007cf0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <clampf>:
extern TIM_HandleTypeDef htim2;   // Encoder
extern TIM_HandleTypeDef htim6;   // Loop control
extern UART_HandleTypeDef huart2; // UART por USB

// Clamp
static float clampf(float x, float a, float b){
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	ed87 0a03 	vstr	s0, [r7, #12]
 8000ede:	edc7 0a02 	vstr	s1, [r7, #8]
 8000ee2:	ed87 1a01 	vstr	s2, [r7, #4]
  if(x < a) return a;
 8000ee6:	ed97 7a03 	vldr	s14, [r7, #12]
 8000eea:	edd7 7a02 	vldr	s15, [r7, #8]
 8000eee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef6:	d501      	bpl.n	8000efc <clampf+0x28>
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	e00b      	b.n	8000f14 <clampf+0x40>
  if(x > b) return b;
 8000efc:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f00:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f0c:	dd01      	ble.n	8000f12 <clampf+0x3e>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	e000      	b.n	8000f14 <clampf+0x40>
  return x;
 8000f12:	68fb      	ldr	r3, [r7, #12]
}
 8000f14:	ee07 3a90 	vmov	s15, r3
 8000f18:	eeb0 0a67 	vmov.f32	s0, s15
 8000f1c:	3714      	adds	r7, #20
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
	...

08000f28 <motor_set>:

// Set motor: u_norm en [-1,1] usando L298N (IN1/IN2 + ENA PWM)
// IN1 = PB5, IN2 = PB4 (segn tu config)
static void motor_set(float u_norm){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
  float a = fabsf(u_norm);
 8000f32:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f36:	eef0 7ae7 	vabs.f32	s15, s15
 8000f3a:	edc7 7a05 	vstr	s15, [r7, #20]
  a = clampf(a, 0.0f, 1.0f);
 8000f3e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8000f42:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8000fc0 <motor_set+0x98>
 8000f46:	ed97 0a05 	vldr	s0, [r7, #20]
 8000f4a:	f7ff ffc3 	bl	8000ed4 <clampf>
 8000f4e:	ed87 0a05 	vstr	s0, [r7, #20]

  if(u_norm >= 0.0f){
 8000f52:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5e:	db0a      	blt.n	8000f76 <motor_set+0x4e>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);   // IN1
 8000f60:	2201      	movs	r2, #1
 8000f62:	2120      	movs	r1, #32
 8000f64:	4817      	ldr	r0, [pc, #92]	@ (8000fc4 <motor_set+0x9c>)
 8000f66:	f001 f815 	bl	8001f94 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); // IN2
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2110      	movs	r1, #16
 8000f6e:	4815      	ldr	r0, [pc, #84]	@ (8000fc4 <motor_set+0x9c>)
 8000f70:	f001 f810 	bl	8001f94 <HAL_GPIO_WritePin>
 8000f74:	e009      	b.n	8000f8a <motor_set+0x62>
  }else{
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2120      	movs	r1, #32
 8000f7a:	4812      	ldr	r0, [pc, #72]	@ (8000fc4 <motor_set+0x9c>)
 8000f7c:	f001 f80a 	bl	8001f94 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000f80:	2201      	movs	r2, #1
 8000f82:	2110      	movs	r1, #16
 8000f84:	480f      	ldr	r0, [pc, #60]	@ (8000fc4 <motor_set+0x9c>)
 8000f86:	f001 f805 	bl	8001f94 <HAL_GPIO_WritePin>
  }

  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim1);
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <motor_set+0xa0>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f90:	613b      	str	r3, [r7, #16]
  uint32_t ccr = (uint32_t)(a * (float)arr);
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	ee07 3a90 	vmov	s15, r3
 8000f98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f9c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fa8:	ee17 3a90 	vmov	r3, s15
 8000fac:	60fb      	str	r3, [r7, #12]
  __HAL_TIM_SET_COMPARE(&htim1, PWM_CH, ccr);
 8000fae:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <motor_set+0xa0>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	68fa      	ldr	r2, [r7, #12]
 8000fb4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000fb6:	bf00      	nop
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	00000000 	.word	0x00000000
 8000fc4:	48000400 	.word	0x48000400
 8000fc8:	200001f0 	.word	0x200001f0

08000fcc <encoder_read_delta>:

// Lee delta de encoder con wrap bsico
static int32_t encoder_read_delta(void){
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
  int32_t cnt = (int32_t)__HAL_TIM_GET_COUNTER(&htim2);
 8000fd2:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <encoder_read_delta+0x4c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd8:	603b      	str	r3, [r7, #0]
  int32_t d = cnt - cnt_prev;
 8000fda:	4b10      	ldr	r3, [pc, #64]	@ (800101c <encoder_read_delta+0x50>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	683a      	ldr	r2, [r7, #0]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	607b      	str	r3, [r7, #4]
  cnt_prev = cnt;
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800101c <encoder_read_delta+0x50>)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	6013      	str	r3, [r2, #0]

  // Correccin simple por overflow (16-bit)
  if(d >  32767) d -= 65536;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000ff0:	db03      	blt.n	8000ffa <encoder_read_delta+0x2e>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8000ff8:	607b      	str	r3, [r7, #4]
  if(d < -32768) d += 65536;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001000:	da03      	bge.n	800100a <encoder_read_delta+0x3e>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001008:	607b      	str	r3, [r7, #4]

  return d;
 800100a:	687b      	ldr	r3, [r7, #4]
}
 800100c:	4618      	mov	r0, r3
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	2000023c 	.word	0x2000023c
 800101c:	2000035c 	.word	0x2000035c

08001020 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001024:	f000 fcc5 	bl	80019b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001028:	f000 f826 	bl	8001078 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102c:	f000 f9d0 	bl	80013d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001030:	f000 f99e 	bl	8001370 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001034:	f000 f882 	bl	800113c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001038:	f000 f910 	bl	800125c <MX_TIM2_Init>
  MX_TIM6_Init();
 800103c:	f000 f962 	bl	8001304 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  // Iniciar PWM (TIM1 CH2)
  HAL_TIM_PWM_Start(&htim1, PWM_CH);
 8001040:	2104      	movs	r1, #4
 8001042:	4809      	ldr	r0, [pc, #36]	@ (8001068 <main+0x48>)
 8001044:	f002 fa66 	bl	8003514 <HAL_TIM_PWM_Start>

  // Iniciar Encoder (TIM2)
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001048:	213c      	movs	r1, #60	@ 0x3c
 800104a:	4808      	ldr	r0, [pc, #32]	@ (800106c <main+0x4c>)
 800104c:	f002 fbe6 	bl	800381c <HAL_TIM_Encoder_Start>

  // Inicializar conteo previo
  cnt_prev = (int32_t)__HAL_TIM_GET_COUNTER(&htim2);
 8001050:	4b06      	ldr	r3, [pc, #24]	@ (800106c <main+0x4c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001056:	461a      	mov	r2, r3
 8001058:	4b05      	ldr	r3, [pc, #20]	@ (8001070 <main+0x50>)
 800105a:	601a      	str	r2, [r3, #0]

  // Iniciar Timer de control con interrupcin (TIM6)
  HAL_TIM_Base_Start_IT(&htim6);
 800105c:	4805      	ldr	r0, [pc, #20]	@ (8001074 <main+0x54>)
 800105e:	f002 f9ad 	bl	80033bc <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001062:	bf00      	nop
 8001064:	e7fd      	b.n	8001062 <main+0x42>
 8001066:	bf00      	nop
 8001068:	200001f0 	.word	0x200001f0
 800106c:	2000023c 	.word	0x2000023c
 8001070:	2000035c 	.word	0x2000035c
 8001074:	20000288 	.word	0x20000288

08001078 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b096      	sub	sp, #88	@ 0x58
 800107c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800107e:	f107 0314 	add.w	r3, r7, #20
 8001082:	2244      	movs	r2, #68	@ 0x44
 8001084:	2100      	movs	r1, #0
 8001086:	4618      	mov	r0, r3
 8001088:	f004 fd63 	bl	8005b52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800108c:	463b      	mov	r3, r7
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
 8001098:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800109a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800109e:	f000 ffaf 	bl	8002000 <HAL_PWREx_ControlVoltageScaling>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010a8:	f000 fa08 	bl	80014bc <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010ac:	f000 ff8a 	bl	8001fc4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010b0:	4b21      	ldr	r3, [pc, #132]	@ (8001138 <SystemClock_Config+0xc0>)
 80010b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010b6:	4a20      	ldr	r2, [pc, #128]	@ (8001138 <SystemClock_Config+0xc0>)
 80010b8:	f023 0318 	bic.w	r3, r3, #24
 80010bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80010c0:	2314      	movs	r3, #20
 80010c2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010c4:	2301      	movs	r3, #1
 80010c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010c8:	2301      	movs	r3, #1
 80010ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010d0:	2360      	movs	r3, #96	@ 0x60
 80010d2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010d4:	2302      	movs	r3, #2
 80010d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80010d8:	2301      	movs	r3, #1
 80010da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010dc:	2301      	movs	r3, #1
 80010de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80010e0:	2310      	movs	r3, #16
 80010e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010e4:	2307      	movs	r3, #7
 80010e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010e8:	2302      	movs	r3, #2
 80010ea:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010ec:	2302      	movs	r3, #2
 80010ee:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	4618      	mov	r0, r3
 80010f6:	f000 ffd9 	bl	80020ac <HAL_RCC_OscConfig>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001100:	f000 f9dc 	bl	80014bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001104:	230f      	movs	r3, #15
 8001106:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001108:	2303      	movs	r3, #3
 800110a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800110c:	2300      	movs	r3, #0
 800110e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001110:	2300      	movs	r3, #0
 8001112:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001114:	2300      	movs	r3, #0
 8001116:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001118:	463b      	mov	r3, r7
 800111a:	2101      	movs	r1, #1
 800111c:	4618      	mov	r0, r3
 800111e:	f001 fbd9 	bl	80028d4 <HAL_RCC_ClockConfig>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001128:	f000 f9c8 	bl	80014bc <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800112c:	f001 ffec 	bl	8003108 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001130:	bf00      	nop
 8001132:	3758      	adds	r7, #88	@ 0x58
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40021000 	.word	0x40021000

0800113c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b096      	sub	sp, #88	@ 0x58
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001142:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800114e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]
 800115a:	60da      	str	r2, [r3, #12]
 800115c:	611a      	str	r2, [r3, #16]
 800115e:	615a      	str	r2, [r3, #20]
 8001160:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001162:	1d3b      	adds	r3, r7, #4
 8001164:	222c      	movs	r2, #44	@ 0x2c
 8001166:	2100      	movs	r1, #0
 8001168:	4618      	mov	r0, r3
 800116a:	f004 fcf2 	bl	8005b52 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800116e:	4b39      	ldr	r3, [pc, #228]	@ (8001254 <MX_TIM1_Init+0x118>)
 8001170:	4a39      	ldr	r2, [pc, #228]	@ (8001258 <MX_TIM1_Init+0x11c>)
 8001172:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001174:	4b37      	ldr	r3, [pc, #220]	@ (8001254 <MX_TIM1_Init+0x118>)
 8001176:	2200      	movs	r2, #0
 8001178:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800117a:	4b36      	ldr	r3, [pc, #216]	@ (8001254 <MX_TIM1_Init+0x118>)
 800117c:	2200      	movs	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001180:	4b34      	ldr	r3, [pc, #208]	@ (8001254 <MX_TIM1_Init+0x118>)
 8001182:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001186:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001188:	4b32      	ldr	r3, [pc, #200]	@ (8001254 <MX_TIM1_Init+0x118>)
 800118a:	2200      	movs	r2, #0
 800118c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800118e:	4b31      	ldr	r3, [pc, #196]	@ (8001254 <MX_TIM1_Init+0x118>)
 8001190:	2200      	movs	r2, #0
 8001192:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001194:	4b2f      	ldr	r3, [pc, #188]	@ (8001254 <MX_TIM1_Init+0x118>)
 8001196:	2200      	movs	r2, #0
 8001198:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800119a:	482e      	ldr	r0, [pc, #184]	@ (8001254 <MX_TIM1_Init+0x118>)
 800119c:	f002 f962 	bl	8003464 <HAL_TIM_PWM_Init>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80011a6:	f000 f989 	bl	80014bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011aa:	2300      	movs	r3, #0
 80011ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011ae:	2300      	movs	r3, #0
 80011b0:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b2:	2300      	movs	r3, #0
 80011b4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011b6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80011ba:	4619      	mov	r1, r3
 80011bc:	4825      	ldr	r0, [pc, #148]	@ (8001254 <MX_TIM1_Init+0x118>)
 80011be:	f003 f913 	bl	80043e8 <HAL_TIMEx_MasterConfigSynchronization>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80011c8:	f000 f978 	bl	80014bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011cc:	2360      	movs	r3, #96	@ 0x60
 80011ce:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011d4:	2300      	movs	r3, #0
 80011d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011d8:	2300      	movs	r3, #0
 80011da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011dc:	2300      	movs	r3, #0
 80011de:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011e0:	2300      	movs	r3, #0
 80011e2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011e4:	2300      	movs	r3, #0
 80011e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011ec:	2204      	movs	r2, #4
 80011ee:	4619      	mov	r1, r3
 80011f0:	4818      	ldr	r0, [pc, #96]	@ (8001254 <MX_TIM1_Init+0x118>)
 80011f2:	f002 fca9 	bl	8003b48 <HAL_TIM_PWM_ConfigChannel>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80011fc:	f000 f95e 	bl	80014bc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001200:	2300      	movs	r3, #0
 8001202:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001204:	2300      	movs	r3, #0
 8001206:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001208:	2300      	movs	r3, #0
 800120a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001214:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001218:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800121a:	2300      	movs	r3, #0
 800121c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800121e:	2300      	movs	r3, #0
 8001220:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001222:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001226:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001228:	2300      	movs	r3, #0
 800122a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800122c:	2300      	movs	r3, #0
 800122e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001230:	1d3b      	adds	r3, r7, #4
 8001232:	4619      	mov	r1, r3
 8001234:	4807      	ldr	r0, [pc, #28]	@ (8001254 <MX_TIM1_Init+0x118>)
 8001236:	f003 f93d 	bl	80044b4 <HAL_TIMEx_ConfigBreakDeadTime>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001240:	f000 f93c 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001244:	4803      	ldr	r0, [pc, #12]	@ (8001254 <MX_TIM1_Init+0x118>)
 8001246:	f000 f9e9 	bl	800161c <HAL_TIM_MspPostInit>

}
 800124a:	bf00      	nop
 800124c:	3758      	adds	r7, #88	@ 0x58
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	200001f0 	.word	0x200001f0
 8001258:	40012c00 	.word	0x40012c00

0800125c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b08c      	sub	sp, #48	@ 0x30
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001262:	f107 030c 	add.w	r3, r7, #12
 8001266:	2224      	movs	r2, #36	@ 0x24
 8001268:	2100      	movs	r1, #0
 800126a:	4618      	mov	r0, r3
 800126c:	f004 fc71 	bl	8005b52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001270:	463b      	mov	r3, r7
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800127a:	4b21      	ldr	r3, [pc, #132]	@ (8001300 <MX_TIM2_Init+0xa4>)
 800127c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001280:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001282:	4b1f      	ldr	r3, [pc, #124]	@ (8001300 <MX_TIM2_Init+0xa4>)
 8001284:	2200      	movs	r2, #0
 8001286:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001288:	4b1d      	ldr	r3, [pc, #116]	@ (8001300 <MX_TIM2_Init+0xa4>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800128e:	4b1c      	ldr	r3, [pc, #112]	@ (8001300 <MX_TIM2_Init+0xa4>)
 8001290:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001294:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001296:	4b1a      	ldr	r3, [pc, #104]	@ (8001300 <MX_TIM2_Init+0xa4>)
 8001298:	2200      	movs	r2, #0
 800129a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800129c:	4b18      	ldr	r3, [pc, #96]	@ (8001300 <MX_TIM2_Init+0xa4>)
 800129e:	2200      	movs	r2, #0
 80012a0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012a2:	2303      	movs	r3, #3
 80012a4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012a6:	2300      	movs	r3, #0
 80012a8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012aa:	2301      	movs	r3, #1
 80012ac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012b6:	2300      	movs	r3, #0
 80012b8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012ba:	2301      	movs	r3, #1
 80012bc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012be:	2300      	movs	r3, #0
 80012c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80012c6:	f107 030c 	add.w	r3, r7, #12
 80012ca:	4619      	mov	r1, r3
 80012cc:	480c      	ldr	r0, [pc, #48]	@ (8001300 <MX_TIM2_Init+0xa4>)
 80012ce:	f002 f9ff 	bl	80036d0 <HAL_TIM_Encoder_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80012d8:	f000 f8f0 	bl	80014bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012dc:	2300      	movs	r3, #0
 80012de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012e4:	463b      	mov	r3, r7
 80012e6:	4619      	mov	r1, r3
 80012e8:	4805      	ldr	r0, [pc, #20]	@ (8001300 <MX_TIM2_Init+0xa4>)
 80012ea:	f003 f87d 	bl	80043e8 <HAL_TIMEx_MasterConfigSynchronization>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80012f4:	f000 f8e2 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012f8:	bf00      	nop
 80012fa:	3730      	adds	r7, #48	@ 0x30
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	2000023c 	.word	0x2000023c

08001304 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001314:	4b14      	ldr	r3, [pc, #80]	@ (8001368 <MX_TIM6_Init+0x64>)
 8001316:	4a15      	ldr	r2, [pc, #84]	@ (800136c <MX_TIM6_Init+0x68>)
 8001318:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 800131a:	4b13      	ldr	r3, [pc, #76]	@ (8001368 <MX_TIM6_Init+0x64>)
 800131c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001320:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001322:	4b11      	ldr	r3, [pc, #68]	@ (8001368 <MX_TIM6_Init+0x64>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 39;
 8001328:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <MX_TIM6_Init+0x64>)
 800132a:	2227      	movs	r2, #39	@ 0x27
 800132c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800132e:	4b0e      	ldr	r3, [pc, #56]	@ (8001368 <MX_TIM6_Init+0x64>)
 8001330:	2200      	movs	r2, #0
 8001332:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001334:	480c      	ldr	r0, [pc, #48]	@ (8001368 <MX_TIM6_Init+0x64>)
 8001336:	f001 ffe9 	bl	800330c <HAL_TIM_Base_Init>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001340:	f000 f8bc 	bl	80014bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001344:	2300      	movs	r3, #0
 8001346:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	4619      	mov	r1, r3
 8001350:	4805      	ldr	r0, [pc, #20]	@ (8001368 <MX_TIM6_Init+0x64>)
 8001352:	f003 f849 	bl	80043e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800135c:	f000 f8ae 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001360:	bf00      	nop
 8001362:	3710      	adds	r7, #16
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20000288 	.word	0x20000288
 800136c:	40001000 	.word	0x40001000

08001370 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001374:	4b14      	ldr	r3, [pc, #80]	@ (80013c8 <MX_USART2_UART_Init+0x58>)
 8001376:	4a15      	ldr	r2, [pc, #84]	@ (80013cc <MX_USART2_UART_Init+0x5c>)
 8001378:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800137a:	4b13      	ldr	r3, [pc, #76]	@ (80013c8 <MX_USART2_UART_Init+0x58>)
 800137c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001380:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001382:	4b11      	ldr	r3, [pc, #68]	@ (80013c8 <MX_USART2_UART_Init+0x58>)
 8001384:	2200      	movs	r2, #0
 8001386:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001388:	4b0f      	ldr	r3, [pc, #60]	@ (80013c8 <MX_USART2_UART_Init+0x58>)
 800138a:	2200      	movs	r2, #0
 800138c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800138e:	4b0e      	ldr	r3, [pc, #56]	@ (80013c8 <MX_USART2_UART_Init+0x58>)
 8001390:	2200      	movs	r2, #0
 8001392:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001394:	4b0c      	ldr	r3, [pc, #48]	@ (80013c8 <MX_USART2_UART_Init+0x58>)
 8001396:	220c      	movs	r2, #12
 8001398:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800139a:	4b0b      	ldr	r3, [pc, #44]	@ (80013c8 <MX_USART2_UART_Init+0x58>)
 800139c:	2200      	movs	r2, #0
 800139e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a0:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <MX_USART2_UART_Init+0x58>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013a6:	4b08      	ldr	r3, [pc, #32]	@ (80013c8 <MX_USART2_UART_Init+0x58>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013ac:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <MX_USART2_UART_Init+0x58>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013b2:	4805      	ldr	r0, [pc, #20]	@ (80013c8 <MX_USART2_UART_Init+0x58>)
 80013b4:	f003 f914 	bl	80045e0 <HAL_UART_Init>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013be:	f000 f87d 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	200002d4 	.word	0x200002d4
 80013cc:	40004400 	.word	0x40004400

080013d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b088      	sub	sp, #32
 80013d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d6:	f107 030c 	add.w	r3, r7, #12
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]
 80013e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e6:	4b1d      	ldr	r3, [pc, #116]	@ (800145c <MX_GPIO_Init+0x8c>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	4a1c      	ldr	r2, [pc, #112]	@ (800145c <MX_GPIO_Init+0x8c>)
 80013ec:	f043 0304 	orr.w	r3, r3, #4
 80013f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013f2:	4b1a      	ldr	r3, [pc, #104]	@ (800145c <MX_GPIO_Init+0x8c>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f6:	f003 0304 	and.w	r3, r3, #4
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fe:	4b17      	ldr	r3, [pc, #92]	@ (800145c <MX_GPIO_Init+0x8c>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001402:	4a16      	ldr	r2, [pc, #88]	@ (800145c <MX_GPIO_Init+0x8c>)
 8001404:	f043 0301 	orr.w	r3, r3, #1
 8001408:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800140a:	4b14      	ldr	r3, [pc, #80]	@ (800145c <MX_GPIO_Init+0x8c>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	607b      	str	r3, [r7, #4]
 8001414:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001416:	4b11      	ldr	r3, [pc, #68]	@ (800145c <MX_GPIO_Init+0x8c>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141a:	4a10      	ldr	r2, [pc, #64]	@ (800145c <MX_GPIO_Init+0x8c>)
 800141c:	f043 0302 	orr.w	r3, r3, #2
 8001420:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001422:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <MX_GPIO_Init+0x8c>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	603b      	str	r3, [r7, #0]
 800142c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|MOTOR_IN2_Pin|MOTOR_IN1_Pin, GPIO_PIN_RESET);
 800142e:	2200      	movs	r2, #0
 8001430:	2138      	movs	r1, #56	@ 0x38
 8001432:	480b      	ldr	r0, [pc, #44]	@ (8001460 <MX_GPIO_Init+0x90>)
 8001434:	f000 fdae 	bl	8001f94 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD3_Pin MOTOR_IN2_Pin MOTOR_IN1_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|MOTOR_IN2_Pin|MOTOR_IN1_Pin;
 8001438:	2338      	movs	r3, #56	@ 0x38
 800143a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143c:	2301      	movs	r3, #1
 800143e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001444:	2300      	movs	r3, #0
 8001446:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001448:	f107 030c 	add.w	r3, r7, #12
 800144c:	4619      	mov	r1, r3
 800144e:	4804      	ldr	r0, [pc, #16]	@ (8001460 <MX_GPIO_Init+0x90>)
 8001450:	f000 fc36 	bl	8001cc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001454:	bf00      	nop
 8001456:	3720      	adds	r7, #32
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40021000 	.word	0x40021000
 8001460:	48000400 	.word	0x48000400

08001464 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b094      	sub	sp, #80	@ 0x50
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM6)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a0e      	ldr	r2, [pc, #56]	@ (80014ac <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d116      	bne.n	80014a4 <HAL_TIM_PeriodElapsedCallback+0x40>
  {
    // Mantn el motor girando lento
    motor_set(0.20f);
 8001476:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 80014b0 <HAL_TIM_PeriodElapsedCallback+0x4c>
 800147a:	f7ff fd55 	bl	8000f28 <motor_set>

    // Leer encoder
    int32_t dcnt = encoder_read_delta();
 800147e:	f7ff fda5 	bl	8000fcc <encoder_read_delta>
 8001482:	64f8      	str	r0, [r7, #76]	@ 0x4c

    // Enviar por UART
    char line[64];
    int n = snprintf(line, sizeof(line), "%ld\r\n", (long)dcnt);
 8001484:	f107 0008 	add.w	r0, r7, #8
 8001488:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800148a:	4a0a      	ldr	r2, [pc, #40]	@ (80014b4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800148c:	2140      	movs	r1, #64	@ 0x40
 800148e:	f004 fae7 	bl	8005a60 <sniprintf>
 8001492:	64b8      	str	r0, [r7, #72]	@ 0x48
    HAL_UART_Transmit(&huart2, (uint8_t*)line, n, 5);
 8001494:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001496:	b29a      	uxth	r2, r3
 8001498:	f107 0108 	add.w	r1, r7, #8
 800149c:	2305      	movs	r3, #5
 800149e:	4806      	ldr	r0, [pc, #24]	@ (80014b8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80014a0:	f003 f8ec 	bl	800467c <HAL_UART_Transmit>
  }
}
 80014a4:	bf00      	nop
 80014a6:	3750      	adds	r7, #80	@ 0x50
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40001000 	.word	0x40001000
 80014b0:	3e4ccccd 	.word	0x3e4ccccd
 80014b4:	08007d08 	.word	0x08007d08
 80014b8:	200002d4 	.word	0x200002d4

080014bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014c0:	b672      	cpsid	i
}
 80014c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <Error_Handler+0x8>

080014c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ce:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <HAL_MspInit+0x44>)
 80014d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014d2:	4a0e      	ldr	r2, [pc, #56]	@ (800150c <HAL_MspInit+0x44>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80014da:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <HAL_MspInit+0x44>)
 80014dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e6:	4b09      	ldr	r3, [pc, #36]	@ (800150c <HAL_MspInit+0x44>)
 80014e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ea:	4a08      	ldr	r2, [pc, #32]	@ (800150c <HAL_MspInit+0x44>)
 80014ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014f2:	4b06      	ldr	r3, [pc, #24]	@ (800150c <HAL_MspInit+0x44>)
 80014f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014fa:	603b      	str	r3, [r7, #0]
 80014fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40021000 	.word	0x40021000

08001510 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a0a      	ldr	r2, [pc, #40]	@ (8001548 <HAL_TIM_PWM_MspInit+0x38>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d10b      	bne.n	800153a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001522:	4b0a      	ldr	r3, [pc, #40]	@ (800154c <HAL_TIM_PWM_MspInit+0x3c>)
 8001524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001526:	4a09      	ldr	r2, [pc, #36]	@ (800154c <HAL_TIM_PWM_MspInit+0x3c>)
 8001528:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800152c:	6613      	str	r3, [r2, #96]	@ 0x60
 800152e:	4b07      	ldr	r3, [pc, #28]	@ (800154c <HAL_TIM_PWM_MspInit+0x3c>)
 8001530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001532:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800153a:	bf00      	nop
 800153c:	3714      	adds	r7, #20
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	40012c00 	.word	0x40012c00
 800154c:	40021000 	.word	0x40021000

08001550 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	@ 0x28
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001570:	d128      	bne.n	80015c4 <HAL_TIM_Encoder_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001572:	4b16      	ldr	r3, [pc, #88]	@ (80015cc <HAL_TIM_Encoder_MspInit+0x7c>)
 8001574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001576:	4a15      	ldr	r2, [pc, #84]	@ (80015cc <HAL_TIM_Encoder_MspInit+0x7c>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6593      	str	r3, [r2, #88]	@ 0x58
 800157e:	4b13      	ldr	r3, [pc, #76]	@ (80015cc <HAL_TIM_Encoder_MspInit+0x7c>)
 8001580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800158a:	4b10      	ldr	r3, [pc, #64]	@ (80015cc <HAL_TIM_Encoder_MspInit+0x7c>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158e:	4a0f      	ldr	r2, [pc, #60]	@ (80015cc <HAL_TIM_Encoder_MspInit+0x7c>)
 8001590:	f043 0301 	orr.w	r3, r3, #1
 8001594:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001596:	4b0d      	ldr	r3, [pc, #52]	@ (80015cc <HAL_TIM_Encoder_MspInit+0x7c>)
 8001598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	60fb      	str	r3, [r7, #12]
 80015a0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80015a2:	2322      	movs	r3, #34	@ 0x22
 80015a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a6:	2302      	movs	r3, #2
 80015a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ae:	2300      	movs	r3, #0
 80015b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80015b2:	2301      	movs	r3, #1
 80015b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c0:	f000 fb7e 	bl	8001cc0 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80015c4:	bf00      	nop
 80015c6:	3728      	adds	r7, #40	@ 0x28
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40021000 	.word	0x40021000

080015d0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001614 <HAL_TIM_Base_MspInit+0x44>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d113      	bne.n	800160a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80015e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001618 <HAL_TIM_Base_MspInit+0x48>)
 80015e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e6:	4a0c      	ldr	r2, [pc, #48]	@ (8001618 <HAL_TIM_Base_MspInit+0x48>)
 80015e8:	f043 0310 	orr.w	r3, r3, #16
 80015ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001618 <HAL_TIM_Base_MspInit+0x48>)
 80015f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015f2:	f003 0310 	and.w	r3, r3, #16
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	2036      	movs	r0, #54	@ 0x36
 8001600:	f000 fb27 	bl	8001c52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001604:	2036      	movs	r0, #54	@ 0x36
 8001606:	f000 fb40 	bl	8001c8a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 800160a:	bf00      	nop
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40001000 	.word	0x40001000
 8001618:	40021000 	.word	0x40021000

0800161c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b088      	sub	sp, #32
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 030c 	add.w	r3, r7, #12
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a12      	ldr	r2, [pc, #72]	@ (8001684 <HAL_TIM_MspPostInit+0x68>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d11d      	bne.n	800167a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800163e:	4b12      	ldr	r3, [pc, #72]	@ (8001688 <HAL_TIM_MspPostInit+0x6c>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	4a11      	ldr	r2, [pc, #68]	@ (8001688 <HAL_TIM_MspPostInit+0x6c>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800164a:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <HAL_TIM_MspPostInit+0x6c>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001656:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800165a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165c:	2302      	movs	r3, #2
 800165e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001664:	2300      	movs	r3, #0
 8001666:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001668:	2301      	movs	r3, #1
 800166a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166c:	f107 030c 	add.w	r3, r7, #12
 8001670:	4619      	mov	r1, r3
 8001672:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001676:	f000 fb23 	bl	8001cc0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800167a:	bf00      	nop
 800167c:	3720      	adds	r7, #32
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40012c00 	.word	0x40012c00
 8001688:	40021000 	.word	0x40021000

0800168c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b09e      	sub	sp, #120	@ 0x78
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001694:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	609a      	str	r2, [r3, #8]
 80016a0:	60da      	str	r2, [r3, #12]
 80016a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a4:	f107 0310 	add.w	r3, r7, #16
 80016a8:	2254      	movs	r2, #84	@ 0x54
 80016aa:	2100      	movs	r1, #0
 80016ac:	4618      	mov	r0, r3
 80016ae:	f004 fa50 	bl	8005b52 <memset>
  if(huart->Instance==USART2)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a1f      	ldr	r2, [pc, #124]	@ (8001734 <HAL_UART_MspInit+0xa8>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d136      	bne.n	800172a <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016bc:	2302      	movs	r3, #2
 80016be:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016c0:	2300      	movs	r3, #0
 80016c2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016c4:	f107 0310 	add.w	r3, r7, #16
 80016c8:	4618      	mov	r0, r3
 80016ca:	f001 fb27 	bl	8002d1c <HAL_RCCEx_PeriphCLKConfig>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016d4:	f7ff fef2 	bl	80014bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016d8:	4b17      	ldr	r3, [pc, #92]	@ (8001738 <HAL_UART_MspInit+0xac>)
 80016da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016dc:	4a16      	ldr	r2, [pc, #88]	@ (8001738 <HAL_UART_MspInit+0xac>)
 80016de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80016e4:	4b14      	ldr	r3, [pc, #80]	@ (8001738 <HAL_UART_MspInit+0xac>)
 80016e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f0:	4b11      	ldr	r3, [pc, #68]	@ (8001738 <HAL_UART_MspInit+0xac>)
 80016f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f4:	4a10      	ldr	r2, [pc, #64]	@ (8001738 <HAL_UART_MspInit+0xac>)
 80016f6:	f043 0301 	orr.w	r3, r3, #1
 80016fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <HAL_UART_MspInit+0xac>)
 80016fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	60bb      	str	r3, [r7, #8]
 8001706:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001708:	230c      	movs	r3, #12
 800170a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170c:	2302      	movs	r3, #2
 800170e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001714:	2303      	movs	r3, #3
 8001716:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001718:	2307      	movs	r3, #7
 800171a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001720:	4619      	mov	r1, r3
 8001722:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001726:	f000 facb 	bl	8001cc0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800172a:	bf00      	nop
 800172c:	3778      	adds	r7, #120	@ 0x78
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40004400 	.word	0x40004400
 8001738:	40021000 	.word	0x40021000

0800173c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <NMI_Handler+0x4>

08001744 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001748:	bf00      	nop
 800174a:	e7fd      	b.n	8001748 <HardFault_Handler+0x4>

0800174c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <MemManage_Handler+0x4>

08001754 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <BusFault_Handler+0x4>

0800175c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001760:	bf00      	nop
 8001762:	e7fd      	b.n	8001760 <UsageFault_Handler+0x4>

08001764 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr

0800178e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001792:	f000 f963 	bl	8001a5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80017a0:	4802      	ldr	r0, [pc, #8]	@ (80017ac <TIM6_DAC_IRQHandler+0x10>)
 80017a2:	f002 f8c9 	bl	8003938 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000288 	.word	0x20000288

080017b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return 1;
 80017b4:	2301      	movs	r3, #1
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <_kill>:

int _kill(int pid, int sig)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017ca:	f004 fa15 	bl	8005bf8 <__errno>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2216      	movs	r2, #22
 80017d2:	601a      	str	r2, [r3, #0]
  return -1;
 80017d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <_exit>:

void _exit (int status)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017e8:	f04f 31ff 	mov.w	r1, #4294967295
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f7ff ffe7 	bl	80017c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017f2:	bf00      	nop
 80017f4:	e7fd      	b.n	80017f2 <_exit+0x12>

080017f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b086      	sub	sp, #24
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	60f8      	str	r0, [r7, #12]
 80017fe:	60b9      	str	r1, [r7, #8]
 8001800:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
 8001806:	e00a      	b.n	800181e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001808:	f3af 8000 	nop.w
 800180c:	4601      	mov	r1, r0
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	1c5a      	adds	r2, r3, #1
 8001812:	60ba      	str	r2, [r7, #8]
 8001814:	b2ca      	uxtb	r2, r1
 8001816:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	3301      	adds	r3, #1
 800181c:	617b      	str	r3, [r7, #20]
 800181e:	697a      	ldr	r2, [r7, #20]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	429a      	cmp	r2, r3
 8001824:	dbf0      	blt.n	8001808 <_read+0x12>
  }

  return len;
 8001826:	687b      	ldr	r3, [r7, #4]
}
 8001828:	4618      	mov	r0, r3
 800182a:	3718      	adds	r7, #24
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]
 8001840:	e009      	b.n	8001856 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	1c5a      	adds	r2, r3, #1
 8001846:	60ba      	str	r2, [r7, #8]
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	3301      	adds	r3, #1
 8001854:	617b      	str	r3, [r7, #20]
 8001856:	697a      	ldr	r2, [r7, #20]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	429a      	cmp	r2, r3
 800185c:	dbf1      	blt.n	8001842 <_write+0x12>
  }
  return len;
 800185e:	687b      	ldr	r3, [r7, #4]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3718      	adds	r7, #24
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <_close>:

int _close(int file)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001870:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001874:	4618      	mov	r0, r3
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001890:	605a      	str	r2, [r3, #4]
  return 0;
 8001892:	2300      	movs	r3, #0
}
 8001894:	4618      	mov	r0, r3
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <_isatty>:

int _isatty(int file)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018a8:	2301      	movs	r3, #1
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b085      	sub	sp, #20
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	60f8      	str	r0, [r7, #12]
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018c2:	2300      	movs	r3, #0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3714      	adds	r7, #20
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018d8:	4a14      	ldr	r2, [pc, #80]	@ (800192c <_sbrk+0x5c>)
 80018da:	4b15      	ldr	r3, [pc, #84]	@ (8001930 <_sbrk+0x60>)
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018e4:	4b13      	ldr	r3, [pc, #76]	@ (8001934 <_sbrk+0x64>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d102      	bne.n	80018f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018ec:	4b11      	ldr	r3, [pc, #68]	@ (8001934 <_sbrk+0x64>)
 80018ee:	4a12      	ldr	r2, [pc, #72]	@ (8001938 <_sbrk+0x68>)
 80018f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018f2:	4b10      	ldr	r3, [pc, #64]	@ (8001934 <_sbrk+0x64>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4413      	add	r3, r2
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d207      	bcs.n	8001910 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001900:	f004 f97a 	bl	8005bf8 <__errno>
 8001904:	4603      	mov	r3, r0
 8001906:	220c      	movs	r2, #12
 8001908:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800190a:	f04f 33ff 	mov.w	r3, #4294967295
 800190e:	e009      	b.n	8001924 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001910:	4b08      	ldr	r3, [pc, #32]	@ (8001934 <_sbrk+0x64>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001916:	4b07      	ldr	r3, [pc, #28]	@ (8001934 <_sbrk+0x64>)
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4413      	add	r3, r2
 800191e:	4a05      	ldr	r2, [pc, #20]	@ (8001934 <_sbrk+0x64>)
 8001920:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001922:	68fb      	ldr	r3, [r7, #12]
}
 8001924:	4618      	mov	r0, r3
 8001926:	3718      	adds	r7, #24
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	2000c000 	.word	0x2000c000
 8001930:	00000400 	.word	0x00000400
 8001934:	20000360 	.word	0x20000360
 8001938:	200004b8 	.word	0x200004b8

0800193c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001940:	4b06      	ldr	r3, [pc, #24]	@ (800195c <SystemInit+0x20>)
 8001942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001946:	4a05      	ldr	r2, [pc, #20]	@ (800195c <SystemInit+0x20>)
 8001948:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800194c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001960:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001998 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001964:	f7ff ffea 	bl	800193c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001968:	480c      	ldr	r0, [pc, #48]	@ (800199c <LoopForever+0x6>)
  ldr r1, =_edata
 800196a:	490d      	ldr	r1, [pc, #52]	@ (80019a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800196c:	4a0d      	ldr	r2, [pc, #52]	@ (80019a4 <LoopForever+0xe>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001970:	e002      	b.n	8001978 <LoopCopyDataInit>

08001972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001976:	3304      	adds	r3, #4

08001978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800197c:	d3f9      	bcc.n	8001972 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800197e:	4a0a      	ldr	r2, [pc, #40]	@ (80019a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001980:	4c0a      	ldr	r4, [pc, #40]	@ (80019ac <LoopForever+0x16>)
  movs r3, #0
 8001982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001984:	e001      	b.n	800198a <LoopFillZerobss>

08001986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001988:	3204      	adds	r2, #4

0800198a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800198c:	d3fb      	bcc.n	8001986 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800198e:	f004 f939 	bl	8005c04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001992:	f7ff fb45 	bl	8001020 <main>

08001996 <LoopForever>:

LoopForever:
    b LoopForever
 8001996:	e7fe      	b.n	8001996 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001998:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800199c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019a4:	080080dc 	.word	0x080080dc
  ldr r2, =_sbss
 80019a8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019ac:	200004b4 	.word	0x200004b4

080019b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019b0:	e7fe      	b.n	80019b0 <ADC1_IRQHandler>

080019b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019b8:	2300      	movs	r3, #0
 80019ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019bc:	2003      	movs	r0, #3
 80019be:	f000 f93d 	bl	8001c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019c2:	2000      	movs	r0, #0
 80019c4:	f000 f80e 	bl	80019e4 <HAL_InitTick>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d002      	beq.n	80019d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	71fb      	strb	r3, [r7, #7]
 80019d2:	e001      	b.n	80019d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019d4:	f7ff fd78 	bl	80014c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019d8:	79fb      	ldrb	r3, [r7, #7]
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
	...

080019e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019ec:	2300      	movs	r3, #0
 80019ee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80019f0:	4b17      	ldr	r3, [pc, #92]	@ (8001a50 <HAL_InitTick+0x6c>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d023      	beq.n	8001a40 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80019f8:	4b16      	ldr	r3, [pc, #88]	@ (8001a54 <HAL_InitTick+0x70>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	4b14      	ldr	r3, [pc, #80]	@ (8001a50 <HAL_InitTick+0x6c>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	4619      	mov	r1, r3
 8001a02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 f949 	bl	8001ca6 <HAL_SYSTICK_Config>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d10f      	bne.n	8001a3a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b0f      	cmp	r3, #15
 8001a1e:	d809      	bhi.n	8001a34 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a20:	2200      	movs	r2, #0
 8001a22:	6879      	ldr	r1, [r7, #4]
 8001a24:	f04f 30ff 	mov.w	r0, #4294967295
 8001a28:	f000 f913 	bl	8001c52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a2c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a58 <HAL_InitTick+0x74>)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6013      	str	r3, [r2, #0]
 8001a32:	e007      	b.n	8001a44 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	73fb      	strb	r3, [r7, #15]
 8001a38:	e004      	b.n	8001a44 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	73fb      	strb	r3, [r7, #15]
 8001a3e:	e001      	b.n	8001a44 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000008 	.word	0x20000008
 8001a54:	20000000 	.word	0x20000000
 8001a58:	20000004 	.word	0x20000004

08001a5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a60:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <HAL_IncTick+0x20>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	461a      	mov	r2, r3
 8001a66:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <HAL_IncTick+0x24>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	4a04      	ldr	r2, [pc, #16]	@ (8001a80 <HAL_IncTick+0x24>)
 8001a6e:	6013      	str	r3, [r2, #0]
}
 8001a70:	bf00      	nop
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	20000008 	.word	0x20000008
 8001a80:	20000364 	.word	0x20000364

08001a84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  return uwTick;
 8001a88:	4b03      	ldr	r3, [pc, #12]	@ (8001a98 <HAL_GetTick+0x14>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	20000364 	.word	0x20000364

08001a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f003 0307 	and.w	r3, r3, #7
 8001aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001aac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ab8:	4013      	ands	r3, r2
 8001aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ac4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ac8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ace:	4a04      	ldr	r2, [pc, #16]	@ (8001ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	60d3      	str	r3, [r2, #12]
}
 8001ad4:	bf00      	nop
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr
 8001ae0:	e000ed00 	.word	0xe000ed00

08001ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ae8:	4b04      	ldr	r3, [pc, #16]	@ (8001afc <__NVIC_GetPriorityGrouping+0x18>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	0a1b      	lsrs	r3, r3, #8
 8001aee:	f003 0307 	and.w	r3, r3, #7
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	e000ed00 	.word	0xe000ed00

08001b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	db0b      	blt.n	8001b2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	f003 021f 	and.w	r2, r3, #31
 8001b18:	4907      	ldr	r1, [pc, #28]	@ (8001b38 <__NVIC_EnableIRQ+0x38>)
 8001b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1e:	095b      	lsrs	r3, r3, #5
 8001b20:	2001      	movs	r0, #1
 8001b22:	fa00 f202 	lsl.w	r2, r0, r2
 8001b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b2a:	bf00      	nop
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	e000e100 	.word	0xe000e100

08001b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	6039      	str	r1, [r7, #0]
 8001b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	db0a      	blt.n	8001b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	490c      	ldr	r1, [pc, #48]	@ (8001b88 <__NVIC_SetPriority+0x4c>)
 8001b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5a:	0112      	lsls	r2, r2, #4
 8001b5c:	b2d2      	uxtb	r2, r2
 8001b5e:	440b      	add	r3, r1
 8001b60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b64:	e00a      	b.n	8001b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	b2da      	uxtb	r2, r3
 8001b6a:	4908      	ldr	r1, [pc, #32]	@ (8001b8c <__NVIC_SetPriority+0x50>)
 8001b6c:	79fb      	ldrb	r3, [r7, #7]
 8001b6e:	f003 030f 	and.w	r3, r3, #15
 8001b72:	3b04      	subs	r3, #4
 8001b74:	0112      	lsls	r2, r2, #4
 8001b76:	b2d2      	uxtb	r2, r2
 8001b78:	440b      	add	r3, r1
 8001b7a:	761a      	strb	r2, [r3, #24]
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	e000e100 	.word	0xe000e100
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b089      	sub	sp, #36	@ 0x24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	f1c3 0307 	rsb	r3, r3, #7
 8001baa:	2b04      	cmp	r3, #4
 8001bac:	bf28      	it	cs
 8001bae:	2304      	movcs	r3, #4
 8001bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	3304      	adds	r3, #4
 8001bb6:	2b06      	cmp	r3, #6
 8001bb8:	d902      	bls.n	8001bc0 <NVIC_EncodePriority+0x30>
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	3b03      	subs	r3, #3
 8001bbe:	e000      	b.n	8001bc2 <NVIC_EncodePriority+0x32>
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	43da      	mvns	r2, r3
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	401a      	ands	r2, r3
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	fa01 f303 	lsl.w	r3, r1, r3
 8001be2:	43d9      	mvns	r1, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be8:	4313      	orrs	r3, r2
         );
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3724      	adds	r7, #36	@ 0x24
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
	...

08001bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	3b01      	subs	r3, #1
 8001c04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c08:	d301      	bcc.n	8001c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e00f      	b.n	8001c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c38 <SysTick_Config+0x40>)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	3b01      	subs	r3, #1
 8001c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c16:	210f      	movs	r1, #15
 8001c18:	f04f 30ff 	mov.w	r0, #4294967295
 8001c1c:	f7ff ff8e 	bl	8001b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c20:	4b05      	ldr	r3, [pc, #20]	@ (8001c38 <SysTick_Config+0x40>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c26:	4b04      	ldr	r3, [pc, #16]	@ (8001c38 <SysTick_Config+0x40>)
 8001c28:	2207      	movs	r2, #7
 8001c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	e000e010 	.word	0xe000e010

08001c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f7ff ff29 	bl	8001a9c <__NVIC_SetPriorityGrouping>
}
 8001c4a:	bf00      	nop
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b086      	sub	sp, #24
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	4603      	mov	r3, r0
 8001c5a:	60b9      	str	r1, [r7, #8]
 8001c5c:	607a      	str	r2, [r7, #4]
 8001c5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c64:	f7ff ff3e 	bl	8001ae4 <__NVIC_GetPriorityGrouping>
 8001c68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	68b9      	ldr	r1, [r7, #8]
 8001c6e:	6978      	ldr	r0, [r7, #20]
 8001c70:	f7ff ff8e 	bl	8001b90 <NVIC_EncodePriority>
 8001c74:	4602      	mov	r2, r0
 8001c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c7a:	4611      	mov	r1, r2
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff ff5d 	bl	8001b3c <__NVIC_SetPriority>
}
 8001c82:	bf00      	nop
 8001c84:	3718      	adds	r7, #24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b082      	sub	sp, #8
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	4603      	mov	r3, r0
 8001c92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff ff31 	bl	8001b00 <__NVIC_EnableIRQ>
}
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b082      	sub	sp, #8
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f7ff ffa2 	bl	8001bf8 <SysTick_Config>
 8001cb4:	4603      	mov	r3, r0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
	...

08001cc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b087      	sub	sp, #28
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cce:	e148      	b.n	8001f62 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	2101      	movs	r1, #1
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	f000 813a 	beq.w	8001f5c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f003 0303 	and.w	r3, r3, #3
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d005      	beq.n	8001d00 <HAL_GPIO_Init+0x40>
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 0303 	and.w	r3, r3, #3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d130      	bne.n	8001d62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	2203      	movs	r2, #3
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	43db      	mvns	r3, r3
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	4013      	ands	r3, r2
 8001d16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	68da      	ldr	r2, [r3, #12]
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d36:	2201      	movs	r2, #1
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	693a      	ldr	r2, [r7, #16]
 8001d42:	4013      	ands	r3, r2
 8001d44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	091b      	lsrs	r3, r3, #4
 8001d4c:	f003 0201 	and.w	r2, r3, #1
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f003 0303 	and.w	r3, r3, #3
 8001d6a:	2b03      	cmp	r3, #3
 8001d6c:	d017      	beq.n	8001d9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	2203      	movs	r2, #3
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	4013      	ands	r3, r2
 8001d84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	689a      	ldr	r2, [r3, #8]
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f003 0303 	and.w	r3, r3, #3
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d123      	bne.n	8001df2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	08da      	lsrs	r2, r3, #3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	3208      	adds	r2, #8
 8001db2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001db6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	220f      	movs	r2, #15
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	43db      	mvns	r3, r3
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	691a      	ldr	r2, [r3, #16]
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	fa02 f303 	lsl.w	r3, r2, r3
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	08da      	lsrs	r2, r3, #3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	3208      	adds	r2, #8
 8001dec:	6939      	ldr	r1, [r7, #16]
 8001dee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	2203      	movs	r2, #3
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43db      	mvns	r3, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f003 0203 	and.w	r2, r3, #3
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f000 8094 	beq.w	8001f5c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e34:	4b52      	ldr	r3, [pc, #328]	@ (8001f80 <HAL_GPIO_Init+0x2c0>)
 8001e36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e38:	4a51      	ldr	r2, [pc, #324]	@ (8001f80 <HAL_GPIO_Init+0x2c0>)
 8001e3a:	f043 0301 	orr.w	r3, r3, #1
 8001e3e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e40:	4b4f      	ldr	r3, [pc, #316]	@ (8001f80 <HAL_GPIO_Init+0x2c0>)
 8001e42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e44:	f003 0301 	and.w	r3, r3, #1
 8001e48:	60bb      	str	r3, [r7, #8]
 8001e4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e4c:	4a4d      	ldr	r2, [pc, #308]	@ (8001f84 <HAL_GPIO_Init+0x2c4>)
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	089b      	lsrs	r3, r3, #2
 8001e52:	3302      	adds	r3, #2
 8001e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	f003 0303 	and.w	r3, r3, #3
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	220f      	movs	r2, #15
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e76:	d00d      	beq.n	8001e94 <HAL_GPIO_Init+0x1d4>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a43      	ldr	r2, [pc, #268]	@ (8001f88 <HAL_GPIO_Init+0x2c8>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d007      	beq.n	8001e90 <HAL_GPIO_Init+0x1d0>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a42      	ldr	r2, [pc, #264]	@ (8001f8c <HAL_GPIO_Init+0x2cc>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d101      	bne.n	8001e8c <HAL_GPIO_Init+0x1cc>
 8001e88:	2302      	movs	r3, #2
 8001e8a:	e004      	b.n	8001e96 <HAL_GPIO_Init+0x1d6>
 8001e8c:	2307      	movs	r3, #7
 8001e8e:	e002      	b.n	8001e96 <HAL_GPIO_Init+0x1d6>
 8001e90:	2301      	movs	r3, #1
 8001e92:	e000      	b.n	8001e96 <HAL_GPIO_Init+0x1d6>
 8001e94:	2300      	movs	r3, #0
 8001e96:	697a      	ldr	r2, [r7, #20]
 8001e98:	f002 0203 	and.w	r2, r2, #3
 8001e9c:	0092      	lsls	r2, r2, #2
 8001e9e:	4093      	lsls	r3, r2
 8001ea0:	693a      	ldr	r2, [r7, #16]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ea6:	4937      	ldr	r1, [pc, #220]	@ (8001f84 <HAL_GPIO_Init+0x2c4>)
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	089b      	lsrs	r3, r3, #2
 8001eac:	3302      	adds	r3, #2
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001eb4:	4b36      	ldr	r3, [pc, #216]	@ (8001f90 <HAL_GPIO_Init+0x2d0>)
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d003      	beq.n	8001ed8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ed8:	4a2d      	ldr	r2, [pc, #180]	@ (8001f90 <HAL_GPIO_Init+0x2d0>)
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ede:	4b2c      	ldr	r3, [pc, #176]	@ (8001f90 <HAL_GPIO_Init+0x2d0>)
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	4013      	ands	r3, r2
 8001eec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d003      	beq.n	8001f02 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f02:	4a23      	ldr	r2, [pc, #140]	@ (8001f90 <HAL_GPIO_Init+0x2d0>)
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f08:	4b21      	ldr	r3, [pc, #132]	@ (8001f90 <HAL_GPIO_Init+0x2d0>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	43db      	mvns	r3, r3
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	4013      	ands	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d003      	beq.n	8001f2c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001f24:	693a      	ldr	r2, [r7, #16]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f2c:	4a18      	ldr	r2, [pc, #96]	@ (8001f90 <HAL_GPIO_Init+0x2d0>)
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f32:	4b17      	ldr	r3, [pc, #92]	@ (8001f90 <HAL_GPIO_Init+0x2d0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f56:	4a0e      	ldr	r2, [pc, #56]	@ (8001f90 <HAL_GPIO_Init+0x2d0>)
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	3301      	adds	r3, #1
 8001f60:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f47f aeaf 	bne.w	8001cd0 <HAL_GPIO_Init+0x10>
  }
}
 8001f72:	bf00      	nop
 8001f74:	bf00      	nop
 8001f76:	371c      	adds	r7, #28
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	40021000 	.word	0x40021000
 8001f84:	40010000 	.word	0x40010000
 8001f88:	48000400 	.word	0x48000400
 8001f8c:	48000800 	.word	0x48000800
 8001f90:	40010400 	.word	0x40010400

08001f94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	807b      	strh	r3, [r7, #2]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fa4:	787b      	ldrb	r3, [r7, #1]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001faa:	887a      	ldrh	r2, [r7, #2]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fb0:	e002      	b.n	8001fb8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fb2:	887a      	ldrh	r2, [r7, #2]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fc8:	4b05      	ldr	r3, [pc, #20]	@ (8001fe0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a04      	ldr	r2, [pc, #16]	@ (8001fe0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001fce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fd2:	6013      	str	r3, [r2, #0]
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40007000 	.word	0x40007000

08001fe4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001fe8:	4b04      	ldr	r3, [pc, #16]	@ (8001ffc <HAL_PWREx_GetVoltageRange+0x18>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	40007000 	.word	0x40007000

08002000 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800200e:	d130      	bne.n	8002072 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002010:	4b23      	ldr	r3, [pc, #140]	@ (80020a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002018:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800201c:	d038      	beq.n	8002090 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800201e:	4b20      	ldr	r3, [pc, #128]	@ (80020a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002026:	4a1e      	ldr	r2, [pc, #120]	@ (80020a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002028:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800202c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800202e:	4b1d      	ldr	r3, [pc, #116]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2232      	movs	r2, #50	@ 0x32
 8002034:	fb02 f303 	mul.w	r3, r2, r3
 8002038:	4a1b      	ldr	r2, [pc, #108]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800203a:	fba2 2303 	umull	r2, r3, r2, r3
 800203e:	0c9b      	lsrs	r3, r3, #18
 8002040:	3301      	adds	r3, #1
 8002042:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002044:	e002      	b.n	800204c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	3b01      	subs	r3, #1
 800204a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800204c:	4b14      	ldr	r3, [pc, #80]	@ (80020a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800204e:	695b      	ldr	r3, [r3, #20]
 8002050:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002054:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002058:	d102      	bne.n	8002060 <HAL_PWREx_ControlVoltageScaling+0x60>
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1f2      	bne.n	8002046 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002060:	4b0f      	ldr	r3, [pc, #60]	@ (80020a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002062:	695b      	ldr	r3, [r3, #20]
 8002064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800206c:	d110      	bne.n	8002090 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e00f      	b.n	8002092 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002072:	4b0b      	ldr	r3, [pc, #44]	@ (80020a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800207a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800207e:	d007      	beq.n	8002090 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002080:	4b07      	ldr	r3, [pc, #28]	@ (80020a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002088:	4a05      	ldr	r2, [pc, #20]	@ (80020a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800208a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800208e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3714      	adds	r7, #20
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	40007000 	.word	0x40007000
 80020a4:	20000000 	.word	0x20000000
 80020a8:	431bde83 	.word	0x431bde83

080020ac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d102      	bne.n	80020c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	f000 bc02 	b.w	80028c4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020c0:	4b96      	ldr	r3, [pc, #600]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f003 030c 	and.w	r3, r3, #12
 80020c8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020ca:	4b94      	ldr	r3, [pc, #592]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	f003 0303 	and.w	r3, r3, #3
 80020d2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0310 	and.w	r3, r3, #16
 80020dc:	2b00      	cmp	r3, #0
 80020de:	f000 80e4 	beq.w	80022aa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d007      	beq.n	80020f8 <HAL_RCC_OscConfig+0x4c>
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	2b0c      	cmp	r3, #12
 80020ec:	f040 808b 	bne.w	8002206 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	f040 8087 	bne.w	8002206 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020f8:	4b88      	ldr	r3, [pc, #544]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	2b00      	cmp	r3, #0
 8002102:	d005      	beq.n	8002110 <HAL_RCC_OscConfig+0x64>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d101      	bne.n	8002110 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e3d9      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a1a      	ldr	r2, [r3, #32]
 8002114:	4b81      	ldr	r3, [pc, #516]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0308 	and.w	r3, r3, #8
 800211c:	2b00      	cmp	r3, #0
 800211e:	d004      	beq.n	800212a <HAL_RCC_OscConfig+0x7e>
 8002120:	4b7e      	ldr	r3, [pc, #504]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002128:	e005      	b.n	8002136 <HAL_RCC_OscConfig+0x8a>
 800212a:	4b7c      	ldr	r3, [pc, #496]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 800212c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002130:	091b      	lsrs	r3, r3, #4
 8002132:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002136:	4293      	cmp	r3, r2
 8002138:	d223      	bcs.n	8002182 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	4618      	mov	r0, r3
 8002140:	f000 fd8c 	bl	8002c5c <RCC_SetFlashLatencyFromMSIRange>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e3ba      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800214e:	4b73      	ldr	r3, [pc, #460]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a72      	ldr	r2, [pc, #456]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002154:	f043 0308 	orr.w	r3, r3, #8
 8002158:	6013      	str	r3, [r2, #0]
 800215a:	4b70      	ldr	r3, [pc, #448]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a1b      	ldr	r3, [r3, #32]
 8002166:	496d      	ldr	r1, [pc, #436]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002168:	4313      	orrs	r3, r2
 800216a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800216c:	4b6b      	ldr	r3, [pc, #428]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	69db      	ldr	r3, [r3, #28]
 8002178:	021b      	lsls	r3, r3, #8
 800217a:	4968      	ldr	r1, [pc, #416]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 800217c:	4313      	orrs	r3, r2
 800217e:	604b      	str	r3, [r1, #4]
 8002180:	e025      	b.n	80021ce <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002182:	4b66      	ldr	r3, [pc, #408]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a65      	ldr	r2, [pc, #404]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002188:	f043 0308 	orr.w	r3, r3, #8
 800218c:	6013      	str	r3, [r2, #0]
 800218e:	4b63      	ldr	r3, [pc, #396]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a1b      	ldr	r3, [r3, #32]
 800219a:	4960      	ldr	r1, [pc, #384]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 800219c:	4313      	orrs	r3, r2
 800219e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021a0:	4b5e      	ldr	r3, [pc, #376]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	69db      	ldr	r3, [r3, #28]
 80021ac:	021b      	lsls	r3, r3, #8
 80021ae:	495b      	ldr	r1, [pc, #364]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d109      	bne.n	80021ce <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	4618      	mov	r0, r3
 80021c0:	f000 fd4c 	bl	8002c5c <RCC_SetFlashLatencyFromMSIRange>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e37a      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021ce:	f000 fc81 	bl	8002ad4 <HAL_RCC_GetSysClockFreq>
 80021d2:	4602      	mov	r2, r0
 80021d4:	4b51      	ldr	r3, [pc, #324]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	091b      	lsrs	r3, r3, #4
 80021da:	f003 030f 	and.w	r3, r3, #15
 80021de:	4950      	ldr	r1, [pc, #320]	@ (8002320 <HAL_RCC_OscConfig+0x274>)
 80021e0:	5ccb      	ldrb	r3, [r1, r3]
 80021e2:	f003 031f 	and.w	r3, r3, #31
 80021e6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ea:	4a4e      	ldr	r2, [pc, #312]	@ (8002324 <HAL_RCC_OscConfig+0x278>)
 80021ec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80021ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002328 <HAL_RCC_OscConfig+0x27c>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff fbf6 	bl	80019e4 <HAL_InitTick>
 80021f8:	4603      	mov	r3, r0
 80021fa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d052      	beq.n	80022a8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	e35e      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d032      	beq.n	8002274 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800220e:	4b43      	ldr	r3, [pc, #268]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a42      	ldr	r2, [pc, #264]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002214:	f043 0301 	orr.w	r3, r3, #1
 8002218:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800221a:	f7ff fc33 	bl	8001a84 <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002220:	e008      	b.n	8002234 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002222:	f7ff fc2f 	bl	8001a84 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e347      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002234:	4b39      	ldr	r3, [pc, #228]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d0f0      	beq.n	8002222 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002240:	4b36      	ldr	r3, [pc, #216]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a35      	ldr	r2, [pc, #212]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002246:	f043 0308 	orr.w	r3, r3, #8
 800224a:	6013      	str	r3, [r2, #0]
 800224c:	4b33      	ldr	r3, [pc, #204]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6a1b      	ldr	r3, [r3, #32]
 8002258:	4930      	ldr	r1, [pc, #192]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 800225a:	4313      	orrs	r3, r2
 800225c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800225e:	4b2f      	ldr	r3, [pc, #188]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	69db      	ldr	r3, [r3, #28]
 800226a:	021b      	lsls	r3, r3, #8
 800226c:	492b      	ldr	r1, [pc, #172]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 800226e:	4313      	orrs	r3, r2
 8002270:	604b      	str	r3, [r1, #4]
 8002272:	e01a      	b.n	80022aa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002274:	4b29      	ldr	r3, [pc, #164]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a28      	ldr	r2, [pc, #160]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 800227a:	f023 0301 	bic.w	r3, r3, #1
 800227e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002280:	f7ff fc00 	bl	8001a84 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002288:	f7ff fbfc 	bl	8001a84 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e314      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800229a:	4b20      	ldr	r3, [pc, #128]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1f0      	bne.n	8002288 <HAL_RCC_OscConfig+0x1dc>
 80022a6:	e000      	b.n	80022aa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d073      	beq.n	800239e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	2b08      	cmp	r3, #8
 80022ba:	d005      	beq.n	80022c8 <HAL_RCC_OscConfig+0x21c>
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	2b0c      	cmp	r3, #12
 80022c0:	d10e      	bne.n	80022e0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	2b03      	cmp	r3, #3
 80022c6:	d10b      	bne.n	80022e0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c8:	4b14      	ldr	r3, [pc, #80]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d063      	beq.n	800239c <HAL_RCC_OscConfig+0x2f0>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d15f      	bne.n	800239c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e2f1      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022e8:	d106      	bne.n	80022f8 <HAL_RCC_OscConfig+0x24c>
 80022ea:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a0b      	ldr	r2, [pc, #44]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 80022f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022f4:	6013      	str	r3, [r2, #0]
 80022f6:	e025      	b.n	8002344 <HAL_RCC_OscConfig+0x298>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002300:	d114      	bne.n	800232c <HAL_RCC_OscConfig+0x280>
 8002302:	4b06      	ldr	r3, [pc, #24]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a05      	ldr	r2, [pc, #20]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002308:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800230c:	6013      	str	r3, [r2, #0]
 800230e:	4b03      	ldr	r3, [pc, #12]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a02      	ldr	r2, [pc, #8]	@ (800231c <HAL_RCC_OscConfig+0x270>)
 8002314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002318:	6013      	str	r3, [r2, #0]
 800231a:	e013      	b.n	8002344 <HAL_RCC_OscConfig+0x298>
 800231c:	40021000 	.word	0x40021000
 8002320:	08007d10 	.word	0x08007d10
 8002324:	20000000 	.word	0x20000000
 8002328:	20000004 	.word	0x20000004
 800232c:	4ba0      	ldr	r3, [pc, #640]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a9f      	ldr	r2, [pc, #636]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002332:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002336:	6013      	str	r3, [r2, #0]
 8002338:	4b9d      	ldr	r3, [pc, #628]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a9c      	ldr	r2, [pc, #624]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 800233e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002342:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d013      	beq.n	8002374 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234c:	f7ff fb9a 	bl	8001a84 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002354:	f7ff fb96 	bl	8001a84 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b64      	cmp	r3, #100	@ 0x64
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e2ae      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002366:	4b92      	ldr	r3, [pc, #584]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d0f0      	beq.n	8002354 <HAL_RCC_OscConfig+0x2a8>
 8002372:	e014      	b.n	800239e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002374:	f7ff fb86 	bl	8001a84 <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800237c:	f7ff fb82 	bl	8001a84 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b64      	cmp	r3, #100	@ 0x64
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e29a      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800238e:	4b88      	ldr	r3, [pc, #544]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f0      	bne.n	800237c <HAL_RCC_OscConfig+0x2d0>
 800239a:	e000      	b.n	800239e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800239c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d060      	beq.n	800246c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d005      	beq.n	80023bc <HAL_RCC_OscConfig+0x310>
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	2b0c      	cmp	r3, #12
 80023b4:	d119      	bne.n	80023ea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d116      	bne.n	80023ea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023bc:	4b7c      	ldr	r3, [pc, #496]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d005      	beq.n	80023d4 <HAL_RCC_OscConfig+0x328>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d101      	bne.n	80023d4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e277      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d4:	4b76      	ldr	r3, [pc, #472]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	061b      	lsls	r3, r3, #24
 80023e2:	4973      	ldr	r1, [pc, #460]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 80023e4:	4313      	orrs	r3, r2
 80023e6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023e8:	e040      	b.n	800246c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d023      	beq.n	800243a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023f2:	4b6f      	ldr	r3, [pc, #444]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a6e      	ldr	r2, [pc, #440]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 80023f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fe:	f7ff fb41 	bl	8001a84 <HAL_GetTick>
 8002402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002404:	e008      	b.n	8002418 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002406:	f7ff fb3d 	bl	8001a84 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d901      	bls.n	8002418 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e255      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002418:	4b65      	ldr	r3, [pc, #404]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002420:	2b00      	cmp	r3, #0
 8002422:	d0f0      	beq.n	8002406 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002424:	4b62      	ldr	r3, [pc, #392]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	061b      	lsls	r3, r3, #24
 8002432:	495f      	ldr	r1, [pc, #380]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002434:	4313      	orrs	r3, r2
 8002436:	604b      	str	r3, [r1, #4]
 8002438:	e018      	b.n	800246c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800243a:	4b5d      	ldr	r3, [pc, #372]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a5c      	ldr	r2, [pc, #368]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002440:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002444:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002446:	f7ff fb1d 	bl	8001a84 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800244e:	f7ff fb19 	bl	8001a84 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e231      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002460:	4b53      	ldr	r3, [pc, #332]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1f0      	bne.n	800244e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0308 	and.w	r3, r3, #8
 8002474:	2b00      	cmp	r3, #0
 8002476:	d03c      	beq.n	80024f2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	695b      	ldr	r3, [r3, #20]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d01c      	beq.n	80024ba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002480:	4b4b      	ldr	r3, [pc, #300]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002482:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002486:	4a4a      	ldr	r2, [pc, #296]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002488:	f043 0301 	orr.w	r3, r3, #1
 800248c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002490:	f7ff faf8 	bl	8001a84 <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002498:	f7ff faf4 	bl	8001a84 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e20c      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024aa:	4b41      	ldr	r3, [pc, #260]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 80024ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024b0:	f003 0302 	and.w	r3, r3, #2
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d0ef      	beq.n	8002498 <HAL_RCC_OscConfig+0x3ec>
 80024b8:	e01b      	b.n	80024f2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024ba:	4b3d      	ldr	r3, [pc, #244]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 80024bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024c0:	4a3b      	ldr	r2, [pc, #236]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 80024c2:	f023 0301 	bic.w	r3, r3, #1
 80024c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ca:	f7ff fadb 	bl	8001a84 <HAL_GetTick>
 80024ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024d0:	e008      	b.n	80024e4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024d2:	f7ff fad7 	bl	8001a84 <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d901      	bls.n	80024e4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80024e0:	2303      	movs	r3, #3
 80024e2:	e1ef      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024e4:	4b32      	ldr	r3, [pc, #200]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 80024e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1ef      	bne.n	80024d2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0304 	and.w	r3, r3, #4
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f000 80a6 	beq.w	800264c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002500:	2300      	movs	r3, #0
 8002502:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002504:	4b2a      	ldr	r3, [pc, #168]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002508:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d10d      	bne.n	800252c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002510:	4b27      	ldr	r3, [pc, #156]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002514:	4a26      	ldr	r2, [pc, #152]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002516:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800251a:	6593      	str	r3, [r2, #88]	@ 0x58
 800251c:	4b24      	ldr	r3, [pc, #144]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 800251e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002524:	60bb      	str	r3, [r7, #8]
 8002526:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002528:	2301      	movs	r3, #1
 800252a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800252c:	4b21      	ldr	r3, [pc, #132]	@ (80025b4 <HAL_RCC_OscConfig+0x508>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002534:	2b00      	cmp	r3, #0
 8002536:	d118      	bne.n	800256a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002538:	4b1e      	ldr	r3, [pc, #120]	@ (80025b4 <HAL_RCC_OscConfig+0x508>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a1d      	ldr	r2, [pc, #116]	@ (80025b4 <HAL_RCC_OscConfig+0x508>)
 800253e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002542:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002544:	f7ff fa9e 	bl	8001a84 <HAL_GetTick>
 8002548:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800254a:	e008      	b.n	800255e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800254c:	f7ff fa9a 	bl	8001a84 <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	2b02      	cmp	r3, #2
 8002558:	d901      	bls.n	800255e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e1b2      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800255e:	4b15      	ldr	r3, [pc, #84]	@ (80025b4 <HAL_RCC_OscConfig+0x508>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002566:	2b00      	cmp	r3, #0
 8002568:	d0f0      	beq.n	800254c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d108      	bne.n	8002584 <HAL_RCC_OscConfig+0x4d8>
 8002572:	4b0f      	ldr	r3, [pc, #60]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002574:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002578:	4a0d      	ldr	r2, [pc, #52]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 800257a:	f043 0301 	orr.w	r3, r3, #1
 800257e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002582:	e029      	b.n	80025d8 <HAL_RCC_OscConfig+0x52c>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	2b05      	cmp	r3, #5
 800258a:	d115      	bne.n	80025b8 <HAL_RCC_OscConfig+0x50c>
 800258c:	4b08      	ldr	r3, [pc, #32]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 800258e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002592:	4a07      	ldr	r2, [pc, #28]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 8002594:	f043 0304 	orr.w	r3, r3, #4
 8002598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800259c:	4b04      	ldr	r3, [pc, #16]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 800259e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025a2:	4a03      	ldr	r2, [pc, #12]	@ (80025b0 <HAL_RCC_OscConfig+0x504>)
 80025a4:	f043 0301 	orr.w	r3, r3, #1
 80025a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025ac:	e014      	b.n	80025d8 <HAL_RCC_OscConfig+0x52c>
 80025ae:	bf00      	nop
 80025b0:	40021000 	.word	0x40021000
 80025b4:	40007000 	.word	0x40007000
 80025b8:	4b9a      	ldr	r3, [pc, #616]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80025ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025be:	4a99      	ldr	r2, [pc, #612]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80025c0:	f023 0301 	bic.w	r3, r3, #1
 80025c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025c8:	4b96      	ldr	r3, [pc, #600]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80025ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025ce:	4a95      	ldr	r2, [pc, #596]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80025d0:	f023 0304 	bic.w	r3, r3, #4
 80025d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d016      	beq.n	800260e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025e0:	f7ff fa50 	bl	8001a84 <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025e6:	e00a      	b.n	80025fe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025e8:	f7ff fa4c 	bl	8001a84 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e162      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025fe:	4b89      	ldr	r3, [pc, #548]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 8002600:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002604:	f003 0302 	and.w	r3, r3, #2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d0ed      	beq.n	80025e8 <HAL_RCC_OscConfig+0x53c>
 800260c:	e015      	b.n	800263a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800260e:	f7ff fa39 	bl	8001a84 <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002614:	e00a      	b.n	800262c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002616:	f7ff fa35 	bl	8001a84 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002624:	4293      	cmp	r3, r2
 8002626:	d901      	bls.n	800262c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002628:	2303      	movs	r3, #3
 800262a:	e14b      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800262c:	4b7d      	ldr	r3, [pc, #500]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 800262e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1ed      	bne.n	8002616 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800263a:	7ffb      	ldrb	r3, [r7, #31]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d105      	bne.n	800264c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002640:	4b78      	ldr	r3, [pc, #480]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 8002642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002644:	4a77      	ldr	r2, [pc, #476]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 8002646:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800264a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0320 	and.w	r3, r3, #32
 8002654:	2b00      	cmp	r3, #0
 8002656:	d03c      	beq.n	80026d2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800265c:	2b00      	cmp	r3, #0
 800265e:	d01c      	beq.n	800269a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002660:	4b70      	ldr	r3, [pc, #448]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 8002662:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002666:	4a6f      	ldr	r2, [pc, #444]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 8002668:	f043 0301 	orr.w	r3, r3, #1
 800266c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002670:	f7ff fa08 	bl	8001a84 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002678:	f7ff fa04 	bl	8001a84 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b02      	cmp	r3, #2
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e11c      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800268a:	4b66      	ldr	r3, [pc, #408]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 800268c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d0ef      	beq.n	8002678 <HAL_RCC_OscConfig+0x5cc>
 8002698:	e01b      	b.n	80026d2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800269a:	4b62      	ldr	r3, [pc, #392]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 800269c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80026a0:	4a60      	ldr	r2, [pc, #384]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80026a2:	f023 0301 	bic.w	r3, r3, #1
 80026a6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026aa:	f7ff f9eb 	bl	8001a84 <HAL_GetTick>
 80026ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026b0:	e008      	b.n	80026c4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026b2:	f7ff f9e7 	bl	8001a84 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d901      	bls.n	80026c4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e0ff      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026c4:	4b57      	ldr	r3, [pc, #348]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80026c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1ef      	bne.n	80026b2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f000 80f3 	beq.w	80028c2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	f040 80c9 	bne.w	8002878 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80026e6:	4b4f      	ldr	r3, [pc, #316]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	f003 0203 	and.w	r2, r3, #3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d12c      	bne.n	8002754 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002704:	3b01      	subs	r3, #1
 8002706:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002708:	429a      	cmp	r2, r3
 800270a:	d123      	bne.n	8002754 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002716:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002718:	429a      	cmp	r2, r3
 800271a:	d11b      	bne.n	8002754 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002726:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002728:	429a      	cmp	r2, r3
 800272a:	d113      	bne.n	8002754 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002736:	085b      	lsrs	r3, r3, #1
 8002738:	3b01      	subs	r3, #1
 800273a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d109      	bne.n	8002754 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274a:	085b      	lsrs	r3, r3, #1
 800274c:	3b01      	subs	r3, #1
 800274e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002750:	429a      	cmp	r2, r3
 8002752:	d06b      	beq.n	800282c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	2b0c      	cmp	r3, #12
 8002758:	d062      	beq.n	8002820 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800275a:	4b32      	ldr	r3, [pc, #200]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e0ac      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800276a:	4b2e      	ldr	r3, [pc, #184]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a2d      	ldr	r2, [pc, #180]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 8002770:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002774:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002776:	f7ff f985 	bl	8001a84 <HAL_GetTick>
 800277a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800277c:	e008      	b.n	8002790 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800277e:	f7ff f981 	bl	8001a84 <HAL_GetTick>
 8002782:	4602      	mov	r2, r0
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	2b02      	cmp	r3, #2
 800278a:	d901      	bls.n	8002790 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e099      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002790:	4b24      	ldr	r3, [pc, #144]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d1f0      	bne.n	800277e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800279c:	4b21      	ldr	r3, [pc, #132]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 800279e:	68da      	ldr	r2, [r3, #12]
 80027a0:	4b21      	ldr	r3, [pc, #132]	@ (8002828 <HAL_RCC_OscConfig+0x77c>)
 80027a2:	4013      	ands	r3, r2
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80027ac:	3a01      	subs	r2, #1
 80027ae:	0112      	lsls	r2, r2, #4
 80027b0:	4311      	orrs	r1, r2
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80027b6:	0212      	lsls	r2, r2, #8
 80027b8:	4311      	orrs	r1, r2
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80027be:	0852      	lsrs	r2, r2, #1
 80027c0:	3a01      	subs	r2, #1
 80027c2:	0552      	lsls	r2, r2, #21
 80027c4:	4311      	orrs	r1, r2
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80027ca:	0852      	lsrs	r2, r2, #1
 80027cc:	3a01      	subs	r2, #1
 80027ce:	0652      	lsls	r2, r2, #25
 80027d0:	4311      	orrs	r1, r2
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80027d6:	06d2      	lsls	r2, r2, #27
 80027d8:	430a      	orrs	r2, r1
 80027da:	4912      	ldr	r1, [pc, #72]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80027e0:	4b10      	ldr	r3, [pc, #64]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a0f      	ldr	r2, [pc, #60]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80027e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027ea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027ec:	4b0d      	ldr	r3, [pc, #52]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 80027f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027f6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027f8:	f7ff f944 	bl	8001a84 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002800:	f7ff f940 	bl	8001a84 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e058      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002812:	4b04      	ldr	r3, [pc, #16]	@ (8002824 <HAL_RCC_OscConfig+0x778>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d0f0      	beq.n	8002800 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800281e:	e050      	b.n	80028c2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e04f      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
 8002824:	40021000 	.word	0x40021000
 8002828:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800282c:	4b27      	ldr	r3, [pc, #156]	@ (80028cc <HAL_RCC_OscConfig+0x820>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d144      	bne.n	80028c2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002838:	4b24      	ldr	r3, [pc, #144]	@ (80028cc <HAL_RCC_OscConfig+0x820>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a23      	ldr	r2, [pc, #140]	@ (80028cc <HAL_RCC_OscConfig+0x820>)
 800283e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002842:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002844:	4b21      	ldr	r3, [pc, #132]	@ (80028cc <HAL_RCC_OscConfig+0x820>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	4a20      	ldr	r2, [pc, #128]	@ (80028cc <HAL_RCC_OscConfig+0x820>)
 800284a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800284e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002850:	f7ff f918 	bl	8001a84 <HAL_GetTick>
 8002854:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002858:	f7ff f914 	bl	8001a84 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e02c      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800286a:	4b18      	ldr	r3, [pc, #96]	@ (80028cc <HAL_RCC_OscConfig+0x820>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d0f0      	beq.n	8002858 <HAL_RCC_OscConfig+0x7ac>
 8002876:	e024      	b.n	80028c2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	2b0c      	cmp	r3, #12
 800287c:	d01f      	beq.n	80028be <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800287e:	4b13      	ldr	r3, [pc, #76]	@ (80028cc <HAL_RCC_OscConfig+0x820>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a12      	ldr	r2, [pc, #72]	@ (80028cc <HAL_RCC_OscConfig+0x820>)
 8002884:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002888:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288a:	f7ff f8fb 	bl	8001a84 <HAL_GetTick>
 800288e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002890:	e008      	b.n	80028a4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002892:	f7ff f8f7 	bl	8001a84 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b02      	cmp	r3, #2
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e00f      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028a4:	4b09      	ldr	r3, [pc, #36]	@ (80028cc <HAL_RCC_OscConfig+0x820>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d1f0      	bne.n	8002892 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80028b0:	4b06      	ldr	r3, [pc, #24]	@ (80028cc <HAL_RCC_OscConfig+0x820>)
 80028b2:	68da      	ldr	r2, [r3, #12]
 80028b4:	4905      	ldr	r1, [pc, #20]	@ (80028cc <HAL_RCC_OscConfig+0x820>)
 80028b6:	4b06      	ldr	r3, [pc, #24]	@ (80028d0 <HAL_RCC_OscConfig+0x824>)
 80028b8:	4013      	ands	r3, r2
 80028ba:	60cb      	str	r3, [r1, #12]
 80028bc:	e001      	b.n	80028c2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e000      	b.n	80028c4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3720      	adds	r7, #32
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40021000 	.word	0x40021000
 80028d0:	feeefffc 	.word	0xfeeefffc

080028d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d101      	bne.n	80028e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e0e7      	b.n	8002ab8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028e8:	4b75      	ldr	r3, [pc, #468]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1ec>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0307 	and.w	r3, r3, #7
 80028f0:	683a      	ldr	r2, [r7, #0]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d910      	bls.n	8002918 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028f6:	4b72      	ldr	r3, [pc, #456]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1ec>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f023 0207 	bic.w	r2, r3, #7
 80028fe:	4970      	ldr	r1, [pc, #448]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	4313      	orrs	r3, r2
 8002904:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002906:	4b6e      	ldr	r3, [pc, #440]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0307 	and.w	r3, r3, #7
 800290e:	683a      	ldr	r2, [r7, #0]
 8002910:	429a      	cmp	r2, r3
 8002912:	d001      	beq.n	8002918 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e0cf      	b.n	8002ab8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d010      	beq.n	8002946 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	4b66      	ldr	r3, [pc, #408]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002930:	429a      	cmp	r2, r3
 8002932:	d908      	bls.n	8002946 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002934:	4b63      	ldr	r3, [pc, #396]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	4960      	ldr	r1, [pc, #384]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8002942:	4313      	orrs	r3, r2
 8002944:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d04c      	beq.n	80029ec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	2b03      	cmp	r3, #3
 8002958:	d107      	bne.n	800296a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800295a:	4b5a      	ldr	r3, [pc, #360]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d121      	bne.n	80029aa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e0a6      	b.n	8002ab8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b02      	cmp	r3, #2
 8002970:	d107      	bne.n	8002982 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002972:	4b54      	ldr	r3, [pc, #336]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d115      	bne.n	80029aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e09a      	b.n	8002ab8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d107      	bne.n	800299a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800298a:	4b4e      	ldr	r3, [pc, #312]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d109      	bne.n	80029aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e08e      	b.n	8002ab8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800299a:	4b4a      	ldr	r3, [pc, #296]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e086      	b.n	8002ab8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029aa:	4b46      	ldr	r3, [pc, #280]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	f023 0203 	bic.w	r2, r3, #3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	4943      	ldr	r1, [pc, #268]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029bc:	f7ff f862 	bl	8001a84 <HAL_GetTick>
 80029c0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c2:	e00a      	b.n	80029da <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c4:	f7ff f85e 	bl	8001a84 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e06e      	b.n	8002ab8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029da:	4b3a      	ldr	r3, [pc, #232]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f003 020c 	and.w	r2, r3, #12
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d1eb      	bne.n	80029c4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d010      	beq.n	8002a1a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	4b31      	ldr	r3, [pc, #196]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d208      	bcs.n	8002a1a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a08:	4b2e      	ldr	r3, [pc, #184]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	492b      	ldr	r1, [pc, #172]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a1a:	4b29      	ldr	r3, [pc, #164]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d210      	bcs.n	8002a4a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a28:	4b25      	ldr	r3, [pc, #148]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f023 0207 	bic.w	r2, r3, #7
 8002a30:	4923      	ldr	r1, [pc, #140]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a38:	4b21      	ldr	r3, [pc, #132]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0307 	and.w	r3, r3, #7
 8002a40:	683a      	ldr	r2, [r7, #0]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d001      	beq.n	8002a4a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e036      	b.n	8002ab8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0304 	and.w	r3, r3, #4
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d008      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a56:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	4918      	ldr	r1, [pc, #96]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0308 	and.w	r3, r3, #8
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d009      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a74:	4b13      	ldr	r3, [pc, #76]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	00db      	lsls	r3, r3, #3
 8002a82:	4910      	ldr	r1, [pc, #64]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8002a84:	4313      	orrs	r3, r2
 8002a86:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a88:	f000 f824 	bl	8002ad4 <HAL_RCC_GetSysClockFreq>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	091b      	lsrs	r3, r3, #4
 8002a94:	f003 030f 	and.w	r3, r3, #15
 8002a98:	490b      	ldr	r1, [pc, #44]	@ (8002ac8 <HAL_RCC_ClockConfig+0x1f4>)
 8002a9a:	5ccb      	ldrb	r3, [r1, r3]
 8002a9c:	f003 031f 	and.w	r3, r3, #31
 8002aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8002aa4:	4a09      	ldr	r2, [pc, #36]	@ (8002acc <HAL_RCC_ClockConfig+0x1f8>)
 8002aa6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002aa8:	4b09      	ldr	r3, [pc, #36]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1fc>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7fe ff99 	bl	80019e4 <HAL_InitTick>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	72fb      	strb	r3, [r7, #11]

  return status;
 8002ab6:	7afb      	ldrb	r3, [r7, #11]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3710      	adds	r7, #16
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	40022000 	.word	0x40022000
 8002ac4:	40021000 	.word	0x40021000
 8002ac8:	08007d10 	.word	0x08007d10
 8002acc:	20000000 	.word	0x20000000
 8002ad0:	20000004 	.word	0x20000004

08002ad4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b089      	sub	sp, #36	@ 0x24
 8002ad8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002ada:	2300      	movs	r3, #0
 8002adc:	61fb      	str	r3, [r7, #28]
 8002ade:	2300      	movs	r3, #0
 8002ae0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ae2:	4b3e      	ldr	r3, [pc, #248]	@ (8002bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 030c 	and.w	r3, r3, #12
 8002aea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002aec:	4b3b      	ldr	r3, [pc, #236]	@ (8002bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	f003 0303 	and.w	r3, r3, #3
 8002af4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d005      	beq.n	8002b08 <HAL_RCC_GetSysClockFreq+0x34>
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	2b0c      	cmp	r3, #12
 8002b00:	d121      	bne.n	8002b46 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d11e      	bne.n	8002b46 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b08:	4b34      	ldr	r3, [pc, #208]	@ (8002bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0308 	and.w	r3, r3, #8
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d107      	bne.n	8002b24 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b14:	4b31      	ldr	r3, [pc, #196]	@ (8002bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8002b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b1a:	0a1b      	lsrs	r3, r3, #8
 8002b1c:	f003 030f 	and.w	r3, r3, #15
 8002b20:	61fb      	str	r3, [r7, #28]
 8002b22:	e005      	b.n	8002b30 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b24:	4b2d      	ldr	r3, [pc, #180]	@ (8002bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	f003 030f 	and.w	r3, r3, #15
 8002b2e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b30:	4a2b      	ldr	r2, [pc, #172]	@ (8002be0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b38:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d10d      	bne.n	8002b5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b44:	e00a      	b.n	8002b5c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	2b04      	cmp	r3, #4
 8002b4a:	d102      	bne.n	8002b52 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b4c:	4b25      	ldr	r3, [pc, #148]	@ (8002be4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b4e:	61bb      	str	r3, [r7, #24]
 8002b50:	e004      	b.n	8002b5c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	2b08      	cmp	r3, #8
 8002b56:	d101      	bne.n	8002b5c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b58:	4b23      	ldr	r3, [pc, #140]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b5a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	2b0c      	cmp	r3, #12
 8002b60:	d134      	bne.n	8002bcc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b62:	4b1e      	ldr	r3, [pc, #120]	@ (8002bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	f003 0303 	and.w	r3, r3, #3
 8002b6a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d003      	beq.n	8002b7a <HAL_RCC_GetSysClockFreq+0xa6>
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	2b03      	cmp	r3, #3
 8002b76:	d003      	beq.n	8002b80 <HAL_RCC_GetSysClockFreq+0xac>
 8002b78:	e005      	b.n	8002b86 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002be4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b7c:	617b      	str	r3, [r7, #20]
      break;
 8002b7e:	e005      	b.n	8002b8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b80:	4b19      	ldr	r3, [pc, #100]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b82:	617b      	str	r3, [r7, #20]
      break;
 8002b84:	e002      	b.n	8002b8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	617b      	str	r3, [r7, #20]
      break;
 8002b8a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b8c:	4b13      	ldr	r3, [pc, #76]	@ (8002bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	091b      	lsrs	r3, r3, #4
 8002b92:	f003 0307 	and.w	r3, r3, #7
 8002b96:	3301      	adds	r3, #1
 8002b98:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b9a:	4b10      	ldr	r3, [pc, #64]	@ (8002bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	0a1b      	lsrs	r3, r3, #8
 8002ba0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ba4:	697a      	ldr	r2, [r7, #20]
 8002ba6:	fb03 f202 	mul.w	r2, r3, r2
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8002bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	0e5b      	lsrs	r3, r3, #25
 8002bb8:	f003 0303 	and.w	r3, r3, #3
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002bc2:	697a      	ldr	r2, [r7, #20]
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002bcc:	69bb      	ldr	r3, [r7, #24]
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3724      	adds	r7, #36	@ 0x24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	08007d28 	.word	0x08007d28
 8002be4:	00f42400 	.word	0x00f42400
 8002be8:	007a1200 	.word	0x007a1200

08002bec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bf0:	4b03      	ldr	r3, [pc, #12]	@ (8002c00 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	20000000 	.word	0x20000000

08002c04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c08:	f7ff fff0 	bl	8002bec <HAL_RCC_GetHCLKFreq>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	0a1b      	lsrs	r3, r3, #8
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	4904      	ldr	r1, [pc, #16]	@ (8002c2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c1a:	5ccb      	ldrb	r3, [r1, r3]
 8002c1c:	f003 031f 	and.w	r3, r3, #31
 8002c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	08007d20 	.word	0x08007d20

08002c30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c34:	f7ff ffda 	bl	8002bec <HAL_RCC_GetHCLKFreq>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	0adb      	lsrs	r3, r3, #11
 8002c40:	f003 0307 	and.w	r3, r3, #7
 8002c44:	4904      	ldr	r1, [pc, #16]	@ (8002c58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c46:	5ccb      	ldrb	r3, [r1, r3]
 8002c48:	f003 031f 	and.w	r3, r3, #31
 8002c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40021000 	.word	0x40021000
 8002c58:	08007d20 	.word	0x08007d20

08002c5c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c64:	2300      	movs	r3, #0
 8002c66:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c68:	4b2a      	ldr	r3, [pc, #168]	@ (8002d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d003      	beq.n	8002c7c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c74:	f7ff f9b6 	bl	8001fe4 <HAL_PWREx_GetVoltageRange>
 8002c78:	6178      	str	r0, [r7, #20]
 8002c7a:	e014      	b.n	8002ca6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c7c:	4b25      	ldr	r3, [pc, #148]	@ (8002d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c80:	4a24      	ldr	r2, [pc, #144]	@ (8002d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c88:	4b22      	ldr	r3, [pc, #136]	@ (8002d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c90:	60fb      	str	r3, [r7, #12]
 8002c92:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c94:	f7ff f9a6 	bl	8001fe4 <HAL_PWREx_GetVoltageRange>
 8002c98:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c9e:	4a1d      	ldr	r2, [pc, #116]	@ (8002d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ca0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ca4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cac:	d10b      	bne.n	8002cc6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2b80      	cmp	r3, #128	@ 0x80
 8002cb2:	d919      	bls.n	8002ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2ba0      	cmp	r3, #160	@ 0xa0
 8002cb8:	d902      	bls.n	8002cc0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cba:	2302      	movs	r3, #2
 8002cbc:	613b      	str	r3, [r7, #16]
 8002cbe:	e013      	b.n	8002ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	613b      	str	r3, [r7, #16]
 8002cc4:	e010      	b.n	8002ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2b80      	cmp	r3, #128	@ 0x80
 8002cca:	d902      	bls.n	8002cd2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002ccc:	2303      	movs	r3, #3
 8002cce:	613b      	str	r3, [r7, #16]
 8002cd0:	e00a      	b.n	8002ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2b80      	cmp	r3, #128	@ 0x80
 8002cd6:	d102      	bne.n	8002cde <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cd8:	2302      	movs	r3, #2
 8002cda:	613b      	str	r3, [r7, #16]
 8002cdc:	e004      	b.n	8002ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b70      	cmp	r3, #112	@ 0x70
 8002ce2:	d101      	bne.n	8002ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f023 0207 	bic.w	r2, r3, #7
 8002cf0:	4909      	ldr	r1, [pc, #36]	@ (8002d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002cf8:	4b07      	ldr	r3, [pc, #28]	@ (8002d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0307 	and.w	r3, r3, #7
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d001      	beq.n	8002d0a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e000      	b.n	8002d0c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3718      	adds	r7, #24
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40021000 	.word	0x40021000
 8002d18:	40022000 	.word	0x40022000

08002d1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d24:	2300      	movs	r3, #0
 8002d26:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d28:	2300      	movs	r3, #0
 8002d2a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d031      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d3c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002d40:	d01a      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002d42:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002d46:	d814      	bhi.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d009      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002d4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002d50:	d10f      	bne.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002d52:	4b5d      	ldr	r3, [pc, #372]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	4a5c      	ldr	r2, [pc, #368]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d5c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d5e:	e00c      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	3304      	adds	r3, #4
 8002d64:	2100      	movs	r1, #0
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 f9de 	bl	8003128 <RCCEx_PLLSAI1_Config>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d70:	e003      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	74fb      	strb	r3, [r7, #19]
      break;
 8002d76:	e000      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002d78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d7a:	7cfb      	ldrb	r3, [r7, #19]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d10b      	bne.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d80:	4b51      	ldr	r3, [pc, #324]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d86:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8e:	494e      	ldr	r1, [pc, #312]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002d96:	e001      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d98:	7cfb      	ldrb	r3, [r7, #19]
 8002d9a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f000 809e 	beq.w	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002daa:	2300      	movs	r3, #0
 8002dac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002dae:	4b46      	ldr	r3, [pc, #280]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e000      	b.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00d      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dc4:	4b40      	ldr	r3, [pc, #256]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc8:	4a3f      	ldr	r2, [pc, #252]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002dca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dce:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dd0:	4b3d      	ldr	r3, [pc, #244]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002dd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dd8:	60bb      	str	r3, [r7, #8]
 8002dda:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002de0:	4b3a      	ldr	r3, [pc, #232]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a39      	ldr	r2, [pc, #228]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002de6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002dec:	f7fe fe4a 	bl	8001a84 <HAL_GetTick>
 8002df0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002df2:	e009      	b.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002df4:	f7fe fe46 	bl	8001a84 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d902      	bls.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	74fb      	strb	r3, [r7, #19]
        break;
 8002e06:	e005      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e08:	4b30      	ldr	r3, [pc, #192]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0ef      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002e14:	7cfb      	ldrb	r3, [r7, #19]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d15a      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e1a:	4b2b      	ldr	r3, [pc, #172]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e24:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d01e      	beq.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e30:	697a      	ldr	r2, [r7, #20]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d019      	beq.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e36:	4b24      	ldr	r3, [pc, #144]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e40:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e42:	4b21      	ldr	r3, [pc, #132]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e48:	4a1f      	ldr	r2, [pc, #124]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e52:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e58:	4a1b      	ldr	r2, [pc, #108]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e62:	4a19      	ldr	r2, [pc, #100]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d016      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e74:	f7fe fe06 	bl	8001a84 <HAL_GetTick>
 8002e78:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e7a:	e00b      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e7c:	f7fe fe02 	bl	8001a84 <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d902      	bls.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	74fb      	strb	r3, [r7, #19]
            break;
 8002e92:	e006      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e94:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d0ec      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002ea2:	7cfb      	ldrb	r3, [r7, #19]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d10b      	bne.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ea8:	4b07      	ldr	r3, [pc, #28]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eae:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eb6:	4904      	ldr	r1, [pc, #16]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002ebe:	e009      	b.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ec0:	7cfb      	ldrb	r3, [r7, #19]
 8002ec2:	74bb      	strb	r3, [r7, #18]
 8002ec4:	e006      	b.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002ec6:	bf00      	nop
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ed0:	7cfb      	ldrb	r3, [r7, #19]
 8002ed2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ed4:	7c7b      	ldrb	r3, [r7, #17]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d105      	bne.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eda:	4b8a      	ldr	r3, [pc, #552]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ede:	4a89      	ldr	r2, [pc, #548]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ee0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ee4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00a      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ef2:	4b84      	ldr	r3, [pc, #528]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ef8:	f023 0203 	bic.w	r2, r3, #3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a1b      	ldr	r3, [r3, #32]
 8002f00:	4980      	ldr	r1, [pc, #512]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f02:	4313      	orrs	r3, r2
 8002f04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0302 	and.w	r3, r3, #2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d00a      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f14:	4b7b      	ldr	r3, [pc, #492]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f1a:	f023 020c 	bic.w	r2, r3, #12
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f22:	4978      	ldr	r1, [pc, #480]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f24:	4313      	orrs	r3, r2
 8002f26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0320 	and.w	r3, r3, #32
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d00a      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f36:	4b73      	ldr	r3, [pc, #460]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f3c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f44:	496f      	ldr	r1, [pc, #444]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00a      	beq.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f58:	4b6a      	ldr	r3, [pc, #424]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f5e:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f66:	4967      	ldr	r1, [pc, #412]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00a      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f7a:	4b62      	ldr	r3, [pc, #392]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f80:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f88:	495e      	ldr	r1, [pc, #376]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d00a      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f9c:	4b59      	ldr	r3, [pc, #356]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fa2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002faa:	4956      	ldr	r1, [pc, #344]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fac:	4313      	orrs	r3, r2
 8002fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00a      	beq.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002fbe:	4b51      	ldr	r3, [pc, #324]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fc4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fcc:	494d      	ldr	r1, [pc, #308]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d028      	beq.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fe0:	4b48      	ldr	r3, [pc, #288]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fe6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fee:	4945      	ldr	r1, [pc, #276]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ffe:	d106      	bne.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003000:	4b40      	ldr	r3, [pc, #256]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	4a3f      	ldr	r2, [pc, #252]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003006:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800300a:	60d3      	str	r3, [r2, #12]
 800300c:	e011      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003012:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003016:	d10c      	bne.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3304      	adds	r3, #4
 800301c:	2101      	movs	r1, #1
 800301e:	4618      	mov	r0, r3
 8003020:	f000 f882 	bl	8003128 <RCCEx_PLLSAI1_Config>
 8003024:	4603      	mov	r3, r0
 8003026:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003028:	7cfb      	ldrb	r3, [r7, #19]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800302e:	7cfb      	ldrb	r3, [r7, #19]
 8003030:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d028      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800303e:	4b31      	ldr	r3, [pc, #196]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003044:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800304c:	492d      	ldr	r1, [pc, #180]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800304e:	4313      	orrs	r3, r2
 8003050:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003058:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800305c:	d106      	bne.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800305e:	4b29      	ldr	r3, [pc, #164]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	4a28      	ldr	r2, [pc, #160]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003064:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003068:	60d3      	str	r3, [r2, #12]
 800306a:	e011      	b.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003070:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003074:	d10c      	bne.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	3304      	adds	r3, #4
 800307a:	2101      	movs	r1, #1
 800307c:	4618      	mov	r0, r3
 800307e:	f000 f853 	bl	8003128 <RCCEx_PLLSAI1_Config>
 8003082:	4603      	mov	r3, r0
 8003084:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003086:	7cfb      	ldrb	r3, [r7, #19]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800308c:	7cfb      	ldrb	r3, [r7, #19]
 800308e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d01c      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800309c:	4b19      	ldr	r3, [pc, #100]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800309e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030aa:	4916      	ldr	r1, [pc, #88]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80030ba:	d10c      	bne.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3304      	adds	r3, #4
 80030c0:	2102      	movs	r1, #2
 80030c2:	4618      	mov	r0, r3
 80030c4:	f000 f830 	bl	8003128 <RCCEx_PLLSAI1_Config>
 80030c8:	4603      	mov	r3, r0
 80030ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030cc:	7cfb      	ldrb	r3, [r7, #19]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80030d2:	7cfb      	ldrb	r3, [r7, #19]
 80030d4:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d00a      	beq.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80030e2:	4b08      	ldr	r3, [pc, #32]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030f0:	4904      	ldr	r1, [pc, #16]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80030f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3718      	adds	r7, #24
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40021000 	.word	0x40021000

08003108 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800310c:	4b05      	ldr	r3, [pc, #20]	@ (8003124 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a04      	ldr	r2, [pc, #16]	@ (8003124 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003112:	f043 0304 	orr.w	r3, r3, #4
 8003116:	6013      	str	r3, [r2, #0]
}
 8003118:	bf00      	nop
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	40021000 	.word	0x40021000

08003128 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003132:	2300      	movs	r3, #0
 8003134:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003136:	4b74      	ldr	r3, [pc, #464]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d018      	beq.n	8003174 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003142:	4b71      	ldr	r3, [pc, #452]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	f003 0203 	and.w	r2, r3, #3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	429a      	cmp	r2, r3
 8003150:	d10d      	bne.n	800316e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
       ||
 8003156:	2b00      	cmp	r3, #0
 8003158:	d009      	beq.n	800316e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800315a:	4b6b      	ldr	r3, [pc, #428]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	091b      	lsrs	r3, r3, #4
 8003160:	f003 0307 	and.w	r3, r3, #7
 8003164:	1c5a      	adds	r2, r3, #1
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
       ||
 800316a:	429a      	cmp	r2, r3
 800316c:	d047      	beq.n	80031fe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	73fb      	strb	r3, [r7, #15]
 8003172:	e044      	b.n	80031fe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2b03      	cmp	r3, #3
 800317a:	d018      	beq.n	80031ae <RCCEx_PLLSAI1_Config+0x86>
 800317c:	2b03      	cmp	r3, #3
 800317e:	d825      	bhi.n	80031cc <RCCEx_PLLSAI1_Config+0xa4>
 8003180:	2b01      	cmp	r3, #1
 8003182:	d002      	beq.n	800318a <RCCEx_PLLSAI1_Config+0x62>
 8003184:	2b02      	cmp	r3, #2
 8003186:	d009      	beq.n	800319c <RCCEx_PLLSAI1_Config+0x74>
 8003188:	e020      	b.n	80031cc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800318a:	4b5f      	ldr	r3, [pc, #380]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d11d      	bne.n	80031d2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800319a:	e01a      	b.n	80031d2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800319c:	4b5a      	ldr	r3, [pc, #360]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d116      	bne.n	80031d6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031ac:	e013      	b.n	80031d6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031ae:	4b56      	ldr	r3, [pc, #344]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10f      	bne.n	80031da <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80031ba:	4b53      	ldr	r3, [pc, #332]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d109      	bne.n	80031da <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80031ca:	e006      	b.n	80031da <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	73fb      	strb	r3, [r7, #15]
      break;
 80031d0:	e004      	b.n	80031dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031d2:	bf00      	nop
 80031d4:	e002      	b.n	80031dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031d6:	bf00      	nop
 80031d8:	e000      	b.n	80031dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031da:	bf00      	nop
    }

    if(status == HAL_OK)
 80031dc:	7bfb      	ldrb	r3, [r7, #15]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10d      	bne.n	80031fe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80031e2:	4b49      	ldr	r3, [pc, #292]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6819      	ldr	r1, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	3b01      	subs	r3, #1
 80031f4:	011b      	lsls	r3, r3, #4
 80031f6:	430b      	orrs	r3, r1
 80031f8:	4943      	ldr	r1, [pc, #268]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80031fe:	7bfb      	ldrb	r3, [r7, #15]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d17c      	bne.n	80032fe <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003204:	4b40      	ldr	r3, [pc, #256]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a3f      	ldr	r2, [pc, #252]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 800320a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800320e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003210:	f7fe fc38 	bl	8001a84 <HAL_GetTick>
 8003214:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003216:	e009      	b.n	800322c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003218:	f7fe fc34 	bl	8001a84 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d902      	bls.n	800322c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	73fb      	strb	r3, [r7, #15]
        break;
 800322a:	e005      	b.n	8003238 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800322c:	4b36      	ldr	r3, [pc, #216]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1ef      	bne.n	8003218 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003238:	7bfb      	ldrb	r3, [r7, #15]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d15f      	bne.n	80032fe <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d110      	bne.n	8003266 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003244:	4b30      	ldr	r3, [pc, #192]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800324c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6892      	ldr	r2, [r2, #8]
 8003254:	0211      	lsls	r1, r2, #8
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	68d2      	ldr	r2, [r2, #12]
 800325a:	06d2      	lsls	r2, r2, #27
 800325c:	430a      	orrs	r2, r1
 800325e:	492a      	ldr	r1, [pc, #168]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003260:	4313      	orrs	r3, r2
 8003262:	610b      	str	r3, [r1, #16]
 8003264:	e027      	b.n	80032b6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d112      	bne.n	8003292 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800326c:	4b26      	ldr	r3, [pc, #152]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003274:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	6892      	ldr	r2, [r2, #8]
 800327c:	0211      	lsls	r1, r2, #8
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	6912      	ldr	r2, [r2, #16]
 8003282:	0852      	lsrs	r2, r2, #1
 8003284:	3a01      	subs	r2, #1
 8003286:	0552      	lsls	r2, r2, #21
 8003288:	430a      	orrs	r2, r1
 800328a:	491f      	ldr	r1, [pc, #124]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 800328c:	4313      	orrs	r3, r2
 800328e:	610b      	str	r3, [r1, #16]
 8003290:	e011      	b.n	80032b6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003292:	4b1d      	ldr	r3, [pc, #116]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800329a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	6892      	ldr	r2, [r2, #8]
 80032a2:	0211      	lsls	r1, r2, #8
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	6952      	ldr	r2, [r2, #20]
 80032a8:	0852      	lsrs	r2, r2, #1
 80032aa:	3a01      	subs	r2, #1
 80032ac:	0652      	lsls	r2, r2, #25
 80032ae:	430a      	orrs	r2, r1
 80032b0:	4915      	ldr	r1, [pc, #84]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80032b6:	4b14      	ldr	r3, [pc, #80]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a13      	ldr	r2, [pc, #76]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032bc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80032c0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032c2:	f7fe fbdf 	bl	8001a84 <HAL_GetTick>
 80032c6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80032c8:	e009      	b.n	80032de <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032ca:	f7fe fbdb 	bl	8001a84 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d902      	bls.n	80032de <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	73fb      	strb	r3, [r7, #15]
          break;
 80032dc:	e005      	b.n	80032ea <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80032de:	4b0a      	ldr	r3, [pc, #40]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d0ef      	beq.n	80032ca <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80032ea:	7bfb      	ldrb	r3, [r7, #15]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d106      	bne.n	80032fe <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80032f0:	4b05      	ldr	r3, [pc, #20]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032f2:	691a      	ldr	r2, [r3, #16]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	4903      	ldr	r1, [pc, #12]	@ (8003308 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80032fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003300:	4618      	mov	r0, r3
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	40021000 	.word	0x40021000

0800330c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e049      	b.n	80033b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d106      	bne.n	8003338 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7fe f94c 	bl	80015d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2202      	movs	r2, #2
 800333c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	3304      	adds	r3, #4
 8003348:	4619      	mov	r1, r3
 800334a:	4610      	mov	r0, r2
 800334c:	f000 fd38 	bl	8003dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033b0:	2300      	movs	r3, #0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
	...

080033bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d001      	beq.n	80033d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e03b      	b.n	800344c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2202      	movs	r2, #2
 80033d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68da      	ldr	r2, [r3, #12]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f042 0201 	orr.w	r2, r2, #1
 80033ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a19      	ldr	r2, [pc, #100]	@ (8003458 <HAL_TIM_Base_Start_IT+0x9c>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d009      	beq.n	800340a <HAL_TIM_Base_Start_IT+0x4e>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033fe:	d004      	beq.n	800340a <HAL_TIM_Base_Start_IT+0x4e>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a15      	ldr	r2, [pc, #84]	@ (800345c <HAL_TIM_Base_Start_IT+0xa0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d115      	bne.n	8003436 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	4b13      	ldr	r3, [pc, #76]	@ (8003460 <HAL_TIM_Base_Start_IT+0xa4>)
 8003412:	4013      	ands	r3, r2
 8003414:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2b06      	cmp	r3, #6
 800341a:	d015      	beq.n	8003448 <HAL_TIM_Base_Start_IT+0x8c>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003422:	d011      	beq.n	8003448 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f042 0201 	orr.w	r2, r2, #1
 8003432:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003434:	e008      	b.n	8003448 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f042 0201 	orr.w	r2, r2, #1
 8003444:	601a      	str	r2, [r3, #0]
 8003446:	e000      	b.n	800344a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003448:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	3714      	adds	r7, #20
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr
 8003458:	40012c00 	.word	0x40012c00
 800345c:	40014000 	.word	0x40014000
 8003460:	00010007 	.word	0x00010007

08003464 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e049      	b.n	800350a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d106      	bne.n	8003490 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f7fe f840 	bl	8001510 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2202      	movs	r2, #2
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	3304      	adds	r3, #4
 80034a0:	4619      	mov	r1, r3
 80034a2:	4610      	mov	r0, r2
 80034a4:	f000 fc8c 	bl	8003dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
	...

08003514 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d109      	bne.n	8003538 <HAL_TIM_PWM_Start+0x24>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800352a:	b2db      	uxtb	r3, r3
 800352c:	2b01      	cmp	r3, #1
 800352e:	bf14      	ite	ne
 8003530:	2301      	movne	r3, #1
 8003532:	2300      	moveq	r3, #0
 8003534:	b2db      	uxtb	r3, r3
 8003536:	e03c      	b.n	80035b2 <HAL_TIM_PWM_Start+0x9e>
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	2b04      	cmp	r3, #4
 800353c:	d109      	bne.n	8003552 <HAL_TIM_PWM_Start+0x3e>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b01      	cmp	r3, #1
 8003548:	bf14      	ite	ne
 800354a:	2301      	movne	r3, #1
 800354c:	2300      	moveq	r3, #0
 800354e:	b2db      	uxtb	r3, r3
 8003550:	e02f      	b.n	80035b2 <HAL_TIM_PWM_Start+0x9e>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	2b08      	cmp	r3, #8
 8003556:	d109      	bne.n	800356c <HAL_TIM_PWM_Start+0x58>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800355e:	b2db      	uxtb	r3, r3
 8003560:	2b01      	cmp	r3, #1
 8003562:	bf14      	ite	ne
 8003564:	2301      	movne	r3, #1
 8003566:	2300      	moveq	r3, #0
 8003568:	b2db      	uxtb	r3, r3
 800356a:	e022      	b.n	80035b2 <HAL_TIM_PWM_Start+0x9e>
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	2b0c      	cmp	r3, #12
 8003570:	d109      	bne.n	8003586 <HAL_TIM_PWM_Start+0x72>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b01      	cmp	r3, #1
 800357c:	bf14      	ite	ne
 800357e:	2301      	movne	r3, #1
 8003580:	2300      	moveq	r3, #0
 8003582:	b2db      	uxtb	r3, r3
 8003584:	e015      	b.n	80035b2 <HAL_TIM_PWM_Start+0x9e>
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	2b10      	cmp	r3, #16
 800358a:	d109      	bne.n	80035a0 <HAL_TIM_PWM_Start+0x8c>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003592:	b2db      	uxtb	r3, r3
 8003594:	2b01      	cmp	r3, #1
 8003596:	bf14      	ite	ne
 8003598:	2301      	movne	r3, #1
 800359a:	2300      	moveq	r3, #0
 800359c:	b2db      	uxtb	r3, r3
 800359e:	e008      	b.n	80035b2 <HAL_TIM_PWM_Start+0x9e>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	bf14      	ite	ne
 80035ac:	2301      	movne	r3, #1
 80035ae:	2300      	moveq	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e07e      	b.n	80036b8 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d104      	bne.n	80035ca <HAL_TIM_PWM_Start+0xb6>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035c8:	e023      	b.n	8003612 <HAL_TIM_PWM_Start+0xfe>
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	2b04      	cmp	r3, #4
 80035ce:	d104      	bne.n	80035da <HAL_TIM_PWM_Start+0xc6>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2202      	movs	r2, #2
 80035d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035d8:	e01b      	b.n	8003612 <HAL_TIM_PWM_Start+0xfe>
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	2b08      	cmp	r3, #8
 80035de:	d104      	bne.n	80035ea <HAL_TIM_PWM_Start+0xd6>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2202      	movs	r2, #2
 80035e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035e8:	e013      	b.n	8003612 <HAL_TIM_PWM_Start+0xfe>
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	2b0c      	cmp	r3, #12
 80035ee:	d104      	bne.n	80035fa <HAL_TIM_PWM_Start+0xe6>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2202      	movs	r2, #2
 80035f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80035f8:	e00b      	b.n	8003612 <HAL_TIM_PWM_Start+0xfe>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	2b10      	cmp	r3, #16
 80035fe:	d104      	bne.n	800360a <HAL_TIM_PWM_Start+0xf6>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2202      	movs	r2, #2
 8003604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003608:	e003      	b.n	8003612 <HAL_TIM_PWM_Start+0xfe>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2202      	movs	r2, #2
 800360e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2201      	movs	r2, #1
 8003618:	6839      	ldr	r1, [r7, #0]
 800361a:	4618      	mov	r0, r3
 800361c:	f000 febe 	bl	800439c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a26      	ldr	r2, [pc, #152]	@ (80036c0 <HAL_TIM_PWM_Start+0x1ac>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d009      	beq.n	800363e <HAL_TIM_PWM_Start+0x12a>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a25      	ldr	r2, [pc, #148]	@ (80036c4 <HAL_TIM_PWM_Start+0x1b0>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d004      	beq.n	800363e <HAL_TIM_PWM_Start+0x12a>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a23      	ldr	r2, [pc, #140]	@ (80036c8 <HAL_TIM_PWM_Start+0x1b4>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d101      	bne.n	8003642 <HAL_TIM_PWM_Start+0x12e>
 800363e:	2301      	movs	r3, #1
 8003640:	e000      	b.n	8003644 <HAL_TIM_PWM_Start+0x130>
 8003642:	2300      	movs	r3, #0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d007      	beq.n	8003658 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003656:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a18      	ldr	r2, [pc, #96]	@ (80036c0 <HAL_TIM_PWM_Start+0x1ac>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d009      	beq.n	8003676 <HAL_TIM_PWM_Start+0x162>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800366a:	d004      	beq.n	8003676 <HAL_TIM_PWM_Start+0x162>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a14      	ldr	r2, [pc, #80]	@ (80036c4 <HAL_TIM_PWM_Start+0x1b0>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d115      	bne.n	80036a2 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689a      	ldr	r2, [r3, #8]
 800367c:	4b13      	ldr	r3, [pc, #76]	@ (80036cc <HAL_TIM_PWM_Start+0x1b8>)
 800367e:	4013      	ands	r3, r2
 8003680:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2b06      	cmp	r3, #6
 8003686:	d015      	beq.n	80036b4 <HAL_TIM_PWM_Start+0x1a0>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800368e:	d011      	beq.n	80036b4 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f042 0201 	orr.w	r2, r2, #1
 800369e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036a0:	e008      	b.n	80036b4 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f042 0201 	orr.w	r2, r2, #1
 80036b0:	601a      	str	r2, [r3, #0]
 80036b2:	e000      	b.n	80036b6 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036b4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	40012c00 	.word	0x40012c00
 80036c4:	40014000 	.word	0x40014000
 80036c8:	40014400 	.word	0x40014400
 80036cc:	00010007 	.word	0x00010007

080036d0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e097      	b.n	8003814 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d106      	bne.n	80036fe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7fd ff29 	bl	8001550 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2202      	movs	r2, #2
 8003702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6812      	ldr	r2, [r2, #0]
 8003710:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8003714:	f023 0307 	bic.w	r3, r3, #7
 8003718:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3304      	adds	r3, #4
 8003722:	4619      	mov	r1, r3
 8003724:	4610      	mov	r0, r2
 8003726:	f000 fb4b 	bl	8003dc0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6a1b      	ldr	r3, [r3, #32]
 8003740:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	4313      	orrs	r3, r2
 800374a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003752:	f023 0303 	bic.w	r3, r3, #3
 8003756:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	021b      	lsls	r3, r3, #8
 8003762:	4313      	orrs	r3, r2
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	4313      	orrs	r3, r2
 8003768:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003770:	f023 030c 	bic.w	r3, r3, #12
 8003774:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800377c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003780:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	68da      	ldr	r2, [r3, #12]
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	69db      	ldr	r3, [r3, #28]
 800378a:	021b      	lsls	r3, r3, #8
 800378c:	4313      	orrs	r3, r2
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	4313      	orrs	r3, r2
 8003792:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	011a      	lsls	r2, r3, #4
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	031b      	lsls	r3, r3, #12
 80037a0:	4313      	orrs	r3, r2
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80037ae:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80037b6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685a      	ldr	r2, [r3, #4]
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	695b      	ldr	r3, [r3, #20]
 80037c0:	011b      	lsls	r3, r3, #4
 80037c2:	4313      	orrs	r3, r2
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	697a      	ldr	r2, [r7, #20]
 80037d0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003812:	2300      	movs	r3, #0
}
 8003814:	4618      	mov	r0, r3
 8003816:	3718      	adds	r7, #24
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800382c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003834:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800383c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003844:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d110      	bne.n	800386e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800384c:	7bfb      	ldrb	r3, [r7, #15]
 800384e:	2b01      	cmp	r3, #1
 8003850:	d102      	bne.n	8003858 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003852:	7b7b      	ldrb	r3, [r7, #13]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d001      	beq.n	800385c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e069      	b.n	8003930 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2202      	movs	r2, #2
 8003860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2202      	movs	r2, #2
 8003868:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800386c:	e031      	b.n	80038d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	2b04      	cmp	r3, #4
 8003872:	d110      	bne.n	8003896 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003874:	7bbb      	ldrb	r3, [r7, #14]
 8003876:	2b01      	cmp	r3, #1
 8003878:	d102      	bne.n	8003880 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800387a:	7b3b      	ldrb	r3, [r7, #12]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d001      	beq.n	8003884 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e055      	b.n	8003930 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2202      	movs	r2, #2
 8003890:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003894:	e01d      	b.n	80038d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003896:	7bfb      	ldrb	r3, [r7, #15]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d108      	bne.n	80038ae <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800389c:	7bbb      	ldrb	r3, [r7, #14]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d105      	bne.n	80038ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80038a2:	7b7b      	ldrb	r3, [r7, #13]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d102      	bne.n	80038ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80038a8:	7b3b      	ldrb	r3, [r7, #12]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d001      	beq.n	80038b2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e03e      	b.n	8003930 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2202      	movs	r2, #2
 80038b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2202      	movs	r2, #2
 80038be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2202      	movs	r2, #2
 80038c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2202      	movs	r2, #2
 80038ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d003      	beq.n	80038e0 <HAL_TIM_Encoder_Start+0xc4>
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	2b04      	cmp	r3, #4
 80038dc:	d008      	beq.n	80038f0 <HAL_TIM_Encoder_Start+0xd4>
 80038de:	e00f      	b.n	8003900 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2201      	movs	r2, #1
 80038e6:	2100      	movs	r1, #0
 80038e8:	4618      	mov	r0, r3
 80038ea:	f000 fd57 	bl	800439c <TIM_CCxChannelCmd>
      break;
 80038ee:	e016      	b.n	800391e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2201      	movs	r2, #1
 80038f6:	2104      	movs	r1, #4
 80038f8:	4618      	mov	r0, r3
 80038fa:	f000 fd4f 	bl	800439c <TIM_CCxChannelCmd>
      break;
 80038fe:	e00e      	b.n	800391e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2201      	movs	r2, #1
 8003906:	2100      	movs	r1, #0
 8003908:	4618      	mov	r0, r3
 800390a:	f000 fd47 	bl	800439c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2201      	movs	r2, #1
 8003914:	2104      	movs	r1, #4
 8003916:	4618      	mov	r0, r3
 8003918:	f000 fd40 	bl	800439c <TIM_CCxChannelCmd>
      break;
 800391c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f042 0201 	orr.w	r2, r2, #1
 800392c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3710      	adds	r7, #16
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d020      	beq.n	800399c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d01b      	beq.n	800399c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f06f 0202 	mvn.w	r2, #2
 800396c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2201      	movs	r2, #1
 8003972:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	f003 0303 	and.w	r3, r3, #3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f9fe 	bl	8003d84 <HAL_TIM_IC_CaptureCallback>
 8003988:	e005      	b.n	8003996 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 f9f0 	bl	8003d70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 fa01 	bl	8003d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	f003 0304 	and.w	r3, r3, #4
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d020      	beq.n	80039e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f003 0304 	and.w	r3, r3, #4
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d01b      	beq.n	80039e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f06f 0204 	mvn.w	r2, #4
 80039b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2202      	movs	r2, #2
 80039be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 f9d8 	bl	8003d84 <HAL_TIM_IC_CaptureCallback>
 80039d4:	e005      	b.n	80039e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f9ca 	bl	8003d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 f9db 	bl	8003d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	f003 0308 	and.w	r3, r3, #8
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d020      	beq.n	8003a34 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f003 0308 	and.w	r3, r3, #8
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d01b      	beq.n	8003a34 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f06f 0208 	mvn.w	r2, #8
 8003a04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2204      	movs	r2, #4
 8003a0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	69db      	ldr	r3, [r3, #28]
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f000 f9b2 	bl	8003d84 <HAL_TIM_IC_CaptureCallback>
 8003a20:	e005      	b.n	8003a2e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 f9a4 	bl	8003d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f000 f9b5 	bl	8003d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	f003 0310 	and.w	r3, r3, #16
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d020      	beq.n	8003a80 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f003 0310 	and.w	r3, r3, #16
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d01b      	beq.n	8003a80 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f06f 0210 	mvn.w	r2, #16
 8003a50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2208      	movs	r2, #8
 8003a56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 f98c 	bl	8003d84 <HAL_TIM_IC_CaptureCallback>
 8003a6c:	e005      	b.n	8003a7a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 f97e 	bl	8003d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f000 f98f 	bl	8003d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00c      	beq.n	8003aa4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f003 0301 	and.w	r3, r3, #1
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d007      	beq.n	8003aa4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f06f 0201 	mvn.w	r2, #1
 8003a9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f7fd fce0 	bl	8001464 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d104      	bne.n	8003ab8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d00c      	beq.n	8003ad2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d007      	beq.n	8003ad2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003aca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f000 fd73 	bl	80045b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00c      	beq.n	8003af6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d007      	beq.n	8003af6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003aee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f000 fd6b 	bl	80045cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00c      	beq.n	8003b1a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d007      	beq.n	8003b1a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003b12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f949 	bl	8003dac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	f003 0320 	and.w	r3, r3, #32
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00c      	beq.n	8003b3e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f003 0320 	and.w	r3, r3, #32
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d007      	beq.n	8003b3e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f06f 0220 	mvn.w	r2, #32
 8003b36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 fd33 	bl	80045a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b3e:	bf00      	nop
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
	...

08003b48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b54:	2300      	movs	r3, #0
 8003b56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d101      	bne.n	8003b66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b62:	2302      	movs	r3, #2
 8003b64:	e0ff      	b.n	8003d66 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2b14      	cmp	r3, #20
 8003b72:	f200 80f0 	bhi.w	8003d56 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003b76:	a201      	add	r2, pc, #4	@ (adr r2, 8003b7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b7c:	08003bd1 	.word	0x08003bd1
 8003b80:	08003d57 	.word	0x08003d57
 8003b84:	08003d57 	.word	0x08003d57
 8003b88:	08003d57 	.word	0x08003d57
 8003b8c:	08003c11 	.word	0x08003c11
 8003b90:	08003d57 	.word	0x08003d57
 8003b94:	08003d57 	.word	0x08003d57
 8003b98:	08003d57 	.word	0x08003d57
 8003b9c:	08003c53 	.word	0x08003c53
 8003ba0:	08003d57 	.word	0x08003d57
 8003ba4:	08003d57 	.word	0x08003d57
 8003ba8:	08003d57 	.word	0x08003d57
 8003bac:	08003c93 	.word	0x08003c93
 8003bb0:	08003d57 	.word	0x08003d57
 8003bb4:	08003d57 	.word	0x08003d57
 8003bb8:	08003d57 	.word	0x08003d57
 8003bbc:	08003cd5 	.word	0x08003cd5
 8003bc0:	08003d57 	.word	0x08003d57
 8003bc4:	08003d57 	.word	0x08003d57
 8003bc8:	08003d57 	.word	0x08003d57
 8003bcc:	08003d15 	.word	0x08003d15
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68b9      	ldr	r1, [r7, #8]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f000 f95c 	bl	8003e94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	699a      	ldr	r2, [r3, #24]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f042 0208 	orr.w	r2, r2, #8
 8003bea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	699a      	ldr	r2, [r3, #24]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 0204 	bic.w	r2, r2, #4
 8003bfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	6999      	ldr	r1, [r3, #24]
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	691a      	ldr	r2, [r3, #16]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	619a      	str	r2, [r3, #24]
      break;
 8003c0e:	e0a5      	b.n	8003d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68b9      	ldr	r1, [r7, #8]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 f9ba 	bl	8003f90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	699a      	ldr	r2, [r3, #24]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	699a      	ldr	r2, [r3, #24]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6999      	ldr	r1, [r3, #24]
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	021a      	lsls	r2, r3, #8
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	619a      	str	r2, [r3, #24]
      break;
 8003c50:	e084      	b.n	8003d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68b9      	ldr	r1, [r7, #8]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f000 fa15 	bl	8004088 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	69da      	ldr	r2, [r3, #28]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f042 0208 	orr.w	r2, r2, #8
 8003c6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	69da      	ldr	r2, [r3, #28]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 0204 	bic.w	r2, r2, #4
 8003c7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	69d9      	ldr	r1, [r3, #28]
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	691a      	ldr	r2, [r3, #16]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	61da      	str	r2, [r3, #28]
      break;
 8003c90:	e064      	b.n	8003d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68b9      	ldr	r1, [r7, #8]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f000 fa6f 	bl	800417c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	69da      	ldr	r2, [r3, #28]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	69da      	ldr	r2, [r3, #28]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	69d9      	ldr	r1, [r3, #28]
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	021a      	lsls	r2, r3, #8
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	61da      	str	r2, [r3, #28]
      break;
 8003cd2:	e043      	b.n	8003d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68b9      	ldr	r1, [r7, #8]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 faac 	bl	8004238 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f042 0208 	orr.w	r2, r2, #8
 8003cee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 0204 	bic.w	r2, r2, #4
 8003cfe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	691a      	ldr	r2, [r3, #16]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003d12:	e023      	b.n	8003d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68b9      	ldr	r1, [r7, #8]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f000 fae4 	bl	80042e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d2e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d3e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	021a      	lsls	r2, r3, #8
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003d54:	e002      	b.n	8003d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	75fb      	strb	r3, [r7, #23]
      break;
 8003d5a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d64:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop

08003d70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d78:	bf00      	nop
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b085      	sub	sp, #20
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a2d      	ldr	r2, [pc, #180]	@ (8003e88 <TIM_Base_SetConfig+0xc8>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d003      	beq.n	8003de0 <TIM_Base_SetConfig+0x20>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dde:	d108      	bne.n	8003df2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003de6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a24      	ldr	r2, [pc, #144]	@ (8003e88 <TIM_Base_SetConfig+0xc8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d00b      	beq.n	8003e12 <TIM_Base_SetConfig+0x52>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e00:	d007      	beq.n	8003e12 <TIM_Base_SetConfig+0x52>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a21      	ldr	r2, [pc, #132]	@ (8003e8c <TIM_Base_SetConfig+0xcc>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d003      	beq.n	8003e12 <TIM_Base_SetConfig+0x52>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a20      	ldr	r2, [pc, #128]	@ (8003e90 <TIM_Base_SetConfig+0xd0>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d108      	bne.n	8003e24 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	689a      	ldr	r2, [r3, #8]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a10      	ldr	r2, [pc, #64]	@ (8003e88 <TIM_Base_SetConfig+0xc8>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d007      	beq.n	8003e5a <TIM_Base_SetConfig+0x9a>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a0f      	ldr	r2, [pc, #60]	@ (8003e8c <TIM_Base_SetConfig+0xcc>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d003      	beq.n	8003e5a <TIM_Base_SetConfig+0x9a>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a0e      	ldr	r2, [pc, #56]	@ (8003e90 <TIM_Base_SetConfig+0xd0>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d103      	bne.n	8003e62 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	691a      	ldr	r2, [r3, #16]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f043 0204 	orr.w	r2, r3, #4
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2201      	movs	r2, #1
 8003e72:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68fa      	ldr	r2, [r7, #12]
 8003e78:	601a      	str	r2, [r3, #0]
}
 8003e7a:	bf00      	nop
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40012c00 	.word	0x40012c00
 8003e8c:	40014000 	.word	0x40014000
 8003e90:	40014400 	.word	0x40014400

08003e94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b087      	sub	sp, #28
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	f023 0201 	bic.w	r2, r3, #1
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ec2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f023 0303 	bic.w	r3, r3, #3
 8003ece:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f023 0302 	bic.w	r3, r3, #2
 8003ee0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	697a      	ldr	r2, [r7, #20]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a25      	ldr	r2, [pc, #148]	@ (8003f84 <TIM_OC1_SetConfig+0xf0>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d007      	beq.n	8003f04 <TIM_OC1_SetConfig+0x70>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a24      	ldr	r2, [pc, #144]	@ (8003f88 <TIM_OC1_SetConfig+0xf4>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d003      	beq.n	8003f04 <TIM_OC1_SetConfig+0x70>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a23      	ldr	r2, [pc, #140]	@ (8003f8c <TIM_OC1_SetConfig+0xf8>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d10e      	bne.n	8003f22 <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	f023 0204 	bic.w	r2, r3, #4
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f023 0308 	bic.w	r3, r3, #8
 8003f16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a17      	ldr	r2, [pc, #92]	@ (8003f84 <TIM_OC1_SetConfig+0xf0>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d007      	beq.n	8003f3a <TIM_OC1_SetConfig+0xa6>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a16      	ldr	r2, [pc, #88]	@ (8003f88 <TIM_OC1_SetConfig+0xf4>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d003      	beq.n	8003f3a <TIM_OC1_SetConfig+0xa6>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a15      	ldr	r2, [pc, #84]	@ (8003f8c <TIM_OC1_SetConfig+0xf8>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d111      	bne.n	8003f5e <TIM_OC1_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003f48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	695b      	ldr	r3, [r3, #20]
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	699b      	ldr	r3, [r3, #24]
 8003f58:	693a      	ldr	r2, [r7, #16]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	685a      	ldr	r2, [r3, #4]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	621a      	str	r2, [r3, #32]
}
 8003f78:	bf00      	nop
 8003f7a:	371c      	adds	r7, #28
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr
 8003f84:	40012c00 	.word	0x40012c00
 8003f88:	40014000 	.word	0x40014000
 8003f8c:	40014400 	.word	0x40014400

08003f90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b087      	sub	sp, #28
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a1b      	ldr	r3, [r3, #32]
 8003f9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a1b      	ldr	r3, [r3, #32]
 8003fa4:	f023 0210 	bic.w	r2, r3, #16
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	021b      	lsls	r3, r3, #8
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	f023 0320 	bic.w	r3, r3, #32
 8003fde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	011b      	lsls	r3, r3, #4
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a23      	ldr	r2, [pc, #140]	@ (800407c <TIM_OC2_SetConfig+0xec>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d10f      	bne.n	8004014 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a1b      	ldr	r3, [r3, #32]
 8003ff8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004006:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	011b      	lsls	r3, r3, #4
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	4313      	orrs	r3, r2
 8004012:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a19      	ldr	r2, [pc, #100]	@ (800407c <TIM_OC2_SetConfig+0xec>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d007      	beq.n	800402c <TIM_OC2_SetConfig+0x9c>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a18      	ldr	r2, [pc, #96]	@ (8004080 <TIM_OC2_SetConfig+0xf0>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d003      	beq.n	800402c <TIM_OC2_SetConfig+0x9c>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a17      	ldr	r2, [pc, #92]	@ (8004084 <TIM_OC2_SetConfig+0xf4>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d113      	bne.n	8004054 <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004032:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800403a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	4313      	orrs	r3, r2
 8004046:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	699b      	ldr	r3, [r3, #24]
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	4313      	orrs	r3, r2
 8004052:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	693a      	ldr	r2, [r7, #16]
 8004058:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68fa      	ldr	r2, [r7, #12]
 800405e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	621a      	str	r2, [r3, #32]
}
 800406e:	bf00      	nop
 8004070:	371c      	adds	r7, #28
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	40012c00 	.word	0x40012c00
 8004080:	40014000 	.word	0x40014000
 8004084:	40014400 	.word	0x40014400

08004088 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004088:	b480      	push	{r7}
 800408a:	b087      	sub	sp, #28
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a1b      	ldr	r3, [r3, #32]
 800409c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	69db      	ldr	r3, [r3, #28]
 80040ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f023 0303 	bic.w	r3, r3, #3
 80040c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80040d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	021b      	lsls	r3, r3, #8
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	4313      	orrs	r3, r2
 80040e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a22      	ldr	r2, [pc, #136]	@ (8004170 <TIM_OC3_SetConfig+0xe8>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d10f      	bne.n	800410a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80040fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	021b      	lsls	r3, r3, #8
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	4313      	orrs	r3, r2
 8004108:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a18      	ldr	r2, [pc, #96]	@ (8004170 <TIM_OC3_SetConfig+0xe8>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d007      	beq.n	8004122 <TIM_OC3_SetConfig+0x9a>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a17      	ldr	r2, [pc, #92]	@ (8004174 <TIM_OC3_SetConfig+0xec>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d003      	beq.n	8004122 <TIM_OC3_SetConfig+0x9a>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a16      	ldr	r2, [pc, #88]	@ (8004178 <TIM_OC3_SetConfig+0xf0>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d113      	bne.n	800414a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	011b      	lsls	r3, r3, #4
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	4313      	orrs	r3, r2
 800413c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	011b      	lsls	r3, r3, #4
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	4313      	orrs	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685a      	ldr	r2, [r3, #4]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	621a      	str	r2, [r3, #32]
}
 8004164:	bf00      	nop
 8004166:	371c      	adds	r7, #28
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr
 8004170:	40012c00 	.word	0x40012c00
 8004174:	40014000 	.word	0x40014000
 8004178:	40014400 	.word	0x40014400

0800417c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800417c:	b480      	push	{r7}
 800417e:	b087      	sub	sp, #28
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a1b      	ldr	r3, [r3, #32]
 800418a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	021b      	lsls	r3, r3, #8
 80041be:	68fa      	ldr	r2, [r7, #12]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80041ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	031b      	lsls	r3, r3, #12
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	4a14      	ldr	r2, [pc, #80]	@ (800422c <TIM_OC4_SetConfig+0xb0>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d007      	beq.n	80041f0 <TIM_OC4_SetConfig+0x74>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a13      	ldr	r2, [pc, #76]	@ (8004230 <TIM_OC4_SetConfig+0xb4>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d003      	beq.n	80041f0 <TIM_OC4_SetConfig+0x74>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a12      	ldr	r2, [pc, #72]	@ (8004234 <TIM_OC4_SetConfig+0xb8>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d109      	bne.n	8004204 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	019b      	lsls	r3, r3, #6
 80041fe:	697a      	ldr	r2, [r7, #20]
 8004200:	4313      	orrs	r3, r2
 8004202:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	697a      	ldr	r2, [r7, #20]
 8004208:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	685a      	ldr	r2, [r3, #4]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	693a      	ldr	r2, [r7, #16]
 800421c:	621a      	str	r2, [r3, #32]
}
 800421e:	bf00      	nop
 8004220:	371c      	adds	r7, #28
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	40012c00 	.word	0x40012c00
 8004230:	40014000 	.word	0x40014000
 8004234:	40014400 	.word	0x40014400

08004238 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004238:	b480      	push	{r7}
 800423a:	b087      	sub	sp, #28
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a1b      	ldr	r3, [r3, #32]
 8004246:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a1b      	ldr	r3, [r3, #32]
 800424c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800425e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800426a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	4313      	orrs	r3, r2
 8004274:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800427c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	041b      	lsls	r3, r3, #16
 8004284:	693a      	ldr	r2, [r7, #16]
 8004286:	4313      	orrs	r3, r2
 8004288:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a13      	ldr	r2, [pc, #76]	@ (80042dc <TIM_OC5_SetConfig+0xa4>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d007      	beq.n	80042a2 <TIM_OC5_SetConfig+0x6a>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a12      	ldr	r2, [pc, #72]	@ (80042e0 <TIM_OC5_SetConfig+0xa8>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d003      	beq.n	80042a2 <TIM_OC5_SetConfig+0x6a>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a11      	ldr	r2, [pc, #68]	@ (80042e4 <TIM_OC5_SetConfig+0xac>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d109      	bne.n	80042b6 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042a8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	021b      	lsls	r3, r3, #8
 80042b0:	697a      	ldr	r2, [r7, #20]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	697a      	ldr	r2, [r7, #20]
 80042ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685a      	ldr	r2, [r3, #4]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	621a      	str	r2, [r3, #32]
}
 80042d0:	bf00      	nop
 80042d2:	371c      	adds	r7, #28
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	40012c00 	.word	0x40012c00
 80042e0:	40014000 	.word	0x40014000
 80042e4:	40014400 	.word	0x40014400

080042e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b087      	sub	sp, #28
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a1b      	ldr	r3, [r3, #32]
 80042fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800430e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004316:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800431a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	021b      	lsls	r3, r3, #8
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	4313      	orrs	r3, r2
 8004326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800432e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	051b      	lsls	r3, r3, #20
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	4313      	orrs	r3, r2
 800433a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a14      	ldr	r2, [pc, #80]	@ (8004390 <TIM_OC6_SetConfig+0xa8>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d007      	beq.n	8004354 <TIM_OC6_SetConfig+0x6c>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	4a13      	ldr	r2, [pc, #76]	@ (8004394 <TIM_OC6_SetConfig+0xac>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d003      	beq.n	8004354 <TIM_OC6_SetConfig+0x6c>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a12      	ldr	r2, [pc, #72]	@ (8004398 <TIM_OC6_SetConfig+0xb0>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d109      	bne.n	8004368 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800435a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	029b      	lsls	r3, r3, #10
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	4313      	orrs	r3, r2
 8004366:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68fa      	ldr	r2, [r7, #12]
 8004372:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685a      	ldr	r2, [r3, #4]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	621a      	str	r2, [r3, #32]
}
 8004382:	bf00      	nop
 8004384:	371c      	adds	r7, #28
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	40012c00 	.word	0x40012c00
 8004394:	40014000 	.word	0x40014000
 8004398:	40014400 	.word	0x40014400

0800439c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800439c:	b480      	push	{r7}
 800439e:	b087      	sub	sp, #28
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	f003 031f 	and.w	r3, r3, #31
 80043ae:	2201      	movs	r2, #1
 80043b0:	fa02 f303 	lsl.w	r3, r2, r3
 80043b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6a1a      	ldr	r2, [r3, #32]
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	43db      	mvns	r3, r3
 80043be:	401a      	ands	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6a1a      	ldr	r2, [r3, #32]
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	f003 031f 	and.w	r3, r3, #31
 80043ce:	6879      	ldr	r1, [r7, #4]
 80043d0:	fa01 f303 	lsl.w	r3, r1, r3
 80043d4:	431a      	orrs	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	621a      	str	r2, [r3, #32]
}
 80043da:	bf00      	nop
 80043dc:	371c      	adds	r7, #28
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
	...

080043e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b085      	sub	sp, #20
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d101      	bne.n	8004400 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043fc:	2302      	movs	r3, #2
 80043fe:	e04f      	b.n	80044a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2202      	movs	r2, #2
 800440c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a21      	ldr	r2, [pc, #132]	@ (80044ac <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d108      	bne.n	800443c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004430:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	68fa      	ldr	r2, [r7, #12]
 8004438:	4313      	orrs	r3, r2
 800443a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004442:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68fa      	ldr	r2, [r7, #12]
 800444a:	4313      	orrs	r3, r2
 800444c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a14      	ldr	r2, [pc, #80]	@ (80044ac <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d009      	beq.n	8004474 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004468:	d004      	beq.n	8004474 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a10      	ldr	r2, [pc, #64]	@ (80044b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d10c      	bne.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800447a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	4313      	orrs	r3, r2
 8004484:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68ba      	ldr	r2, [r7, #8]
 800448c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3714      	adds	r7, #20
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr
 80044ac:	40012c00 	.word	0x40012c00
 80044b0:	40014000 	.word	0x40014000

080044b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80044be:	2300      	movs	r3, #0
 80044c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80044cc:	2302      	movs	r3, #2
 80044ce:	e060      	b.n	8004592 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	4313      	orrs	r3, r2
 8004500:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4313      	orrs	r3, r2
 800450e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	4313      	orrs	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	4313      	orrs	r3, r2
 800452a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004536:	4313      	orrs	r3, r2
 8004538:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	041b      	lsls	r3, r3, #16
 8004546:	4313      	orrs	r3, r2
 8004548:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a14      	ldr	r2, [pc, #80]	@ (80045a0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d115      	bne.n	8004580 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	051b      	lsls	r3, r3, #20
 8004560:	4313      	orrs	r3, r2
 8004562:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	4313      	orrs	r3, r2
 8004570:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	6a1b      	ldr	r3, [r3, #32]
 800457c:	4313      	orrs	r3, r2
 800457e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3714      	adds	r7, #20
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	40012c00 	.word	0x40012c00

080045a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045c0:	bf00      	nop
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e040      	b.n	8004674 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d106      	bne.n	8004608 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7fd f842 	bl	800168c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2224      	movs	r2, #36	@ 0x24
 800460c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f022 0201 	bic.w	r2, r2, #1
 800461c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 fae8 	bl	8004bfc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 f8b9 	bl	80047a4 <UART_SetConfig>
 8004632:	4603      	mov	r3, r0
 8004634:	2b01      	cmp	r3, #1
 8004636:	d101      	bne.n	800463c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e01b      	b.n	8004674 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	685a      	ldr	r2, [r3, #4]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800464a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	689a      	ldr	r2, [r3, #8]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800465a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f042 0201 	orr.w	r2, r2, #1
 800466a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 fb67 	bl	8004d40 <UART_CheckIdleState>
 8004672:	4603      	mov	r3, r0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3708      	adds	r7, #8
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b08a      	sub	sp, #40	@ 0x28
 8004680:	af02      	add	r7, sp, #8
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	603b      	str	r3, [r7, #0]
 8004688:	4613      	mov	r3, r2
 800468a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004690:	2b20      	cmp	r3, #32
 8004692:	f040 8081 	bne.w	8004798 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d002      	beq.n	80046a2 <HAL_UART_Transmit+0x26>
 800469c:	88fb      	ldrh	r3, [r7, #6]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d101      	bne.n	80046a6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e079      	b.n	800479a <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2221      	movs	r2, #33	@ 0x21
 80046b2:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046b4:	f7fd f9e6 	bl	8001a84 <HAL_GetTick>
 80046b8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	88fa      	ldrh	r2, [r7, #6]
 80046be:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	88fa      	ldrh	r2, [r7, #6]
 80046c6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046d2:	d108      	bne.n	80046e6 <HAL_UART_Transmit+0x6a>
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d104      	bne.n	80046e6 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 80046dc:	2300      	movs	r3, #0
 80046de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	61bb      	str	r3, [r7, #24]
 80046e4:	e003      	b.n	80046ee <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046ea:	2300      	movs	r3, #0
 80046ec:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80046ee:	e038      	b.n	8004762 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	9300      	str	r3, [sp, #0]
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	2200      	movs	r2, #0
 80046f8:	2180      	movs	r1, #128	@ 0x80
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f000 fbc8 	bl	8004e90 <UART_WaitOnFlagUntilTimeout>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d004      	beq.n	8004710 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2220      	movs	r2, #32
 800470a:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	e044      	b.n	800479a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d10b      	bne.n	800472e <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	881b      	ldrh	r3, [r3, #0]
 800471a:	461a      	mov	r2, r3
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004724:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	3302      	adds	r3, #2
 800472a:	61bb      	str	r3, [r7, #24]
 800472c:	e007      	b.n	800473e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	781a      	ldrb	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	3301      	adds	r3, #1
 800473c:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004742:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004746:	2b21      	cmp	r3, #33	@ 0x21
 8004748:	d109      	bne.n	800475e <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004750:	b29b      	uxth	r3, r3
 8004752:	3b01      	subs	r3, #1
 8004754:	b29a      	uxth	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 800475c:	e001      	b.n	8004762 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e01b      	b.n	800479a <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004768:	b29b      	uxth	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1c0      	bne.n	80046f0 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	2200      	movs	r2, #0
 8004776:	2140      	movs	r1, #64	@ 0x40
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 fb89 	bl	8004e90 <UART_WaitOnFlagUntilTimeout>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d004      	beq.n	800478e <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2220      	movs	r2, #32
 8004788:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e005      	b.n	800479a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2220      	movs	r2, #32
 8004792:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004794:	2300      	movs	r3, #0
 8004796:	e000      	b.n	800479a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004798:	2302      	movs	r3, #2
  }
}
 800479a:	4618      	mov	r0, r3
 800479c:	3720      	adds	r7, #32
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047a8:	b08a      	sub	sp, #40	@ 0x28
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80047ae:	2300      	movs	r3, #0
 80047b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	431a      	orrs	r2, r3
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	431a      	orrs	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	69db      	ldr	r3, [r3, #28]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	4bb4      	ldr	r3, [pc, #720]	@ (8004aa4 <UART_SetConfig+0x300>)
 80047d4:	4013      	ands	r3, r2
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	6812      	ldr	r2, [r2, #0]
 80047da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047dc:	430b      	orrs	r3, r1
 80047de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	68da      	ldr	r2, [r3, #12]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	430a      	orrs	r2, r1
 80047f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	699b      	ldr	r3, [r3, #24]
 80047fa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4aa9      	ldr	r2, [pc, #676]	@ (8004aa8 <UART_SetConfig+0x304>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d004      	beq.n	8004810 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	6a1b      	ldr	r3, [r3, #32]
 800480a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800480c:	4313      	orrs	r3, r2
 800480e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004820:	430a      	orrs	r2, r1
 8004822:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4aa0      	ldr	r2, [pc, #640]	@ (8004aac <UART_SetConfig+0x308>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d126      	bne.n	800487c <UART_SetConfig+0xd8>
 800482e:	4ba0      	ldr	r3, [pc, #640]	@ (8004ab0 <UART_SetConfig+0x30c>)
 8004830:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004834:	f003 0303 	and.w	r3, r3, #3
 8004838:	2b03      	cmp	r3, #3
 800483a:	d81b      	bhi.n	8004874 <UART_SetConfig+0xd0>
 800483c:	a201      	add	r2, pc, #4	@ (adr r2, 8004844 <UART_SetConfig+0xa0>)
 800483e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004842:	bf00      	nop
 8004844:	08004855 	.word	0x08004855
 8004848:	08004865 	.word	0x08004865
 800484c:	0800485d 	.word	0x0800485d
 8004850:	0800486d 	.word	0x0800486d
 8004854:	2301      	movs	r3, #1
 8004856:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800485a:	e080      	b.n	800495e <UART_SetConfig+0x1ba>
 800485c:	2302      	movs	r3, #2
 800485e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004862:	e07c      	b.n	800495e <UART_SetConfig+0x1ba>
 8004864:	2304      	movs	r3, #4
 8004866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800486a:	e078      	b.n	800495e <UART_SetConfig+0x1ba>
 800486c:	2308      	movs	r3, #8
 800486e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004872:	e074      	b.n	800495e <UART_SetConfig+0x1ba>
 8004874:	2310      	movs	r3, #16
 8004876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800487a:	e070      	b.n	800495e <UART_SetConfig+0x1ba>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a8c      	ldr	r2, [pc, #560]	@ (8004ab4 <UART_SetConfig+0x310>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d138      	bne.n	80048f8 <UART_SetConfig+0x154>
 8004886:	4b8a      	ldr	r3, [pc, #552]	@ (8004ab0 <UART_SetConfig+0x30c>)
 8004888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800488c:	f003 030c 	and.w	r3, r3, #12
 8004890:	2b0c      	cmp	r3, #12
 8004892:	d82d      	bhi.n	80048f0 <UART_SetConfig+0x14c>
 8004894:	a201      	add	r2, pc, #4	@ (adr r2, 800489c <UART_SetConfig+0xf8>)
 8004896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489a:	bf00      	nop
 800489c:	080048d1 	.word	0x080048d1
 80048a0:	080048f1 	.word	0x080048f1
 80048a4:	080048f1 	.word	0x080048f1
 80048a8:	080048f1 	.word	0x080048f1
 80048ac:	080048e1 	.word	0x080048e1
 80048b0:	080048f1 	.word	0x080048f1
 80048b4:	080048f1 	.word	0x080048f1
 80048b8:	080048f1 	.word	0x080048f1
 80048bc:	080048d9 	.word	0x080048d9
 80048c0:	080048f1 	.word	0x080048f1
 80048c4:	080048f1 	.word	0x080048f1
 80048c8:	080048f1 	.word	0x080048f1
 80048cc:	080048e9 	.word	0x080048e9
 80048d0:	2300      	movs	r3, #0
 80048d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048d6:	e042      	b.n	800495e <UART_SetConfig+0x1ba>
 80048d8:	2302      	movs	r3, #2
 80048da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048de:	e03e      	b.n	800495e <UART_SetConfig+0x1ba>
 80048e0:	2304      	movs	r3, #4
 80048e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048e6:	e03a      	b.n	800495e <UART_SetConfig+0x1ba>
 80048e8:	2308      	movs	r3, #8
 80048ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ee:	e036      	b.n	800495e <UART_SetConfig+0x1ba>
 80048f0:	2310      	movs	r3, #16
 80048f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048f6:	e032      	b.n	800495e <UART_SetConfig+0x1ba>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a6a      	ldr	r2, [pc, #424]	@ (8004aa8 <UART_SetConfig+0x304>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d12a      	bne.n	8004958 <UART_SetConfig+0x1b4>
 8004902:	4b6b      	ldr	r3, [pc, #428]	@ (8004ab0 <UART_SetConfig+0x30c>)
 8004904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004908:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800490c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004910:	d01a      	beq.n	8004948 <UART_SetConfig+0x1a4>
 8004912:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004916:	d81b      	bhi.n	8004950 <UART_SetConfig+0x1ac>
 8004918:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800491c:	d00c      	beq.n	8004938 <UART_SetConfig+0x194>
 800491e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004922:	d815      	bhi.n	8004950 <UART_SetConfig+0x1ac>
 8004924:	2b00      	cmp	r3, #0
 8004926:	d003      	beq.n	8004930 <UART_SetConfig+0x18c>
 8004928:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800492c:	d008      	beq.n	8004940 <UART_SetConfig+0x19c>
 800492e:	e00f      	b.n	8004950 <UART_SetConfig+0x1ac>
 8004930:	2300      	movs	r3, #0
 8004932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004936:	e012      	b.n	800495e <UART_SetConfig+0x1ba>
 8004938:	2302      	movs	r3, #2
 800493a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800493e:	e00e      	b.n	800495e <UART_SetConfig+0x1ba>
 8004940:	2304      	movs	r3, #4
 8004942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004946:	e00a      	b.n	800495e <UART_SetConfig+0x1ba>
 8004948:	2308      	movs	r3, #8
 800494a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800494e:	e006      	b.n	800495e <UART_SetConfig+0x1ba>
 8004950:	2310      	movs	r3, #16
 8004952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004956:	e002      	b.n	800495e <UART_SetConfig+0x1ba>
 8004958:	2310      	movs	r3, #16
 800495a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a51      	ldr	r2, [pc, #324]	@ (8004aa8 <UART_SetConfig+0x304>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d17a      	bne.n	8004a5e <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004968:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800496c:	2b08      	cmp	r3, #8
 800496e:	d824      	bhi.n	80049ba <UART_SetConfig+0x216>
 8004970:	a201      	add	r2, pc, #4	@ (adr r2, 8004978 <UART_SetConfig+0x1d4>)
 8004972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004976:	bf00      	nop
 8004978:	0800499d 	.word	0x0800499d
 800497c:	080049bb 	.word	0x080049bb
 8004980:	080049a5 	.word	0x080049a5
 8004984:	080049bb 	.word	0x080049bb
 8004988:	080049ab 	.word	0x080049ab
 800498c:	080049bb 	.word	0x080049bb
 8004990:	080049bb 	.word	0x080049bb
 8004994:	080049bb 	.word	0x080049bb
 8004998:	080049b3 	.word	0x080049b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800499c:	f7fe f932 	bl	8002c04 <HAL_RCC_GetPCLK1Freq>
 80049a0:	61f8      	str	r0, [r7, #28]
        break;
 80049a2:	e010      	b.n	80049c6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049a4:	4b44      	ldr	r3, [pc, #272]	@ (8004ab8 <UART_SetConfig+0x314>)
 80049a6:	61fb      	str	r3, [r7, #28]
        break;
 80049a8:	e00d      	b.n	80049c6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049aa:	f7fe f893 	bl	8002ad4 <HAL_RCC_GetSysClockFreq>
 80049ae:	61f8      	str	r0, [r7, #28]
        break;
 80049b0:	e009      	b.n	80049c6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049b6:	61fb      	str	r3, [r7, #28]
        break;
 80049b8:	e005      	b.n	80049c6 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80049ba:	2300      	movs	r3, #0
 80049bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80049c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f000 8107 	beq.w	8004bdc <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	685a      	ldr	r2, [r3, #4]
 80049d2:	4613      	mov	r3, r2
 80049d4:	005b      	lsls	r3, r3, #1
 80049d6:	4413      	add	r3, r2
 80049d8:	69fa      	ldr	r2, [r7, #28]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d305      	bcc.n	80049ea <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049e4:	69fa      	ldr	r2, [r7, #28]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d903      	bls.n	80049f2 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80049f0:	e0f4      	b.n	8004bdc <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	2200      	movs	r2, #0
 80049f6:	461c      	mov	r4, r3
 80049f8:	4615      	mov	r5, r2
 80049fa:	f04f 0200 	mov.w	r2, #0
 80049fe:	f04f 0300 	mov.w	r3, #0
 8004a02:	022b      	lsls	r3, r5, #8
 8004a04:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004a08:	0222      	lsls	r2, r4, #8
 8004a0a:	68f9      	ldr	r1, [r7, #12]
 8004a0c:	6849      	ldr	r1, [r1, #4]
 8004a0e:	0849      	lsrs	r1, r1, #1
 8004a10:	2000      	movs	r0, #0
 8004a12:	4688      	mov	r8, r1
 8004a14:	4681      	mov	r9, r0
 8004a16:	eb12 0a08 	adds.w	sl, r2, r8
 8004a1a:	eb43 0b09 	adc.w	fp, r3, r9
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	603b      	str	r3, [r7, #0]
 8004a26:	607a      	str	r2, [r7, #4]
 8004a28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a2c:	4650      	mov	r0, sl
 8004a2e:	4659      	mov	r1, fp
 8004a30:	f7fc f8ba 	bl	8000ba8 <__aeabi_uldivmod>
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	4613      	mov	r3, r2
 8004a3a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a42:	d308      	bcc.n	8004a56 <UART_SetConfig+0x2b2>
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a4a:	d204      	bcs.n	8004a56 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	69ba      	ldr	r2, [r7, #24]
 8004a52:	60da      	str	r2, [r3, #12]
 8004a54:	e0c2      	b.n	8004bdc <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a5c:	e0be      	b.n	8004bdc <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	69db      	ldr	r3, [r3, #28]
 8004a62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a66:	d16a      	bne.n	8004b3e <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8004a68:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a6c:	2b08      	cmp	r3, #8
 8004a6e:	d834      	bhi.n	8004ada <UART_SetConfig+0x336>
 8004a70:	a201      	add	r2, pc, #4	@ (adr r2, 8004a78 <UART_SetConfig+0x2d4>)
 8004a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a76:	bf00      	nop
 8004a78:	08004a9d 	.word	0x08004a9d
 8004a7c:	08004abd 	.word	0x08004abd
 8004a80:	08004ac5 	.word	0x08004ac5
 8004a84:	08004adb 	.word	0x08004adb
 8004a88:	08004acb 	.word	0x08004acb
 8004a8c:	08004adb 	.word	0x08004adb
 8004a90:	08004adb 	.word	0x08004adb
 8004a94:	08004adb 	.word	0x08004adb
 8004a98:	08004ad3 	.word	0x08004ad3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a9c:	f7fe f8b2 	bl	8002c04 <HAL_RCC_GetPCLK1Freq>
 8004aa0:	61f8      	str	r0, [r7, #28]
        break;
 8004aa2:	e020      	b.n	8004ae6 <UART_SetConfig+0x342>
 8004aa4:	efff69f3 	.word	0xefff69f3
 8004aa8:	40008000 	.word	0x40008000
 8004aac:	40013800 	.word	0x40013800
 8004ab0:	40021000 	.word	0x40021000
 8004ab4:	40004400 	.word	0x40004400
 8004ab8:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004abc:	f7fe f8b8 	bl	8002c30 <HAL_RCC_GetPCLK2Freq>
 8004ac0:	61f8      	str	r0, [r7, #28]
        break;
 8004ac2:	e010      	b.n	8004ae6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ac4:	4b4c      	ldr	r3, [pc, #304]	@ (8004bf8 <UART_SetConfig+0x454>)
 8004ac6:	61fb      	str	r3, [r7, #28]
        break;
 8004ac8:	e00d      	b.n	8004ae6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004aca:	f7fe f803 	bl	8002ad4 <HAL_RCC_GetSysClockFreq>
 8004ace:	61f8      	str	r0, [r7, #28]
        break;
 8004ad0:	e009      	b.n	8004ae6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ad6:	61fb      	str	r3, [r7, #28]
        break;
 8004ad8:	e005      	b.n	8004ae6 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8004ada:	2300      	movs	r3, #0
 8004adc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ae4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d077      	beq.n	8004bdc <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	005a      	lsls	r2, r3, #1
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	085b      	lsrs	r3, r3, #1
 8004af6:	441a      	add	r2, r3
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b00:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	2b0f      	cmp	r3, #15
 8004b06:	d916      	bls.n	8004b36 <UART_SetConfig+0x392>
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b0e:	d212      	bcs.n	8004b36 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b10:	69bb      	ldr	r3, [r7, #24]
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	f023 030f 	bic.w	r3, r3, #15
 8004b18:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	085b      	lsrs	r3, r3, #1
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	f003 0307 	and.w	r3, r3, #7
 8004b24:	b29a      	uxth	r2, r3
 8004b26:	8afb      	ldrh	r3, [r7, #22]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	8afa      	ldrh	r2, [r7, #22]
 8004b32:	60da      	str	r2, [r3, #12]
 8004b34:	e052      	b.n	8004bdc <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004b3c:	e04e      	b.n	8004bdc <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b3e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b42:	2b08      	cmp	r3, #8
 8004b44:	d827      	bhi.n	8004b96 <UART_SetConfig+0x3f2>
 8004b46:	a201      	add	r2, pc, #4	@ (adr r2, 8004b4c <UART_SetConfig+0x3a8>)
 8004b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4c:	08004b71 	.word	0x08004b71
 8004b50:	08004b79 	.word	0x08004b79
 8004b54:	08004b81 	.word	0x08004b81
 8004b58:	08004b97 	.word	0x08004b97
 8004b5c:	08004b87 	.word	0x08004b87
 8004b60:	08004b97 	.word	0x08004b97
 8004b64:	08004b97 	.word	0x08004b97
 8004b68:	08004b97 	.word	0x08004b97
 8004b6c:	08004b8f 	.word	0x08004b8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b70:	f7fe f848 	bl	8002c04 <HAL_RCC_GetPCLK1Freq>
 8004b74:	61f8      	str	r0, [r7, #28]
        break;
 8004b76:	e014      	b.n	8004ba2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b78:	f7fe f85a 	bl	8002c30 <HAL_RCC_GetPCLK2Freq>
 8004b7c:	61f8      	str	r0, [r7, #28]
        break;
 8004b7e:	e010      	b.n	8004ba2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b80:	4b1d      	ldr	r3, [pc, #116]	@ (8004bf8 <UART_SetConfig+0x454>)
 8004b82:	61fb      	str	r3, [r7, #28]
        break;
 8004b84:	e00d      	b.n	8004ba2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b86:	f7fd ffa5 	bl	8002ad4 <HAL_RCC_GetSysClockFreq>
 8004b8a:	61f8      	str	r0, [r7, #28]
        break;
 8004b8c:	e009      	b.n	8004ba2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b92:	61fb      	str	r3, [r7, #28]
        break;
 8004b94:	e005      	b.n	8004ba2 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8004b96:	2300      	movs	r3, #0
 8004b98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ba0:	bf00      	nop
    }

    if (pclk != 0U)
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d019      	beq.n	8004bdc <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	085a      	lsrs	r2, r3, #1
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	441a      	add	r2, r3
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bba:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	2b0f      	cmp	r3, #15
 8004bc0:	d909      	bls.n	8004bd6 <UART_SetConfig+0x432>
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bc8:	d205      	bcs.n	8004bd6 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	b29a      	uxth	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	60da      	str	r2, [r3, #12]
 8004bd4:	e002      	b.n	8004bdc <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2200      	movs	r2, #0
 8004be6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004be8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3728      	adds	r7, #40	@ 0x28
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bf6:	bf00      	nop
 8004bf8:	00f42400 	.word	0x00f42400

08004bfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c08:	f003 0308 	and.w	r3, r3, #8
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00a      	beq.n	8004c26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	430a      	orrs	r2, r1
 8004c24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00a      	beq.n	8004c48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	430a      	orrs	r2, r1
 8004c46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00a      	beq.n	8004c6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	430a      	orrs	r2, r1
 8004c68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c6e:	f003 0304 	and.w	r3, r3, #4
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00a      	beq.n	8004c8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c90:	f003 0310 	and.w	r3, r3, #16
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00a      	beq.n	8004cae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	430a      	orrs	r2, r1
 8004cac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb2:	f003 0320 	and.w	r3, r3, #32
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00a      	beq.n	8004cd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d01a      	beq.n	8004d12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cfa:	d10a      	bne.n	8004d12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	430a      	orrs	r2, r1
 8004d10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00a      	beq.n	8004d34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	605a      	str	r2, [r3, #4]
  }
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b098      	sub	sp, #96	@ 0x60
 8004d44:	af02      	add	r7, sp, #8
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d50:	f7fc fe98 	bl	8001a84 <HAL_GetTick>
 8004d54:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0308 	and.w	r3, r3, #8
 8004d60:	2b08      	cmp	r3, #8
 8004d62:	d12e      	bne.n	8004dc2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d68:	9300      	str	r3, [sp, #0]
 8004d6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f88c 	bl	8004e90 <UART_WaitOnFlagUntilTimeout>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d021      	beq.n	8004dc2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d86:	e853 3f00 	ldrex	r3, [r3]
 8004d8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d92:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	461a      	mov	r2, r3
 8004d9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d9e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004da2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004da4:	e841 2300 	strex	r3, r2, [r1]
 8004da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d1e6      	bne.n	8004d7e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2220      	movs	r2, #32
 8004db4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e062      	b.n	8004e88 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0304 	and.w	r3, r3, #4
 8004dcc:	2b04      	cmp	r3, #4
 8004dce:	d149      	bne.n	8004e64 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dd0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004dd4:	9300      	str	r3, [sp, #0]
 8004dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 f856 	bl	8004e90 <UART_WaitOnFlagUntilTimeout>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d03c      	beq.n	8004e64 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df2:	e853 3f00 	ldrex	r3, [r3]
 8004df6:	623b      	str	r3, [r7, #32]
   return(result);
 8004df8:	6a3b      	ldr	r3, [r7, #32]
 8004dfa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	461a      	mov	r2, r3
 8004e06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e08:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e10:	e841 2300 	strex	r3, r2, [r1]
 8004e14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1e6      	bne.n	8004dea <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	3308      	adds	r3, #8
 8004e22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	e853 3f00 	ldrex	r3, [r3]
 8004e2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f023 0301 	bic.w	r3, r3, #1
 8004e32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	3308      	adds	r3, #8
 8004e3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e3c:	61fa      	str	r2, [r7, #28]
 8004e3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e40:	69b9      	ldr	r1, [r7, #24]
 8004e42:	69fa      	ldr	r2, [r7, #28]
 8004e44:	e841 2300 	strex	r3, r2, [r1]
 8004e48:	617b      	str	r3, [r7, #20]
   return(result);
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1e5      	bne.n	8004e1c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2220      	movs	r2, #32
 8004e54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e011      	b.n	8004e88 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2220      	movs	r2, #32
 8004e68:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2220      	movs	r2, #32
 8004e6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3758      	adds	r7, #88	@ 0x58
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	603b      	str	r3, [r7, #0]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ea0:	e04f      	b.n	8004f42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea8:	d04b      	beq.n	8004f42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eaa:	f7fc fdeb 	bl	8001a84 <HAL_GetTick>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	69ba      	ldr	r2, [r7, #24]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d302      	bcc.n	8004ec0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d101      	bne.n	8004ec4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e04e      	b.n	8004f62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0304 	and.w	r3, r3, #4
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d037      	beq.n	8004f42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	2b80      	cmp	r3, #128	@ 0x80
 8004ed6:	d034      	beq.n	8004f42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	2b40      	cmp	r3, #64	@ 0x40
 8004edc:	d031      	beq.n	8004f42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	69db      	ldr	r3, [r3, #28]
 8004ee4:	f003 0308 	and.w	r3, r3, #8
 8004ee8:	2b08      	cmp	r3, #8
 8004eea:	d110      	bne.n	8004f0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2208      	movs	r2, #8
 8004ef2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f000 f838 	bl	8004f6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2208      	movs	r2, #8
 8004efe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e029      	b.n	8004f62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	69db      	ldr	r3, [r3, #28]
 8004f14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f1c:	d111      	bne.n	8004f42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 f81e 	bl	8004f6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2220      	movs	r2, #32
 8004f32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e00f      	b.n	8004f62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	69da      	ldr	r2, [r3, #28]
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	bf0c      	ite	eq
 8004f52:	2301      	moveq	r3, #1
 8004f54:	2300      	movne	r3, #0
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	461a      	mov	r2, r3
 8004f5a:	79fb      	ldrb	r3, [r7, #7]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d0a0      	beq.n	8004ea2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	b095      	sub	sp, #84	@ 0x54
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f7a:	e853 3f00 	ldrex	r3, [r3]
 8004f7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f90:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f92:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f98:	e841 2300 	strex	r3, r2, [r1]
 8004f9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d1e6      	bne.n	8004f72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	3308      	adds	r3, #8
 8004faa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fac:	6a3b      	ldr	r3, [r7, #32]
 8004fae:	e853 3f00 	ldrex	r3, [r3]
 8004fb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	f023 0301 	bic.w	r3, r3, #1
 8004fba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	3308      	adds	r3, #8
 8004fc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fcc:	e841 2300 	strex	r3, r2, [r1]
 8004fd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d1e5      	bne.n	8004fa4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d118      	bne.n	8005012 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	e853 3f00 	ldrex	r3, [r3]
 8004fec:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f023 0310 	bic.w	r3, r3, #16
 8004ff4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ffe:	61bb      	str	r3, [r7, #24]
 8005000:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005002:	6979      	ldr	r1, [r7, #20]
 8005004:	69ba      	ldr	r2, [r7, #24]
 8005006:	e841 2300 	strex	r3, r2, [r1]
 800500a:	613b      	str	r3, [r7, #16]
   return(result);
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1e6      	bne.n	8004fe0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2220      	movs	r2, #32
 8005016:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005026:	bf00      	nop
 8005028:	3754      	adds	r7, #84	@ 0x54
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr

08005032 <__cvt>:
 8005032:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005036:	ec57 6b10 	vmov	r6, r7, d0
 800503a:	2f00      	cmp	r7, #0
 800503c:	460c      	mov	r4, r1
 800503e:	4619      	mov	r1, r3
 8005040:	463b      	mov	r3, r7
 8005042:	bfbb      	ittet	lt
 8005044:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005048:	461f      	movlt	r7, r3
 800504a:	2300      	movge	r3, #0
 800504c:	232d      	movlt	r3, #45	@ 0x2d
 800504e:	700b      	strb	r3, [r1, #0]
 8005050:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005052:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005056:	4691      	mov	r9, r2
 8005058:	f023 0820 	bic.w	r8, r3, #32
 800505c:	bfbc      	itt	lt
 800505e:	4632      	movlt	r2, r6
 8005060:	4616      	movlt	r6, r2
 8005062:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005066:	d005      	beq.n	8005074 <__cvt+0x42>
 8005068:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800506c:	d100      	bne.n	8005070 <__cvt+0x3e>
 800506e:	3401      	adds	r4, #1
 8005070:	2102      	movs	r1, #2
 8005072:	e000      	b.n	8005076 <__cvt+0x44>
 8005074:	2103      	movs	r1, #3
 8005076:	ab03      	add	r3, sp, #12
 8005078:	9301      	str	r3, [sp, #4]
 800507a:	ab02      	add	r3, sp, #8
 800507c:	9300      	str	r3, [sp, #0]
 800507e:	ec47 6b10 	vmov	d0, r6, r7
 8005082:	4653      	mov	r3, sl
 8005084:	4622      	mov	r2, r4
 8005086:	f000 fe6f 	bl	8005d68 <_dtoa_r>
 800508a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800508e:	4605      	mov	r5, r0
 8005090:	d119      	bne.n	80050c6 <__cvt+0x94>
 8005092:	f019 0f01 	tst.w	r9, #1
 8005096:	d00e      	beq.n	80050b6 <__cvt+0x84>
 8005098:	eb00 0904 	add.w	r9, r0, r4
 800509c:	2200      	movs	r2, #0
 800509e:	2300      	movs	r3, #0
 80050a0:	4630      	mov	r0, r6
 80050a2:	4639      	mov	r1, r7
 80050a4:	f7fb fd10 	bl	8000ac8 <__aeabi_dcmpeq>
 80050a8:	b108      	cbz	r0, 80050ae <__cvt+0x7c>
 80050aa:	f8cd 900c 	str.w	r9, [sp, #12]
 80050ae:	2230      	movs	r2, #48	@ 0x30
 80050b0:	9b03      	ldr	r3, [sp, #12]
 80050b2:	454b      	cmp	r3, r9
 80050b4:	d31e      	bcc.n	80050f4 <__cvt+0xc2>
 80050b6:	9b03      	ldr	r3, [sp, #12]
 80050b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80050ba:	1b5b      	subs	r3, r3, r5
 80050bc:	4628      	mov	r0, r5
 80050be:	6013      	str	r3, [r2, #0]
 80050c0:	b004      	add	sp, #16
 80050c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050c6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80050ca:	eb00 0904 	add.w	r9, r0, r4
 80050ce:	d1e5      	bne.n	800509c <__cvt+0x6a>
 80050d0:	7803      	ldrb	r3, [r0, #0]
 80050d2:	2b30      	cmp	r3, #48	@ 0x30
 80050d4:	d10a      	bne.n	80050ec <__cvt+0xba>
 80050d6:	2200      	movs	r2, #0
 80050d8:	2300      	movs	r3, #0
 80050da:	4630      	mov	r0, r6
 80050dc:	4639      	mov	r1, r7
 80050de:	f7fb fcf3 	bl	8000ac8 <__aeabi_dcmpeq>
 80050e2:	b918      	cbnz	r0, 80050ec <__cvt+0xba>
 80050e4:	f1c4 0401 	rsb	r4, r4, #1
 80050e8:	f8ca 4000 	str.w	r4, [sl]
 80050ec:	f8da 3000 	ldr.w	r3, [sl]
 80050f0:	4499      	add	r9, r3
 80050f2:	e7d3      	b.n	800509c <__cvt+0x6a>
 80050f4:	1c59      	adds	r1, r3, #1
 80050f6:	9103      	str	r1, [sp, #12]
 80050f8:	701a      	strb	r2, [r3, #0]
 80050fa:	e7d9      	b.n	80050b0 <__cvt+0x7e>

080050fc <__exponent>:
 80050fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050fe:	2900      	cmp	r1, #0
 8005100:	bfba      	itte	lt
 8005102:	4249      	neglt	r1, r1
 8005104:	232d      	movlt	r3, #45	@ 0x2d
 8005106:	232b      	movge	r3, #43	@ 0x2b
 8005108:	2909      	cmp	r1, #9
 800510a:	7002      	strb	r2, [r0, #0]
 800510c:	7043      	strb	r3, [r0, #1]
 800510e:	dd29      	ble.n	8005164 <__exponent+0x68>
 8005110:	f10d 0307 	add.w	r3, sp, #7
 8005114:	461d      	mov	r5, r3
 8005116:	270a      	movs	r7, #10
 8005118:	461a      	mov	r2, r3
 800511a:	fbb1 f6f7 	udiv	r6, r1, r7
 800511e:	fb07 1416 	mls	r4, r7, r6, r1
 8005122:	3430      	adds	r4, #48	@ 0x30
 8005124:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005128:	460c      	mov	r4, r1
 800512a:	2c63      	cmp	r4, #99	@ 0x63
 800512c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005130:	4631      	mov	r1, r6
 8005132:	dcf1      	bgt.n	8005118 <__exponent+0x1c>
 8005134:	3130      	adds	r1, #48	@ 0x30
 8005136:	1e94      	subs	r4, r2, #2
 8005138:	f803 1c01 	strb.w	r1, [r3, #-1]
 800513c:	1c41      	adds	r1, r0, #1
 800513e:	4623      	mov	r3, r4
 8005140:	42ab      	cmp	r3, r5
 8005142:	d30a      	bcc.n	800515a <__exponent+0x5e>
 8005144:	f10d 0309 	add.w	r3, sp, #9
 8005148:	1a9b      	subs	r3, r3, r2
 800514a:	42ac      	cmp	r4, r5
 800514c:	bf88      	it	hi
 800514e:	2300      	movhi	r3, #0
 8005150:	3302      	adds	r3, #2
 8005152:	4403      	add	r3, r0
 8005154:	1a18      	subs	r0, r3, r0
 8005156:	b003      	add	sp, #12
 8005158:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800515a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800515e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005162:	e7ed      	b.n	8005140 <__exponent+0x44>
 8005164:	2330      	movs	r3, #48	@ 0x30
 8005166:	3130      	adds	r1, #48	@ 0x30
 8005168:	7083      	strb	r3, [r0, #2]
 800516a:	70c1      	strb	r1, [r0, #3]
 800516c:	1d03      	adds	r3, r0, #4
 800516e:	e7f1      	b.n	8005154 <__exponent+0x58>

08005170 <_printf_float>:
 8005170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005174:	b08d      	sub	sp, #52	@ 0x34
 8005176:	460c      	mov	r4, r1
 8005178:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800517c:	4616      	mov	r6, r2
 800517e:	461f      	mov	r7, r3
 8005180:	4605      	mov	r5, r0
 8005182:	f000 fcef 	bl	8005b64 <_localeconv_r>
 8005186:	6803      	ldr	r3, [r0, #0]
 8005188:	9304      	str	r3, [sp, #16]
 800518a:	4618      	mov	r0, r3
 800518c:	f7fb f870 	bl	8000270 <strlen>
 8005190:	2300      	movs	r3, #0
 8005192:	930a      	str	r3, [sp, #40]	@ 0x28
 8005194:	f8d8 3000 	ldr.w	r3, [r8]
 8005198:	9005      	str	r0, [sp, #20]
 800519a:	3307      	adds	r3, #7
 800519c:	f023 0307 	bic.w	r3, r3, #7
 80051a0:	f103 0208 	add.w	r2, r3, #8
 80051a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80051a8:	f8d4 b000 	ldr.w	fp, [r4]
 80051ac:	f8c8 2000 	str.w	r2, [r8]
 80051b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80051b8:	9307      	str	r3, [sp, #28]
 80051ba:	f8cd 8018 	str.w	r8, [sp, #24]
 80051be:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80051c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051c6:	4b9c      	ldr	r3, [pc, #624]	@ (8005438 <_printf_float+0x2c8>)
 80051c8:	f04f 32ff 	mov.w	r2, #4294967295
 80051cc:	f7fb fcae 	bl	8000b2c <__aeabi_dcmpun>
 80051d0:	bb70      	cbnz	r0, 8005230 <_printf_float+0xc0>
 80051d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051d6:	4b98      	ldr	r3, [pc, #608]	@ (8005438 <_printf_float+0x2c8>)
 80051d8:	f04f 32ff 	mov.w	r2, #4294967295
 80051dc:	f7fb fc88 	bl	8000af0 <__aeabi_dcmple>
 80051e0:	bb30      	cbnz	r0, 8005230 <_printf_float+0xc0>
 80051e2:	2200      	movs	r2, #0
 80051e4:	2300      	movs	r3, #0
 80051e6:	4640      	mov	r0, r8
 80051e8:	4649      	mov	r1, r9
 80051ea:	f7fb fc77 	bl	8000adc <__aeabi_dcmplt>
 80051ee:	b110      	cbz	r0, 80051f6 <_printf_float+0x86>
 80051f0:	232d      	movs	r3, #45	@ 0x2d
 80051f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051f6:	4a91      	ldr	r2, [pc, #580]	@ (800543c <_printf_float+0x2cc>)
 80051f8:	4b91      	ldr	r3, [pc, #580]	@ (8005440 <_printf_float+0x2d0>)
 80051fa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80051fe:	bf8c      	ite	hi
 8005200:	4690      	movhi	r8, r2
 8005202:	4698      	movls	r8, r3
 8005204:	2303      	movs	r3, #3
 8005206:	6123      	str	r3, [r4, #16]
 8005208:	f02b 0304 	bic.w	r3, fp, #4
 800520c:	6023      	str	r3, [r4, #0]
 800520e:	f04f 0900 	mov.w	r9, #0
 8005212:	9700      	str	r7, [sp, #0]
 8005214:	4633      	mov	r3, r6
 8005216:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005218:	4621      	mov	r1, r4
 800521a:	4628      	mov	r0, r5
 800521c:	f000 f9d2 	bl	80055c4 <_printf_common>
 8005220:	3001      	adds	r0, #1
 8005222:	f040 808d 	bne.w	8005340 <_printf_float+0x1d0>
 8005226:	f04f 30ff 	mov.w	r0, #4294967295
 800522a:	b00d      	add	sp, #52	@ 0x34
 800522c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005230:	4642      	mov	r2, r8
 8005232:	464b      	mov	r3, r9
 8005234:	4640      	mov	r0, r8
 8005236:	4649      	mov	r1, r9
 8005238:	f7fb fc78 	bl	8000b2c <__aeabi_dcmpun>
 800523c:	b140      	cbz	r0, 8005250 <_printf_float+0xe0>
 800523e:	464b      	mov	r3, r9
 8005240:	2b00      	cmp	r3, #0
 8005242:	bfbc      	itt	lt
 8005244:	232d      	movlt	r3, #45	@ 0x2d
 8005246:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800524a:	4a7e      	ldr	r2, [pc, #504]	@ (8005444 <_printf_float+0x2d4>)
 800524c:	4b7e      	ldr	r3, [pc, #504]	@ (8005448 <_printf_float+0x2d8>)
 800524e:	e7d4      	b.n	80051fa <_printf_float+0x8a>
 8005250:	6863      	ldr	r3, [r4, #4]
 8005252:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005256:	9206      	str	r2, [sp, #24]
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	d13b      	bne.n	80052d4 <_printf_float+0x164>
 800525c:	2306      	movs	r3, #6
 800525e:	6063      	str	r3, [r4, #4]
 8005260:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005264:	2300      	movs	r3, #0
 8005266:	6022      	str	r2, [r4, #0]
 8005268:	9303      	str	r3, [sp, #12]
 800526a:	ab0a      	add	r3, sp, #40	@ 0x28
 800526c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005270:	ab09      	add	r3, sp, #36	@ 0x24
 8005272:	9300      	str	r3, [sp, #0]
 8005274:	6861      	ldr	r1, [r4, #4]
 8005276:	ec49 8b10 	vmov	d0, r8, r9
 800527a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800527e:	4628      	mov	r0, r5
 8005280:	f7ff fed7 	bl	8005032 <__cvt>
 8005284:	9b06      	ldr	r3, [sp, #24]
 8005286:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005288:	2b47      	cmp	r3, #71	@ 0x47
 800528a:	4680      	mov	r8, r0
 800528c:	d129      	bne.n	80052e2 <_printf_float+0x172>
 800528e:	1cc8      	adds	r0, r1, #3
 8005290:	db02      	blt.n	8005298 <_printf_float+0x128>
 8005292:	6863      	ldr	r3, [r4, #4]
 8005294:	4299      	cmp	r1, r3
 8005296:	dd41      	ble.n	800531c <_printf_float+0x1ac>
 8005298:	f1aa 0a02 	sub.w	sl, sl, #2
 800529c:	fa5f fa8a 	uxtb.w	sl, sl
 80052a0:	3901      	subs	r1, #1
 80052a2:	4652      	mov	r2, sl
 80052a4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80052a8:	9109      	str	r1, [sp, #36]	@ 0x24
 80052aa:	f7ff ff27 	bl	80050fc <__exponent>
 80052ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052b0:	1813      	adds	r3, r2, r0
 80052b2:	2a01      	cmp	r2, #1
 80052b4:	4681      	mov	r9, r0
 80052b6:	6123      	str	r3, [r4, #16]
 80052b8:	dc02      	bgt.n	80052c0 <_printf_float+0x150>
 80052ba:	6822      	ldr	r2, [r4, #0]
 80052bc:	07d2      	lsls	r2, r2, #31
 80052be:	d501      	bpl.n	80052c4 <_printf_float+0x154>
 80052c0:	3301      	adds	r3, #1
 80052c2:	6123      	str	r3, [r4, #16]
 80052c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d0a2      	beq.n	8005212 <_printf_float+0xa2>
 80052cc:	232d      	movs	r3, #45	@ 0x2d
 80052ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052d2:	e79e      	b.n	8005212 <_printf_float+0xa2>
 80052d4:	9a06      	ldr	r2, [sp, #24]
 80052d6:	2a47      	cmp	r2, #71	@ 0x47
 80052d8:	d1c2      	bne.n	8005260 <_printf_float+0xf0>
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d1c0      	bne.n	8005260 <_printf_float+0xf0>
 80052de:	2301      	movs	r3, #1
 80052e0:	e7bd      	b.n	800525e <_printf_float+0xee>
 80052e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80052e6:	d9db      	bls.n	80052a0 <_printf_float+0x130>
 80052e8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80052ec:	d118      	bne.n	8005320 <_printf_float+0x1b0>
 80052ee:	2900      	cmp	r1, #0
 80052f0:	6863      	ldr	r3, [r4, #4]
 80052f2:	dd0b      	ble.n	800530c <_printf_float+0x19c>
 80052f4:	6121      	str	r1, [r4, #16]
 80052f6:	b913      	cbnz	r3, 80052fe <_printf_float+0x18e>
 80052f8:	6822      	ldr	r2, [r4, #0]
 80052fa:	07d0      	lsls	r0, r2, #31
 80052fc:	d502      	bpl.n	8005304 <_printf_float+0x194>
 80052fe:	3301      	adds	r3, #1
 8005300:	440b      	add	r3, r1
 8005302:	6123      	str	r3, [r4, #16]
 8005304:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005306:	f04f 0900 	mov.w	r9, #0
 800530a:	e7db      	b.n	80052c4 <_printf_float+0x154>
 800530c:	b913      	cbnz	r3, 8005314 <_printf_float+0x1a4>
 800530e:	6822      	ldr	r2, [r4, #0]
 8005310:	07d2      	lsls	r2, r2, #31
 8005312:	d501      	bpl.n	8005318 <_printf_float+0x1a8>
 8005314:	3302      	adds	r3, #2
 8005316:	e7f4      	b.n	8005302 <_printf_float+0x192>
 8005318:	2301      	movs	r3, #1
 800531a:	e7f2      	b.n	8005302 <_printf_float+0x192>
 800531c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005320:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005322:	4299      	cmp	r1, r3
 8005324:	db05      	blt.n	8005332 <_printf_float+0x1c2>
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	6121      	str	r1, [r4, #16]
 800532a:	07d8      	lsls	r0, r3, #31
 800532c:	d5ea      	bpl.n	8005304 <_printf_float+0x194>
 800532e:	1c4b      	adds	r3, r1, #1
 8005330:	e7e7      	b.n	8005302 <_printf_float+0x192>
 8005332:	2900      	cmp	r1, #0
 8005334:	bfd4      	ite	le
 8005336:	f1c1 0202 	rsble	r2, r1, #2
 800533a:	2201      	movgt	r2, #1
 800533c:	4413      	add	r3, r2
 800533e:	e7e0      	b.n	8005302 <_printf_float+0x192>
 8005340:	6823      	ldr	r3, [r4, #0]
 8005342:	055a      	lsls	r2, r3, #21
 8005344:	d407      	bmi.n	8005356 <_printf_float+0x1e6>
 8005346:	6923      	ldr	r3, [r4, #16]
 8005348:	4642      	mov	r2, r8
 800534a:	4631      	mov	r1, r6
 800534c:	4628      	mov	r0, r5
 800534e:	47b8      	blx	r7
 8005350:	3001      	adds	r0, #1
 8005352:	d12b      	bne.n	80053ac <_printf_float+0x23c>
 8005354:	e767      	b.n	8005226 <_printf_float+0xb6>
 8005356:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800535a:	f240 80dd 	bls.w	8005518 <_printf_float+0x3a8>
 800535e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005362:	2200      	movs	r2, #0
 8005364:	2300      	movs	r3, #0
 8005366:	f7fb fbaf 	bl	8000ac8 <__aeabi_dcmpeq>
 800536a:	2800      	cmp	r0, #0
 800536c:	d033      	beq.n	80053d6 <_printf_float+0x266>
 800536e:	4a37      	ldr	r2, [pc, #220]	@ (800544c <_printf_float+0x2dc>)
 8005370:	2301      	movs	r3, #1
 8005372:	4631      	mov	r1, r6
 8005374:	4628      	mov	r0, r5
 8005376:	47b8      	blx	r7
 8005378:	3001      	adds	r0, #1
 800537a:	f43f af54 	beq.w	8005226 <_printf_float+0xb6>
 800537e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005382:	4543      	cmp	r3, r8
 8005384:	db02      	blt.n	800538c <_printf_float+0x21c>
 8005386:	6823      	ldr	r3, [r4, #0]
 8005388:	07d8      	lsls	r0, r3, #31
 800538a:	d50f      	bpl.n	80053ac <_printf_float+0x23c>
 800538c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005390:	4631      	mov	r1, r6
 8005392:	4628      	mov	r0, r5
 8005394:	47b8      	blx	r7
 8005396:	3001      	adds	r0, #1
 8005398:	f43f af45 	beq.w	8005226 <_printf_float+0xb6>
 800539c:	f04f 0900 	mov.w	r9, #0
 80053a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80053a4:	f104 0a1a 	add.w	sl, r4, #26
 80053a8:	45c8      	cmp	r8, r9
 80053aa:	dc09      	bgt.n	80053c0 <_printf_float+0x250>
 80053ac:	6823      	ldr	r3, [r4, #0]
 80053ae:	079b      	lsls	r3, r3, #30
 80053b0:	f100 8103 	bmi.w	80055ba <_printf_float+0x44a>
 80053b4:	68e0      	ldr	r0, [r4, #12]
 80053b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053b8:	4298      	cmp	r0, r3
 80053ba:	bfb8      	it	lt
 80053bc:	4618      	movlt	r0, r3
 80053be:	e734      	b.n	800522a <_printf_float+0xba>
 80053c0:	2301      	movs	r3, #1
 80053c2:	4652      	mov	r2, sl
 80053c4:	4631      	mov	r1, r6
 80053c6:	4628      	mov	r0, r5
 80053c8:	47b8      	blx	r7
 80053ca:	3001      	adds	r0, #1
 80053cc:	f43f af2b 	beq.w	8005226 <_printf_float+0xb6>
 80053d0:	f109 0901 	add.w	r9, r9, #1
 80053d4:	e7e8      	b.n	80053a8 <_printf_float+0x238>
 80053d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053d8:	2b00      	cmp	r3, #0
 80053da:	dc39      	bgt.n	8005450 <_printf_float+0x2e0>
 80053dc:	4a1b      	ldr	r2, [pc, #108]	@ (800544c <_printf_float+0x2dc>)
 80053de:	2301      	movs	r3, #1
 80053e0:	4631      	mov	r1, r6
 80053e2:	4628      	mov	r0, r5
 80053e4:	47b8      	blx	r7
 80053e6:	3001      	adds	r0, #1
 80053e8:	f43f af1d 	beq.w	8005226 <_printf_float+0xb6>
 80053ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80053f0:	ea59 0303 	orrs.w	r3, r9, r3
 80053f4:	d102      	bne.n	80053fc <_printf_float+0x28c>
 80053f6:	6823      	ldr	r3, [r4, #0]
 80053f8:	07d9      	lsls	r1, r3, #31
 80053fa:	d5d7      	bpl.n	80053ac <_printf_float+0x23c>
 80053fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005400:	4631      	mov	r1, r6
 8005402:	4628      	mov	r0, r5
 8005404:	47b8      	blx	r7
 8005406:	3001      	adds	r0, #1
 8005408:	f43f af0d 	beq.w	8005226 <_printf_float+0xb6>
 800540c:	f04f 0a00 	mov.w	sl, #0
 8005410:	f104 0b1a 	add.w	fp, r4, #26
 8005414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005416:	425b      	negs	r3, r3
 8005418:	4553      	cmp	r3, sl
 800541a:	dc01      	bgt.n	8005420 <_printf_float+0x2b0>
 800541c:	464b      	mov	r3, r9
 800541e:	e793      	b.n	8005348 <_printf_float+0x1d8>
 8005420:	2301      	movs	r3, #1
 8005422:	465a      	mov	r2, fp
 8005424:	4631      	mov	r1, r6
 8005426:	4628      	mov	r0, r5
 8005428:	47b8      	blx	r7
 800542a:	3001      	adds	r0, #1
 800542c:	f43f aefb 	beq.w	8005226 <_printf_float+0xb6>
 8005430:	f10a 0a01 	add.w	sl, sl, #1
 8005434:	e7ee      	b.n	8005414 <_printf_float+0x2a4>
 8005436:	bf00      	nop
 8005438:	7fefffff 	.word	0x7fefffff
 800543c:	08007d5c 	.word	0x08007d5c
 8005440:	08007d58 	.word	0x08007d58
 8005444:	08007d64 	.word	0x08007d64
 8005448:	08007d60 	.word	0x08007d60
 800544c:	08007d68 	.word	0x08007d68
 8005450:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005452:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005456:	4553      	cmp	r3, sl
 8005458:	bfa8      	it	ge
 800545a:	4653      	movge	r3, sl
 800545c:	2b00      	cmp	r3, #0
 800545e:	4699      	mov	r9, r3
 8005460:	dc36      	bgt.n	80054d0 <_printf_float+0x360>
 8005462:	f04f 0b00 	mov.w	fp, #0
 8005466:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800546a:	f104 021a 	add.w	r2, r4, #26
 800546e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005470:	9306      	str	r3, [sp, #24]
 8005472:	eba3 0309 	sub.w	r3, r3, r9
 8005476:	455b      	cmp	r3, fp
 8005478:	dc31      	bgt.n	80054de <_printf_float+0x36e>
 800547a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800547c:	459a      	cmp	sl, r3
 800547e:	dc3a      	bgt.n	80054f6 <_printf_float+0x386>
 8005480:	6823      	ldr	r3, [r4, #0]
 8005482:	07da      	lsls	r2, r3, #31
 8005484:	d437      	bmi.n	80054f6 <_printf_float+0x386>
 8005486:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005488:	ebaa 0903 	sub.w	r9, sl, r3
 800548c:	9b06      	ldr	r3, [sp, #24]
 800548e:	ebaa 0303 	sub.w	r3, sl, r3
 8005492:	4599      	cmp	r9, r3
 8005494:	bfa8      	it	ge
 8005496:	4699      	movge	r9, r3
 8005498:	f1b9 0f00 	cmp.w	r9, #0
 800549c:	dc33      	bgt.n	8005506 <_printf_float+0x396>
 800549e:	f04f 0800 	mov.w	r8, #0
 80054a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054a6:	f104 0b1a 	add.w	fp, r4, #26
 80054aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054ac:	ebaa 0303 	sub.w	r3, sl, r3
 80054b0:	eba3 0309 	sub.w	r3, r3, r9
 80054b4:	4543      	cmp	r3, r8
 80054b6:	f77f af79 	ble.w	80053ac <_printf_float+0x23c>
 80054ba:	2301      	movs	r3, #1
 80054bc:	465a      	mov	r2, fp
 80054be:	4631      	mov	r1, r6
 80054c0:	4628      	mov	r0, r5
 80054c2:	47b8      	blx	r7
 80054c4:	3001      	adds	r0, #1
 80054c6:	f43f aeae 	beq.w	8005226 <_printf_float+0xb6>
 80054ca:	f108 0801 	add.w	r8, r8, #1
 80054ce:	e7ec      	b.n	80054aa <_printf_float+0x33a>
 80054d0:	4642      	mov	r2, r8
 80054d2:	4631      	mov	r1, r6
 80054d4:	4628      	mov	r0, r5
 80054d6:	47b8      	blx	r7
 80054d8:	3001      	adds	r0, #1
 80054da:	d1c2      	bne.n	8005462 <_printf_float+0x2f2>
 80054dc:	e6a3      	b.n	8005226 <_printf_float+0xb6>
 80054de:	2301      	movs	r3, #1
 80054e0:	4631      	mov	r1, r6
 80054e2:	4628      	mov	r0, r5
 80054e4:	9206      	str	r2, [sp, #24]
 80054e6:	47b8      	blx	r7
 80054e8:	3001      	adds	r0, #1
 80054ea:	f43f ae9c 	beq.w	8005226 <_printf_float+0xb6>
 80054ee:	9a06      	ldr	r2, [sp, #24]
 80054f0:	f10b 0b01 	add.w	fp, fp, #1
 80054f4:	e7bb      	b.n	800546e <_printf_float+0x2fe>
 80054f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054fa:	4631      	mov	r1, r6
 80054fc:	4628      	mov	r0, r5
 80054fe:	47b8      	blx	r7
 8005500:	3001      	adds	r0, #1
 8005502:	d1c0      	bne.n	8005486 <_printf_float+0x316>
 8005504:	e68f      	b.n	8005226 <_printf_float+0xb6>
 8005506:	9a06      	ldr	r2, [sp, #24]
 8005508:	464b      	mov	r3, r9
 800550a:	4442      	add	r2, r8
 800550c:	4631      	mov	r1, r6
 800550e:	4628      	mov	r0, r5
 8005510:	47b8      	blx	r7
 8005512:	3001      	adds	r0, #1
 8005514:	d1c3      	bne.n	800549e <_printf_float+0x32e>
 8005516:	e686      	b.n	8005226 <_printf_float+0xb6>
 8005518:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800551c:	f1ba 0f01 	cmp.w	sl, #1
 8005520:	dc01      	bgt.n	8005526 <_printf_float+0x3b6>
 8005522:	07db      	lsls	r3, r3, #31
 8005524:	d536      	bpl.n	8005594 <_printf_float+0x424>
 8005526:	2301      	movs	r3, #1
 8005528:	4642      	mov	r2, r8
 800552a:	4631      	mov	r1, r6
 800552c:	4628      	mov	r0, r5
 800552e:	47b8      	blx	r7
 8005530:	3001      	adds	r0, #1
 8005532:	f43f ae78 	beq.w	8005226 <_printf_float+0xb6>
 8005536:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800553a:	4631      	mov	r1, r6
 800553c:	4628      	mov	r0, r5
 800553e:	47b8      	blx	r7
 8005540:	3001      	adds	r0, #1
 8005542:	f43f ae70 	beq.w	8005226 <_printf_float+0xb6>
 8005546:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800554a:	2200      	movs	r2, #0
 800554c:	2300      	movs	r3, #0
 800554e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005552:	f7fb fab9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005556:	b9c0      	cbnz	r0, 800558a <_printf_float+0x41a>
 8005558:	4653      	mov	r3, sl
 800555a:	f108 0201 	add.w	r2, r8, #1
 800555e:	4631      	mov	r1, r6
 8005560:	4628      	mov	r0, r5
 8005562:	47b8      	blx	r7
 8005564:	3001      	adds	r0, #1
 8005566:	d10c      	bne.n	8005582 <_printf_float+0x412>
 8005568:	e65d      	b.n	8005226 <_printf_float+0xb6>
 800556a:	2301      	movs	r3, #1
 800556c:	465a      	mov	r2, fp
 800556e:	4631      	mov	r1, r6
 8005570:	4628      	mov	r0, r5
 8005572:	47b8      	blx	r7
 8005574:	3001      	adds	r0, #1
 8005576:	f43f ae56 	beq.w	8005226 <_printf_float+0xb6>
 800557a:	f108 0801 	add.w	r8, r8, #1
 800557e:	45d0      	cmp	r8, sl
 8005580:	dbf3      	blt.n	800556a <_printf_float+0x3fa>
 8005582:	464b      	mov	r3, r9
 8005584:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005588:	e6df      	b.n	800534a <_printf_float+0x1da>
 800558a:	f04f 0800 	mov.w	r8, #0
 800558e:	f104 0b1a 	add.w	fp, r4, #26
 8005592:	e7f4      	b.n	800557e <_printf_float+0x40e>
 8005594:	2301      	movs	r3, #1
 8005596:	4642      	mov	r2, r8
 8005598:	e7e1      	b.n	800555e <_printf_float+0x3ee>
 800559a:	2301      	movs	r3, #1
 800559c:	464a      	mov	r2, r9
 800559e:	4631      	mov	r1, r6
 80055a0:	4628      	mov	r0, r5
 80055a2:	47b8      	blx	r7
 80055a4:	3001      	adds	r0, #1
 80055a6:	f43f ae3e 	beq.w	8005226 <_printf_float+0xb6>
 80055aa:	f108 0801 	add.w	r8, r8, #1
 80055ae:	68e3      	ldr	r3, [r4, #12]
 80055b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80055b2:	1a5b      	subs	r3, r3, r1
 80055b4:	4543      	cmp	r3, r8
 80055b6:	dcf0      	bgt.n	800559a <_printf_float+0x42a>
 80055b8:	e6fc      	b.n	80053b4 <_printf_float+0x244>
 80055ba:	f04f 0800 	mov.w	r8, #0
 80055be:	f104 0919 	add.w	r9, r4, #25
 80055c2:	e7f4      	b.n	80055ae <_printf_float+0x43e>

080055c4 <_printf_common>:
 80055c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055c8:	4616      	mov	r6, r2
 80055ca:	4698      	mov	r8, r3
 80055cc:	688a      	ldr	r2, [r1, #8]
 80055ce:	690b      	ldr	r3, [r1, #16]
 80055d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055d4:	4293      	cmp	r3, r2
 80055d6:	bfb8      	it	lt
 80055d8:	4613      	movlt	r3, r2
 80055da:	6033      	str	r3, [r6, #0]
 80055dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80055e0:	4607      	mov	r7, r0
 80055e2:	460c      	mov	r4, r1
 80055e4:	b10a      	cbz	r2, 80055ea <_printf_common+0x26>
 80055e6:	3301      	adds	r3, #1
 80055e8:	6033      	str	r3, [r6, #0]
 80055ea:	6823      	ldr	r3, [r4, #0]
 80055ec:	0699      	lsls	r1, r3, #26
 80055ee:	bf42      	ittt	mi
 80055f0:	6833      	ldrmi	r3, [r6, #0]
 80055f2:	3302      	addmi	r3, #2
 80055f4:	6033      	strmi	r3, [r6, #0]
 80055f6:	6825      	ldr	r5, [r4, #0]
 80055f8:	f015 0506 	ands.w	r5, r5, #6
 80055fc:	d106      	bne.n	800560c <_printf_common+0x48>
 80055fe:	f104 0a19 	add.w	sl, r4, #25
 8005602:	68e3      	ldr	r3, [r4, #12]
 8005604:	6832      	ldr	r2, [r6, #0]
 8005606:	1a9b      	subs	r3, r3, r2
 8005608:	42ab      	cmp	r3, r5
 800560a:	dc26      	bgt.n	800565a <_printf_common+0x96>
 800560c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005610:	6822      	ldr	r2, [r4, #0]
 8005612:	3b00      	subs	r3, #0
 8005614:	bf18      	it	ne
 8005616:	2301      	movne	r3, #1
 8005618:	0692      	lsls	r2, r2, #26
 800561a:	d42b      	bmi.n	8005674 <_printf_common+0xb0>
 800561c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005620:	4641      	mov	r1, r8
 8005622:	4638      	mov	r0, r7
 8005624:	47c8      	blx	r9
 8005626:	3001      	adds	r0, #1
 8005628:	d01e      	beq.n	8005668 <_printf_common+0xa4>
 800562a:	6823      	ldr	r3, [r4, #0]
 800562c:	6922      	ldr	r2, [r4, #16]
 800562e:	f003 0306 	and.w	r3, r3, #6
 8005632:	2b04      	cmp	r3, #4
 8005634:	bf02      	ittt	eq
 8005636:	68e5      	ldreq	r5, [r4, #12]
 8005638:	6833      	ldreq	r3, [r6, #0]
 800563a:	1aed      	subeq	r5, r5, r3
 800563c:	68a3      	ldr	r3, [r4, #8]
 800563e:	bf0c      	ite	eq
 8005640:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005644:	2500      	movne	r5, #0
 8005646:	4293      	cmp	r3, r2
 8005648:	bfc4      	itt	gt
 800564a:	1a9b      	subgt	r3, r3, r2
 800564c:	18ed      	addgt	r5, r5, r3
 800564e:	2600      	movs	r6, #0
 8005650:	341a      	adds	r4, #26
 8005652:	42b5      	cmp	r5, r6
 8005654:	d11a      	bne.n	800568c <_printf_common+0xc8>
 8005656:	2000      	movs	r0, #0
 8005658:	e008      	b.n	800566c <_printf_common+0xa8>
 800565a:	2301      	movs	r3, #1
 800565c:	4652      	mov	r2, sl
 800565e:	4641      	mov	r1, r8
 8005660:	4638      	mov	r0, r7
 8005662:	47c8      	blx	r9
 8005664:	3001      	adds	r0, #1
 8005666:	d103      	bne.n	8005670 <_printf_common+0xac>
 8005668:	f04f 30ff 	mov.w	r0, #4294967295
 800566c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005670:	3501      	adds	r5, #1
 8005672:	e7c6      	b.n	8005602 <_printf_common+0x3e>
 8005674:	18e1      	adds	r1, r4, r3
 8005676:	1c5a      	adds	r2, r3, #1
 8005678:	2030      	movs	r0, #48	@ 0x30
 800567a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800567e:	4422      	add	r2, r4
 8005680:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005684:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005688:	3302      	adds	r3, #2
 800568a:	e7c7      	b.n	800561c <_printf_common+0x58>
 800568c:	2301      	movs	r3, #1
 800568e:	4622      	mov	r2, r4
 8005690:	4641      	mov	r1, r8
 8005692:	4638      	mov	r0, r7
 8005694:	47c8      	blx	r9
 8005696:	3001      	adds	r0, #1
 8005698:	d0e6      	beq.n	8005668 <_printf_common+0xa4>
 800569a:	3601      	adds	r6, #1
 800569c:	e7d9      	b.n	8005652 <_printf_common+0x8e>
	...

080056a0 <_printf_i>:
 80056a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056a4:	7e0f      	ldrb	r7, [r1, #24]
 80056a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056a8:	2f78      	cmp	r7, #120	@ 0x78
 80056aa:	4691      	mov	r9, r2
 80056ac:	4680      	mov	r8, r0
 80056ae:	460c      	mov	r4, r1
 80056b0:	469a      	mov	sl, r3
 80056b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056b6:	d807      	bhi.n	80056c8 <_printf_i+0x28>
 80056b8:	2f62      	cmp	r7, #98	@ 0x62
 80056ba:	d80a      	bhi.n	80056d2 <_printf_i+0x32>
 80056bc:	2f00      	cmp	r7, #0
 80056be:	f000 80d1 	beq.w	8005864 <_printf_i+0x1c4>
 80056c2:	2f58      	cmp	r7, #88	@ 0x58
 80056c4:	f000 80b8 	beq.w	8005838 <_printf_i+0x198>
 80056c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056d0:	e03a      	b.n	8005748 <_printf_i+0xa8>
 80056d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056d6:	2b15      	cmp	r3, #21
 80056d8:	d8f6      	bhi.n	80056c8 <_printf_i+0x28>
 80056da:	a101      	add	r1, pc, #4	@ (adr r1, 80056e0 <_printf_i+0x40>)
 80056dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056e0:	08005739 	.word	0x08005739
 80056e4:	0800574d 	.word	0x0800574d
 80056e8:	080056c9 	.word	0x080056c9
 80056ec:	080056c9 	.word	0x080056c9
 80056f0:	080056c9 	.word	0x080056c9
 80056f4:	080056c9 	.word	0x080056c9
 80056f8:	0800574d 	.word	0x0800574d
 80056fc:	080056c9 	.word	0x080056c9
 8005700:	080056c9 	.word	0x080056c9
 8005704:	080056c9 	.word	0x080056c9
 8005708:	080056c9 	.word	0x080056c9
 800570c:	0800584b 	.word	0x0800584b
 8005710:	08005777 	.word	0x08005777
 8005714:	08005805 	.word	0x08005805
 8005718:	080056c9 	.word	0x080056c9
 800571c:	080056c9 	.word	0x080056c9
 8005720:	0800586d 	.word	0x0800586d
 8005724:	080056c9 	.word	0x080056c9
 8005728:	08005777 	.word	0x08005777
 800572c:	080056c9 	.word	0x080056c9
 8005730:	080056c9 	.word	0x080056c9
 8005734:	0800580d 	.word	0x0800580d
 8005738:	6833      	ldr	r3, [r6, #0]
 800573a:	1d1a      	adds	r2, r3, #4
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	6032      	str	r2, [r6, #0]
 8005740:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005744:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005748:	2301      	movs	r3, #1
 800574a:	e09c      	b.n	8005886 <_printf_i+0x1e6>
 800574c:	6833      	ldr	r3, [r6, #0]
 800574e:	6820      	ldr	r0, [r4, #0]
 8005750:	1d19      	adds	r1, r3, #4
 8005752:	6031      	str	r1, [r6, #0]
 8005754:	0606      	lsls	r6, r0, #24
 8005756:	d501      	bpl.n	800575c <_printf_i+0xbc>
 8005758:	681d      	ldr	r5, [r3, #0]
 800575a:	e003      	b.n	8005764 <_printf_i+0xc4>
 800575c:	0645      	lsls	r5, r0, #25
 800575e:	d5fb      	bpl.n	8005758 <_printf_i+0xb8>
 8005760:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005764:	2d00      	cmp	r5, #0
 8005766:	da03      	bge.n	8005770 <_printf_i+0xd0>
 8005768:	232d      	movs	r3, #45	@ 0x2d
 800576a:	426d      	negs	r5, r5
 800576c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005770:	4858      	ldr	r0, [pc, #352]	@ (80058d4 <_printf_i+0x234>)
 8005772:	230a      	movs	r3, #10
 8005774:	e011      	b.n	800579a <_printf_i+0xfa>
 8005776:	6821      	ldr	r1, [r4, #0]
 8005778:	6833      	ldr	r3, [r6, #0]
 800577a:	0608      	lsls	r0, r1, #24
 800577c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005780:	d402      	bmi.n	8005788 <_printf_i+0xe8>
 8005782:	0649      	lsls	r1, r1, #25
 8005784:	bf48      	it	mi
 8005786:	b2ad      	uxthmi	r5, r5
 8005788:	2f6f      	cmp	r7, #111	@ 0x6f
 800578a:	4852      	ldr	r0, [pc, #328]	@ (80058d4 <_printf_i+0x234>)
 800578c:	6033      	str	r3, [r6, #0]
 800578e:	bf14      	ite	ne
 8005790:	230a      	movne	r3, #10
 8005792:	2308      	moveq	r3, #8
 8005794:	2100      	movs	r1, #0
 8005796:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800579a:	6866      	ldr	r6, [r4, #4]
 800579c:	60a6      	str	r6, [r4, #8]
 800579e:	2e00      	cmp	r6, #0
 80057a0:	db05      	blt.n	80057ae <_printf_i+0x10e>
 80057a2:	6821      	ldr	r1, [r4, #0]
 80057a4:	432e      	orrs	r6, r5
 80057a6:	f021 0104 	bic.w	r1, r1, #4
 80057aa:	6021      	str	r1, [r4, #0]
 80057ac:	d04b      	beq.n	8005846 <_printf_i+0x1a6>
 80057ae:	4616      	mov	r6, r2
 80057b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80057b4:	fb03 5711 	mls	r7, r3, r1, r5
 80057b8:	5dc7      	ldrb	r7, [r0, r7]
 80057ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057be:	462f      	mov	r7, r5
 80057c0:	42bb      	cmp	r3, r7
 80057c2:	460d      	mov	r5, r1
 80057c4:	d9f4      	bls.n	80057b0 <_printf_i+0x110>
 80057c6:	2b08      	cmp	r3, #8
 80057c8:	d10b      	bne.n	80057e2 <_printf_i+0x142>
 80057ca:	6823      	ldr	r3, [r4, #0]
 80057cc:	07df      	lsls	r7, r3, #31
 80057ce:	d508      	bpl.n	80057e2 <_printf_i+0x142>
 80057d0:	6923      	ldr	r3, [r4, #16]
 80057d2:	6861      	ldr	r1, [r4, #4]
 80057d4:	4299      	cmp	r1, r3
 80057d6:	bfde      	ittt	le
 80057d8:	2330      	movle	r3, #48	@ 0x30
 80057da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80057e2:	1b92      	subs	r2, r2, r6
 80057e4:	6122      	str	r2, [r4, #16]
 80057e6:	f8cd a000 	str.w	sl, [sp]
 80057ea:	464b      	mov	r3, r9
 80057ec:	aa03      	add	r2, sp, #12
 80057ee:	4621      	mov	r1, r4
 80057f0:	4640      	mov	r0, r8
 80057f2:	f7ff fee7 	bl	80055c4 <_printf_common>
 80057f6:	3001      	adds	r0, #1
 80057f8:	d14a      	bne.n	8005890 <_printf_i+0x1f0>
 80057fa:	f04f 30ff 	mov.w	r0, #4294967295
 80057fe:	b004      	add	sp, #16
 8005800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005804:	6823      	ldr	r3, [r4, #0]
 8005806:	f043 0320 	orr.w	r3, r3, #32
 800580a:	6023      	str	r3, [r4, #0]
 800580c:	4832      	ldr	r0, [pc, #200]	@ (80058d8 <_printf_i+0x238>)
 800580e:	2778      	movs	r7, #120	@ 0x78
 8005810:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005814:	6823      	ldr	r3, [r4, #0]
 8005816:	6831      	ldr	r1, [r6, #0]
 8005818:	061f      	lsls	r7, r3, #24
 800581a:	f851 5b04 	ldr.w	r5, [r1], #4
 800581e:	d402      	bmi.n	8005826 <_printf_i+0x186>
 8005820:	065f      	lsls	r7, r3, #25
 8005822:	bf48      	it	mi
 8005824:	b2ad      	uxthmi	r5, r5
 8005826:	6031      	str	r1, [r6, #0]
 8005828:	07d9      	lsls	r1, r3, #31
 800582a:	bf44      	itt	mi
 800582c:	f043 0320 	orrmi.w	r3, r3, #32
 8005830:	6023      	strmi	r3, [r4, #0]
 8005832:	b11d      	cbz	r5, 800583c <_printf_i+0x19c>
 8005834:	2310      	movs	r3, #16
 8005836:	e7ad      	b.n	8005794 <_printf_i+0xf4>
 8005838:	4826      	ldr	r0, [pc, #152]	@ (80058d4 <_printf_i+0x234>)
 800583a:	e7e9      	b.n	8005810 <_printf_i+0x170>
 800583c:	6823      	ldr	r3, [r4, #0]
 800583e:	f023 0320 	bic.w	r3, r3, #32
 8005842:	6023      	str	r3, [r4, #0]
 8005844:	e7f6      	b.n	8005834 <_printf_i+0x194>
 8005846:	4616      	mov	r6, r2
 8005848:	e7bd      	b.n	80057c6 <_printf_i+0x126>
 800584a:	6833      	ldr	r3, [r6, #0]
 800584c:	6825      	ldr	r5, [r4, #0]
 800584e:	6961      	ldr	r1, [r4, #20]
 8005850:	1d18      	adds	r0, r3, #4
 8005852:	6030      	str	r0, [r6, #0]
 8005854:	062e      	lsls	r6, r5, #24
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	d501      	bpl.n	800585e <_printf_i+0x1be>
 800585a:	6019      	str	r1, [r3, #0]
 800585c:	e002      	b.n	8005864 <_printf_i+0x1c4>
 800585e:	0668      	lsls	r0, r5, #25
 8005860:	d5fb      	bpl.n	800585a <_printf_i+0x1ba>
 8005862:	8019      	strh	r1, [r3, #0]
 8005864:	2300      	movs	r3, #0
 8005866:	6123      	str	r3, [r4, #16]
 8005868:	4616      	mov	r6, r2
 800586a:	e7bc      	b.n	80057e6 <_printf_i+0x146>
 800586c:	6833      	ldr	r3, [r6, #0]
 800586e:	1d1a      	adds	r2, r3, #4
 8005870:	6032      	str	r2, [r6, #0]
 8005872:	681e      	ldr	r6, [r3, #0]
 8005874:	6862      	ldr	r2, [r4, #4]
 8005876:	2100      	movs	r1, #0
 8005878:	4630      	mov	r0, r6
 800587a:	f7fa fca9 	bl	80001d0 <memchr>
 800587e:	b108      	cbz	r0, 8005884 <_printf_i+0x1e4>
 8005880:	1b80      	subs	r0, r0, r6
 8005882:	6060      	str	r0, [r4, #4]
 8005884:	6863      	ldr	r3, [r4, #4]
 8005886:	6123      	str	r3, [r4, #16]
 8005888:	2300      	movs	r3, #0
 800588a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800588e:	e7aa      	b.n	80057e6 <_printf_i+0x146>
 8005890:	6923      	ldr	r3, [r4, #16]
 8005892:	4632      	mov	r2, r6
 8005894:	4649      	mov	r1, r9
 8005896:	4640      	mov	r0, r8
 8005898:	47d0      	blx	sl
 800589a:	3001      	adds	r0, #1
 800589c:	d0ad      	beq.n	80057fa <_printf_i+0x15a>
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	079b      	lsls	r3, r3, #30
 80058a2:	d413      	bmi.n	80058cc <_printf_i+0x22c>
 80058a4:	68e0      	ldr	r0, [r4, #12]
 80058a6:	9b03      	ldr	r3, [sp, #12]
 80058a8:	4298      	cmp	r0, r3
 80058aa:	bfb8      	it	lt
 80058ac:	4618      	movlt	r0, r3
 80058ae:	e7a6      	b.n	80057fe <_printf_i+0x15e>
 80058b0:	2301      	movs	r3, #1
 80058b2:	4632      	mov	r2, r6
 80058b4:	4649      	mov	r1, r9
 80058b6:	4640      	mov	r0, r8
 80058b8:	47d0      	blx	sl
 80058ba:	3001      	adds	r0, #1
 80058bc:	d09d      	beq.n	80057fa <_printf_i+0x15a>
 80058be:	3501      	adds	r5, #1
 80058c0:	68e3      	ldr	r3, [r4, #12]
 80058c2:	9903      	ldr	r1, [sp, #12]
 80058c4:	1a5b      	subs	r3, r3, r1
 80058c6:	42ab      	cmp	r3, r5
 80058c8:	dcf2      	bgt.n	80058b0 <_printf_i+0x210>
 80058ca:	e7eb      	b.n	80058a4 <_printf_i+0x204>
 80058cc:	2500      	movs	r5, #0
 80058ce:	f104 0619 	add.w	r6, r4, #25
 80058d2:	e7f5      	b.n	80058c0 <_printf_i+0x220>
 80058d4:	08007d6a 	.word	0x08007d6a
 80058d8:	08007d7b 	.word	0x08007d7b

080058dc <std>:
 80058dc:	2300      	movs	r3, #0
 80058de:	b510      	push	{r4, lr}
 80058e0:	4604      	mov	r4, r0
 80058e2:	e9c0 3300 	strd	r3, r3, [r0]
 80058e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058ea:	6083      	str	r3, [r0, #8]
 80058ec:	8181      	strh	r1, [r0, #12]
 80058ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80058f0:	81c2      	strh	r2, [r0, #14]
 80058f2:	6183      	str	r3, [r0, #24]
 80058f4:	4619      	mov	r1, r3
 80058f6:	2208      	movs	r2, #8
 80058f8:	305c      	adds	r0, #92	@ 0x5c
 80058fa:	f000 f92a 	bl	8005b52 <memset>
 80058fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005934 <std+0x58>)
 8005900:	6263      	str	r3, [r4, #36]	@ 0x24
 8005902:	4b0d      	ldr	r3, [pc, #52]	@ (8005938 <std+0x5c>)
 8005904:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005906:	4b0d      	ldr	r3, [pc, #52]	@ (800593c <std+0x60>)
 8005908:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800590a:	4b0d      	ldr	r3, [pc, #52]	@ (8005940 <std+0x64>)
 800590c:	6323      	str	r3, [r4, #48]	@ 0x30
 800590e:	4b0d      	ldr	r3, [pc, #52]	@ (8005944 <std+0x68>)
 8005910:	6224      	str	r4, [r4, #32]
 8005912:	429c      	cmp	r4, r3
 8005914:	d006      	beq.n	8005924 <std+0x48>
 8005916:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800591a:	4294      	cmp	r4, r2
 800591c:	d002      	beq.n	8005924 <std+0x48>
 800591e:	33d0      	adds	r3, #208	@ 0xd0
 8005920:	429c      	cmp	r4, r3
 8005922:	d105      	bne.n	8005930 <std+0x54>
 8005924:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800592c:	f000 b98e 	b.w	8005c4c <__retarget_lock_init_recursive>
 8005930:	bd10      	pop	{r4, pc}
 8005932:	bf00      	nop
 8005934:	08005acd 	.word	0x08005acd
 8005938:	08005aef 	.word	0x08005aef
 800593c:	08005b27 	.word	0x08005b27
 8005940:	08005b4b 	.word	0x08005b4b
 8005944:	20000368 	.word	0x20000368

08005948 <stdio_exit_handler>:
 8005948:	4a02      	ldr	r2, [pc, #8]	@ (8005954 <stdio_exit_handler+0xc>)
 800594a:	4903      	ldr	r1, [pc, #12]	@ (8005958 <stdio_exit_handler+0x10>)
 800594c:	4803      	ldr	r0, [pc, #12]	@ (800595c <stdio_exit_handler+0x14>)
 800594e:	f000 b869 	b.w	8005a24 <_fwalk_sglue>
 8005952:	bf00      	nop
 8005954:	2000000c 	.word	0x2000000c
 8005958:	080075b5 	.word	0x080075b5
 800595c:	2000001c 	.word	0x2000001c

08005960 <cleanup_stdio>:
 8005960:	6841      	ldr	r1, [r0, #4]
 8005962:	4b0c      	ldr	r3, [pc, #48]	@ (8005994 <cleanup_stdio+0x34>)
 8005964:	4299      	cmp	r1, r3
 8005966:	b510      	push	{r4, lr}
 8005968:	4604      	mov	r4, r0
 800596a:	d001      	beq.n	8005970 <cleanup_stdio+0x10>
 800596c:	f001 fe22 	bl	80075b4 <_fflush_r>
 8005970:	68a1      	ldr	r1, [r4, #8]
 8005972:	4b09      	ldr	r3, [pc, #36]	@ (8005998 <cleanup_stdio+0x38>)
 8005974:	4299      	cmp	r1, r3
 8005976:	d002      	beq.n	800597e <cleanup_stdio+0x1e>
 8005978:	4620      	mov	r0, r4
 800597a:	f001 fe1b 	bl	80075b4 <_fflush_r>
 800597e:	68e1      	ldr	r1, [r4, #12]
 8005980:	4b06      	ldr	r3, [pc, #24]	@ (800599c <cleanup_stdio+0x3c>)
 8005982:	4299      	cmp	r1, r3
 8005984:	d004      	beq.n	8005990 <cleanup_stdio+0x30>
 8005986:	4620      	mov	r0, r4
 8005988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800598c:	f001 be12 	b.w	80075b4 <_fflush_r>
 8005990:	bd10      	pop	{r4, pc}
 8005992:	bf00      	nop
 8005994:	20000368 	.word	0x20000368
 8005998:	200003d0 	.word	0x200003d0
 800599c:	20000438 	.word	0x20000438

080059a0 <global_stdio_init.part.0>:
 80059a0:	b510      	push	{r4, lr}
 80059a2:	4b0b      	ldr	r3, [pc, #44]	@ (80059d0 <global_stdio_init.part.0+0x30>)
 80059a4:	4c0b      	ldr	r4, [pc, #44]	@ (80059d4 <global_stdio_init.part.0+0x34>)
 80059a6:	4a0c      	ldr	r2, [pc, #48]	@ (80059d8 <global_stdio_init.part.0+0x38>)
 80059a8:	601a      	str	r2, [r3, #0]
 80059aa:	4620      	mov	r0, r4
 80059ac:	2200      	movs	r2, #0
 80059ae:	2104      	movs	r1, #4
 80059b0:	f7ff ff94 	bl	80058dc <std>
 80059b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80059b8:	2201      	movs	r2, #1
 80059ba:	2109      	movs	r1, #9
 80059bc:	f7ff ff8e 	bl	80058dc <std>
 80059c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80059c4:	2202      	movs	r2, #2
 80059c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059ca:	2112      	movs	r1, #18
 80059cc:	f7ff bf86 	b.w	80058dc <std>
 80059d0:	200004a0 	.word	0x200004a0
 80059d4:	20000368 	.word	0x20000368
 80059d8:	08005949 	.word	0x08005949

080059dc <__sfp_lock_acquire>:
 80059dc:	4801      	ldr	r0, [pc, #4]	@ (80059e4 <__sfp_lock_acquire+0x8>)
 80059de:	f000 b936 	b.w	8005c4e <__retarget_lock_acquire_recursive>
 80059e2:	bf00      	nop
 80059e4:	200004a9 	.word	0x200004a9

080059e8 <__sfp_lock_release>:
 80059e8:	4801      	ldr	r0, [pc, #4]	@ (80059f0 <__sfp_lock_release+0x8>)
 80059ea:	f000 b931 	b.w	8005c50 <__retarget_lock_release_recursive>
 80059ee:	bf00      	nop
 80059f0:	200004a9 	.word	0x200004a9

080059f4 <__sinit>:
 80059f4:	b510      	push	{r4, lr}
 80059f6:	4604      	mov	r4, r0
 80059f8:	f7ff fff0 	bl	80059dc <__sfp_lock_acquire>
 80059fc:	6a23      	ldr	r3, [r4, #32]
 80059fe:	b11b      	cbz	r3, 8005a08 <__sinit+0x14>
 8005a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a04:	f7ff bff0 	b.w	80059e8 <__sfp_lock_release>
 8005a08:	4b04      	ldr	r3, [pc, #16]	@ (8005a1c <__sinit+0x28>)
 8005a0a:	6223      	str	r3, [r4, #32]
 8005a0c:	4b04      	ldr	r3, [pc, #16]	@ (8005a20 <__sinit+0x2c>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1f5      	bne.n	8005a00 <__sinit+0xc>
 8005a14:	f7ff ffc4 	bl	80059a0 <global_stdio_init.part.0>
 8005a18:	e7f2      	b.n	8005a00 <__sinit+0xc>
 8005a1a:	bf00      	nop
 8005a1c:	08005961 	.word	0x08005961
 8005a20:	200004a0 	.word	0x200004a0

08005a24 <_fwalk_sglue>:
 8005a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a28:	4607      	mov	r7, r0
 8005a2a:	4688      	mov	r8, r1
 8005a2c:	4614      	mov	r4, r2
 8005a2e:	2600      	movs	r6, #0
 8005a30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a34:	f1b9 0901 	subs.w	r9, r9, #1
 8005a38:	d505      	bpl.n	8005a46 <_fwalk_sglue+0x22>
 8005a3a:	6824      	ldr	r4, [r4, #0]
 8005a3c:	2c00      	cmp	r4, #0
 8005a3e:	d1f7      	bne.n	8005a30 <_fwalk_sglue+0xc>
 8005a40:	4630      	mov	r0, r6
 8005a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a46:	89ab      	ldrh	r3, [r5, #12]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d907      	bls.n	8005a5c <_fwalk_sglue+0x38>
 8005a4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a50:	3301      	adds	r3, #1
 8005a52:	d003      	beq.n	8005a5c <_fwalk_sglue+0x38>
 8005a54:	4629      	mov	r1, r5
 8005a56:	4638      	mov	r0, r7
 8005a58:	47c0      	blx	r8
 8005a5a:	4306      	orrs	r6, r0
 8005a5c:	3568      	adds	r5, #104	@ 0x68
 8005a5e:	e7e9      	b.n	8005a34 <_fwalk_sglue+0x10>

08005a60 <sniprintf>:
 8005a60:	b40c      	push	{r2, r3}
 8005a62:	b530      	push	{r4, r5, lr}
 8005a64:	4b18      	ldr	r3, [pc, #96]	@ (8005ac8 <sniprintf+0x68>)
 8005a66:	1e0c      	subs	r4, r1, #0
 8005a68:	681d      	ldr	r5, [r3, #0]
 8005a6a:	b09d      	sub	sp, #116	@ 0x74
 8005a6c:	da08      	bge.n	8005a80 <sniprintf+0x20>
 8005a6e:	238b      	movs	r3, #139	@ 0x8b
 8005a70:	602b      	str	r3, [r5, #0]
 8005a72:	f04f 30ff 	mov.w	r0, #4294967295
 8005a76:	b01d      	add	sp, #116	@ 0x74
 8005a78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a7c:	b002      	add	sp, #8
 8005a7e:	4770      	bx	lr
 8005a80:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005a84:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005a88:	f04f 0300 	mov.w	r3, #0
 8005a8c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005a8e:	bf14      	ite	ne
 8005a90:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005a94:	4623      	moveq	r3, r4
 8005a96:	9304      	str	r3, [sp, #16]
 8005a98:	9307      	str	r3, [sp, #28]
 8005a9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005a9e:	9002      	str	r0, [sp, #8]
 8005aa0:	9006      	str	r0, [sp, #24]
 8005aa2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005aa6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005aa8:	ab21      	add	r3, sp, #132	@ 0x84
 8005aaa:	a902      	add	r1, sp, #8
 8005aac:	4628      	mov	r0, r5
 8005aae:	9301      	str	r3, [sp, #4]
 8005ab0:	f001 fc00 	bl	80072b4 <_svfiprintf_r>
 8005ab4:	1c43      	adds	r3, r0, #1
 8005ab6:	bfbc      	itt	lt
 8005ab8:	238b      	movlt	r3, #139	@ 0x8b
 8005aba:	602b      	strlt	r3, [r5, #0]
 8005abc:	2c00      	cmp	r4, #0
 8005abe:	d0da      	beq.n	8005a76 <sniprintf+0x16>
 8005ac0:	9b02      	ldr	r3, [sp, #8]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	701a      	strb	r2, [r3, #0]
 8005ac6:	e7d6      	b.n	8005a76 <sniprintf+0x16>
 8005ac8:	20000018 	.word	0x20000018

08005acc <__sread>:
 8005acc:	b510      	push	{r4, lr}
 8005ace:	460c      	mov	r4, r1
 8005ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ad4:	f000 f86c 	bl	8005bb0 <_read_r>
 8005ad8:	2800      	cmp	r0, #0
 8005ada:	bfab      	itete	ge
 8005adc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005ade:	89a3      	ldrhlt	r3, [r4, #12]
 8005ae0:	181b      	addge	r3, r3, r0
 8005ae2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005ae6:	bfac      	ite	ge
 8005ae8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005aea:	81a3      	strhlt	r3, [r4, #12]
 8005aec:	bd10      	pop	{r4, pc}

08005aee <__swrite>:
 8005aee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005af2:	461f      	mov	r7, r3
 8005af4:	898b      	ldrh	r3, [r1, #12]
 8005af6:	05db      	lsls	r3, r3, #23
 8005af8:	4605      	mov	r5, r0
 8005afa:	460c      	mov	r4, r1
 8005afc:	4616      	mov	r6, r2
 8005afe:	d505      	bpl.n	8005b0c <__swrite+0x1e>
 8005b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b04:	2302      	movs	r3, #2
 8005b06:	2200      	movs	r2, #0
 8005b08:	f000 f840 	bl	8005b8c <_lseek_r>
 8005b0c:	89a3      	ldrh	r3, [r4, #12]
 8005b0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b16:	81a3      	strh	r3, [r4, #12]
 8005b18:	4632      	mov	r2, r6
 8005b1a:	463b      	mov	r3, r7
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b22:	f000 b857 	b.w	8005bd4 <_write_r>

08005b26 <__sseek>:
 8005b26:	b510      	push	{r4, lr}
 8005b28:	460c      	mov	r4, r1
 8005b2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b2e:	f000 f82d 	bl	8005b8c <_lseek_r>
 8005b32:	1c43      	adds	r3, r0, #1
 8005b34:	89a3      	ldrh	r3, [r4, #12]
 8005b36:	bf15      	itete	ne
 8005b38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b42:	81a3      	strheq	r3, [r4, #12]
 8005b44:	bf18      	it	ne
 8005b46:	81a3      	strhne	r3, [r4, #12]
 8005b48:	bd10      	pop	{r4, pc}

08005b4a <__sclose>:
 8005b4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b4e:	f000 b80d 	b.w	8005b6c <_close_r>

08005b52 <memset>:
 8005b52:	4402      	add	r2, r0
 8005b54:	4603      	mov	r3, r0
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d100      	bne.n	8005b5c <memset+0xa>
 8005b5a:	4770      	bx	lr
 8005b5c:	f803 1b01 	strb.w	r1, [r3], #1
 8005b60:	e7f9      	b.n	8005b56 <memset+0x4>
	...

08005b64 <_localeconv_r>:
 8005b64:	4800      	ldr	r0, [pc, #0]	@ (8005b68 <_localeconv_r+0x4>)
 8005b66:	4770      	bx	lr
 8005b68:	20000158 	.word	0x20000158

08005b6c <_close_r>:
 8005b6c:	b538      	push	{r3, r4, r5, lr}
 8005b6e:	4d06      	ldr	r5, [pc, #24]	@ (8005b88 <_close_r+0x1c>)
 8005b70:	2300      	movs	r3, #0
 8005b72:	4604      	mov	r4, r0
 8005b74:	4608      	mov	r0, r1
 8005b76:	602b      	str	r3, [r5, #0]
 8005b78:	f7fb fe76 	bl	8001868 <_close>
 8005b7c:	1c43      	adds	r3, r0, #1
 8005b7e:	d102      	bne.n	8005b86 <_close_r+0x1a>
 8005b80:	682b      	ldr	r3, [r5, #0]
 8005b82:	b103      	cbz	r3, 8005b86 <_close_r+0x1a>
 8005b84:	6023      	str	r3, [r4, #0]
 8005b86:	bd38      	pop	{r3, r4, r5, pc}
 8005b88:	200004a4 	.word	0x200004a4

08005b8c <_lseek_r>:
 8005b8c:	b538      	push	{r3, r4, r5, lr}
 8005b8e:	4d07      	ldr	r5, [pc, #28]	@ (8005bac <_lseek_r+0x20>)
 8005b90:	4604      	mov	r4, r0
 8005b92:	4608      	mov	r0, r1
 8005b94:	4611      	mov	r1, r2
 8005b96:	2200      	movs	r2, #0
 8005b98:	602a      	str	r2, [r5, #0]
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	f7fb fe8b 	bl	80018b6 <_lseek>
 8005ba0:	1c43      	adds	r3, r0, #1
 8005ba2:	d102      	bne.n	8005baa <_lseek_r+0x1e>
 8005ba4:	682b      	ldr	r3, [r5, #0]
 8005ba6:	b103      	cbz	r3, 8005baa <_lseek_r+0x1e>
 8005ba8:	6023      	str	r3, [r4, #0]
 8005baa:	bd38      	pop	{r3, r4, r5, pc}
 8005bac:	200004a4 	.word	0x200004a4

08005bb0 <_read_r>:
 8005bb0:	b538      	push	{r3, r4, r5, lr}
 8005bb2:	4d07      	ldr	r5, [pc, #28]	@ (8005bd0 <_read_r+0x20>)
 8005bb4:	4604      	mov	r4, r0
 8005bb6:	4608      	mov	r0, r1
 8005bb8:	4611      	mov	r1, r2
 8005bba:	2200      	movs	r2, #0
 8005bbc:	602a      	str	r2, [r5, #0]
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	f7fb fe19 	bl	80017f6 <_read>
 8005bc4:	1c43      	adds	r3, r0, #1
 8005bc6:	d102      	bne.n	8005bce <_read_r+0x1e>
 8005bc8:	682b      	ldr	r3, [r5, #0]
 8005bca:	b103      	cbz	r3, 8005bce <_read_r+0x1e>
 8005bcc:	6023      	str	r3, [r4, #0]
 8005bce:	bd38      	pop	{r3, r4, r5, pc}
 8005bd0:	200004a4 	.word	0x200004a4

08005bd4 <_write_r>:
 8005bd4:	b538      	push	{r3, r4, r5, lr}
 8005bd6:	4d07      	ldr	r5, [pc, #28]	@ (8005bf4 <_write_r+0x20>)
 8005bd8:	4604      	mov	r4, r0
 8005bda:	4608      	mov	r0, r1
 8005bdc:	4611      	mov	r1, r2
 8005bde:	2200      	movs	r2, #0
 8005be0:	602a      	str	r2, [r5, #0]
 8005be2:	461a      	mov	r2, r3
 8005be4:	f7fb fe24 	bl	8001830 <_write>
 8005be8:	1c43      	adds	r3, r0, #1
 8005bea:	d102      	bne.n	8005bf2 <_write_r+0x1e>
 8005bec:	682b      	ldr	r3, [r5, #0]
 8005bee:	b103      	cbz	r3, 8005bf2 <_write_r+0x1e>
 8005bf0:	6023      	str	r3, [r4, #0]
 8005bf2:	bd38      	pop	{r3, r4, r5, pc}
 8005bf4:	200004a4 	.word	0x200004a4

08005bf8 <__errno>:
 8005bf8:	4b01      	ldr	r3, [pc, #4]	@ (8005c00 <__errno+0x8>)
 8005bfa:	6818      	ldr	r0, [r3, #0]
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	20000018 	.word	0x20000018

08005c04 <__libc_init_array>:
 8005c04:	b570      	push	{r4, r5, r6, lr}
 8005c06:	4d0d      	ldr	r5, [pc, #52]	@ (8005c3c <__libc_init_array+0x38>)
 8005c08:	4c0d      	ldr	r4, [pc, #52]	@ (8005c40 <__libc_init_array+0x3c>)
 8005c0a:	1b64      	subs	r4, r4, r5
 8005c0c:	10a4      	asrs	r4, r4, #2
 8005c0e:	2600      	movs	r6, #0
 8005c10:	42a6      	cmp	r6, r4
 8005c12:	d109      	bne.n	8005c28 <__libc_init_array+0x24>
 8005c14:	4d0b      	ldr	r5, [pc, #44]	@ (8005c44 <__libc_init_array+0x40>)
 8005c16:	4c0c      	ldr	r4, [pc, #48]	@ (8005c48 <__libc_init_array+0x44>)
 8005c18:	f002 f86a 	bl	8007cf0 <_init>
 8005c1c:	1b64      	subs	r4, r4, r5
 8005c1e:	10a4      	asrs	r4, r4, #2
 8005c20:	2600      	movs	r6, #0
 8005c22:	42a6      	cmp	r6, r4
 8005c24:	d105      	bne.n	8005c32 <__libc_init_array+0x2e>
 8005c26:	bd70      	pop	{r4, r5, r6, pc}
 8005c28:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c2c:	4798      	blx	r3
 8005c2e:	3601      	adds	r6, #1
 8005c30:	e7ee      	b.n	8005c10 <__libc_init_array+0xc>
 8005c32:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c36:	4798      	blx	r3
 8005c38:	3601      	adds	r6, #1
 8005c3a:	e7f2      	b.n	8005c22 <__libc_init_array+0x1e>
 8005c3c:	080080d4 	.word	0x080080d4
 8005c40:	080080d4 	.word	0x080080d4
 8005c44:	080080d4 	.word	0x080080d4
 8005c48:	080080d8 	.word	0x080080d8

08005c4c <__retarget_lock_init_recursive>:
 8005c4c:	4770      	bx	lr

08005c4e <__retarget_lock_acquire_recursive>:
 8005c4e:	4770      	bx	lr

08005c50 <__retarget_lock_release_recursive>:
 8005c50:	4770      	bx	lr

08005c52 <quorem>:
 8005c52:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c56:	6903      	ldr	r3, [r0, #16]
 8005c58:	690c      	ldr	r4, [r1, #16]
 8005c5a:	42a3      	cmp	r3, r4
 8005c5c:	4607      	mov	r7, r0
 8005c5e:	db7e      	blt.n	8005d5e <quorem+0x10c>
 8005c60:	3c01      	subs	r4, #1
 8005c62:	f101 0814 	add.w	r8, r1, #20
 8005c66:	00a3      	lsls	r3, r4, #2
 8005c68:	f100 0514 	add.w	r5, r0, #20
 8005c6c:	9300      	str	r3, [sp, #0]
 8005c6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c72:	9301      	str	r3, [sp, #4]
 8005c74:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c84:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c88:	d32e      	bcc.n	8005ce8 <quorem+0x96>
 8005c8a:	f04f 0a00 	mov.w	sl, #0
 8005c8e:	46c4      	mov	ip, r8
 8005c90:	46ae      	mov	lr, r5
 8005c92:	46d3      	mov	fp, sl
 8005c94:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005c98:	b298      	uxth	r0, r3
 8005c9a:	fb06 a000 	mla	r0, r6, r0, sl
 8005c9e:	0c02      	lsrs	r2, r0, #16
 8005ca0:	0c1b      	lsrs	r3, r3, #16
 8005ca2:	fb06 2303 	mla	r3, r6, r3, r2
 8005ca6:	f8de 2000 	ldr.w	r2, [lr]
 8005caa:	b280      	uxth	r0, r0
 8005cac:	b292      	uxth	r2, r2
 8005cae:	1a12      	subs	r2, r2, r0
 8005cb0:	445a      	add	r2, fp
 8005cb2:	f8de 0000 	ldr.w	r0, [lr]
 8005cb6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005cc0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005cc4:	b292      	uxth	r2, r2
 8005cc6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005cca:	45e1      	cmp	r9, ip
 8005ccc:	f84e 2b04 	str.w	r2, [lr], #4
 8005cd0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005cd4:	d2de      	bcs.n	8005c94 <quorem+0x42>
 8005cd6:	9b00      	ldr	r3, [sp, #0]
 8005cd8:	58eb      	ldr	r3, [r5, r3]
 8005cda:	b92b      	cbnz	r3, 8005ce8 <quorem+0x96>
 8005cdc:	9b01      	ldr	r3, [sp, #4]
 8005cde:	3b04      	subs	r3, #4
 8005ce0:	429d      	cmp	r5, r3
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	d32f      	bcc.n	8005d46 <quorem+0xf4>
 8005ce6:	613c      	str	r4, [r7, #16]
 8005ce8:	4638      	mov	r0, r7
 8005cea:	f001 f97f 	bl	8006fec <__mcmp>
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	db25      	blt.n	8005d3e <quorem+0xec>
 8005cf2:	4629      	mov	r1, r5
 8005cf4:	2000      	movs	r0, #0
 8005cf6:	f858 2b04 	ldr.w	r2, [r8], #4
 8005cfa:	f8d1 c000 	ldr.w	ip, [r1]
 8005cfe:	fa1f fe82 	uxth.w	lr, r2
 8005d02:	fa1f f38c 	uxth.w	r3, ip
 8005d06:	eba3 030e 	sub.w	r3, r3, lr
 8005d0a:	4403      	add	r3, r0
 8005d0c:	0c12      	lsrs	r2, r2, #16
 8005d0e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005d12:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d1c:	45c1      	cmp	r9, r8
 8005d1e:	f841 3b04 	str.w	r3, [r1], #4
 8005d22:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005d26:	d2e6      	bcs.n	8005cf6 <quorem+0xa4>
 8005d28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d2c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d30:	b922      	cbnz	r2, 8005d3c <quorem+0xea>
 8005d32:	3b04      	subs	r3, #4
 8005d34:	429d      	cmp	r5, r3
 8005d36:	461a      	mov	r2, r3
 8005d38:	d30b      	bcc.n	8005d52 <quorem+0x100>
 8005d3a:	613c      	str	r4, [r7, #16]
 8005d3c:	3601      	adds	r6, #1
 8005d3e:	4630      	mov	r0, r6
 8005d40:	b003      	add	sp, #12
 8005d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d46:	6812      	ldr	r2, [r2, #0]
 8005d48:	3b04      	subs	r3, #4
 8005d4a:	2a00      	cmp	r2, #0
 8005d4c:	d1cb      	bne.n	8005ce6 <quorem+0x94>
 8005d4e:	3c01      	subs	r4, #1
 8005d50:	e7c6      	b.n	8005ce0 <quorem+0x8e>
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	3b04      	subs	r3, #4
 8005d56:	2a00      	cmp	r2, #0
 8005d58:	d1ef      	bne.n	8005d3a <quorem+0xe8>
 8005d5a:	3c01      	subs	r4, #1
 8005d5c:	e7ea      	b.n	8005d34 <quorem+0xe2>
 8005d5e:	2000      	movs	r0, #0
 8005d60:	e7ee      	b.n	8005d40 <quorem+0xee>
 8005d62:	0000      	movs	r0, r0
 8005d64:	0000      	movs	r0, r0
	...

08005d68 <_dtoa_r>:
 8005d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d6c:	69c7      	ldr	r7, [r0, #28]
 8005d6e:	b097      	sub	sp, #92	@ 0x5c
 8005d70:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005d74:	ec55 4b10 	vmov	r4, r5, d0
 8005d78:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005d7a:	9107      	str	r1, [sp, #28]
 8005d7c:	4681      	mov	r9, r0
 8005d7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005d80:	9311      	str	r3, [sp, #68]	@ 0x44
 8005d82:	b97f      	cbnz	r7, 8005da4 <_dtoa_r+0x3c>
 8005d84:	2010      	movs	r0, #16
 8005d86:	f000 fe09 	bl	800699c <malloc>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	f8c9 001c 	str.w	r0, [r9, #28]
 8005d90:	b920      	cbnz	r0, 8005d9c <_dtoa_r+0x34>
 8005d92:	4ba9      	ldr	r3, [pc, #676]	@ (8006038 <_dtoa_r+0x2d0>)
 8005d94:	21ef      	movs	r1, #239	@ 0xef
 8005d96:	48a9      	ldr	r0, [pc, #676]	@ (800603c <_dtoa_r+0x2d4>)
 8005d98:	f001 fc6c 	bl	8007674 <__assert_func>
 8005d9c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005da0:	6007      	str	r7, [r0, #0]
 8005da2:	60c7      	str	r7, [r0, #12]
 8005da4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005da8:	6819      	ldr	r1, [r3, #0]
 8005daa:	b159      	cbz	r1, 8005dc4 <_dtoa_r+0x5c>
 8005dac:	685a      	ldr	r2, [r3, #4]
 8005dae:	604a      	str	r2, [r1, #4]
 8005db0:	2301      	movs	r3, #1
 8005db2:	4093      	lsls	r3, r2
 8005db4:	608b      	str	r3, [r1, #8]
 8005db6:	4648      	mov	r0, r9
 8005db8:	f000 fee6 	bl	8006b88 <_Bfree>
 8005dbc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	1e2b      	subs	r3, r5, #0
 8005dc6:	bfb9      	ittee	lt
 8005dc8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005dcc:	9305      	strlt	r3, [sp, #20]
 8005dce:	2300      	movge	r3, #0
 8005dd0:	6033      	strge	r3, [r6, #0]
 8005dd2:	9f05      	ldr	r7, [sp, #20]
 8005dd4:	4b9a      	ldr	r3, [pc, #616]	@ (8006040 <_dtoa_r+0x2d8>)
 8005dd6:	bfbc      	itt	lt
 8005dd8:	2201      	movlt	r2, #1
 8005dda:	6032      	strlt	r2, [r6, #0]
 8005ddc:	43bb      	bics	r3, r7
 8005dde:	d112      	bne.n	8005e06 <_dtoa_r+0x9e>
 8005de0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005de2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005de6:	6013      	str	r3, [r2, #0]
 8005de8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005dec:	4323      	orrs	r3, r4
 8005dee:	f000 855a 	beq.w	80068a6 <_dtoa_r+0xb3e>
 8005df2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005df4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006054 <_dtoa_r+0x2ec>
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	f000 855c 	beq.w	80068b6 <_dtoa_r+0xb4e>
 8005dfe:	f10a 0303 	add.w	r3, sl, #3
 8005e02:	f000 bd56 	b.w	80068b2 <_dtoa_r+0xb4a>
 8005e06:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	ec51 0b17 	vmov	r0, r1, d7
 8005e10:	2300      	movs	r3, #0
 8005e12:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005e16:	f7fa fe57 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e1a:	4680      	mov	r8, r0
 8005e1c:	b158      	cbz	r0, 8005e36 <_dtoa_r+0xce>
 8005e1e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005e20:	2301      	movs	r3, #1
 8005e22:	6013      	str	r3, [r2, #0]
 8005e24:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005e26:	b113      	cbz	r3, 8005e2e <_dtoa_r+0xc6>
 8005e28:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005e2a:	4b86      	ldr	r3, [pc, #536]	@ (8006044 <_dtoa_r+0x2dc>)
 8005e2c:	6013      	str	r3, [r2, #0]
 8005e2e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006058 <_dtoa_r+0x2f0>
 8005e32:	f000 bd40 	b.w	80068b6 <_dtoa_r+0xb4e>
 8005e36:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005e3a:	aa14      	add	r2, sp, #80	@ 0x50
 8005e3c:	a915      	add	r1, sp, #84	@ 0x54
 8005e3e:	4648      	mov	r0, r9
 8005e40:	f001 f984 	bl	800714c <__d2b>
 8005e44:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005e48:	9002      	str	r0, [sp, #8]
 8005e4a:	2e00      	cmp	r6, #0
 8005e4c:	d078      	beq.n	8005f40 <_dtoa_r+0x1d8>
 8005e4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e50:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005e54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005e5c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005e60:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005e64:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005e68:	4619      	mov	r1, r3
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	4b76      	ldr	r3, [pc, #472]	@ (8006048 <_dtoa_r+0x2e0>)
 8005e6e:	f7fa fa0b 	bl	8000288 <__aeabi_dsub>
 8005e72:	a36b      	add	r3, pc, #428	@ (adr r3, 8006020 <_dtoa_r+0x2b8>)
 8005e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e78:	f7fa fbbe 	bl	80005f8 <__aeabi_dmul>
 8005e7c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006028 <_dtoa_r+0x2c0>)
 8005e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e82:	f7fa fa03 	bl	800028c <__adddf3>
 8005e86:	4604      	mov	r4, r0
 8005e88:	4630      	mov	r0, r6
 8005e8a:	460d      	mov	r5, r1
 8005e8c:	f7fa fb4a 	bl	8000524 <__aeabi_i2d>
 8005e90:	a367      	add	r3, pc, #412	@ (adr r3, 8006030 <_dtoa_r+0x2c8>)
 8005e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e96:	f7fa fbaf 	bl	80005f8 <__aeabi_dmul>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	460b      	mov	r3, r1
 8005e9e:	4620      	mov	r0, r4
 8005ea0:	4629      	mov	r1, r5
 8005ea2:	f7fa f9f3 	bl	800028c <__adddf3>
 8005ea6:	4604      	mov	r4, r0
 8005ea8:	460d      	mov	r5, r1
 8005eaa:	f7fa fe55 	bl	8000b58 <__aeabi_d2iz>
 8005eae:	2200      	movs	r2, #0
 8005eb0:	4607      	mov	r7, r0
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	f7fa fe10 	bl	8000adc <__aeabi_dcmplt>
 8005ebc:	b140      	cbz	r0, 8005ed0 <_dtoa_r+0x168>
 8005ebe:	4638      	mov	r0, r7
 8005ec0:	f7fa fb30 	bl	8000524 <__aeabi_i2d>
 8005ec4:	4622      	mov	r2, r4
 8005ec6:	462b      	mov	r3, r5
 8005ec8:	f7fa fdfe 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ecc:	b900      	cbnz	r0, 8005ed0 <_dtoa_r+0x168>
 8005ece:	3f01      	subs	r7, #1
 8005ed0:	2f16      	cmp	r7, #22
 8005ed2:	d852      	bhi.n	8005f7a <_dtoa_r+0x212>
 8005ed4:	4b5d      	ldr	r3, [pc, #372]	@ (800604c <_dtoa_r+0x2e4>)
 8005ed6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ede:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005ee2:	f7fa fdfb 	bl	8000adc <__aeabi_dcmplt>
 8005ee6:	2800      	cmp	r0, #0
 8005ee8:	d049      	beq.n	8005f7e <_dtoa_r+0x216>
 8005eea:	3f01      	subs	r7, #1
 8005eec:	2300      	movs	r3, #0
 8005eee:	9310      	str	r3, [sp, #64]	@ 0x40
 8005ef0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005ef2:	1b9b      	subs	r3, r3, r6
 8005ef4:	1e5a      	subs	r2, r3, #1
 8005ef6:	bf45      	ittet	mi
 8005ef8:	f1c3 0301 	rsbmi	r3, r3, #1
 8005efc:	9300      	strmi	r3, [sp, #0]
 8005efe:	2300      	movpl	r3, #0
 8005f00:	2300      	movmi	r3, #0
 8005f02:	9206      	str	r2, [sp, #24]
 8005f04:	bf54      	ite	pl
 8005f06:	9300      	strpl	r3, [sp, #0]
 8005f08:	9306      	strmi	r3, [sp, #24]
 8005f0a:	2f00      	cmp	r7, #0
 8005f0c:	db39      	blt.n	8005f82 <_dtoa_r+0x21a>
 8005f0e:	9b06      	ldr	r3, [sp, #24]
 8005f10:	970d      	str	r7, [sp, #52]	@ 0x34
 8005f12:	443b      	add	r3, r7
 8005f14:	9306      	str	r3, [sp, #24]
 8005f16:	2300      	movs	r3, #0
 8005f18:	9308      	str	r3, [sp, #32]
 8005f1a:	9b07      	ldr	r3, [sp, #28]
 8005f1c:	2b09      	cmp	r3, #9
 8005f1e:	d863      	bhi.n	8005fe8 <_dtoa_r+0x280>
 8005f20:	2b05      	cmp	r3, #5
 8005f22:	bfc4      	itt	gt
 8005f24:	3b04      	subgt	r3, #4
 8005f26:	9307      	strgt	r3, [sp, #28]
 8005f28:	9b07      	ldr	r3, [sp, #28]
 8005f2a:	f1a3 0302 	sub.w	r3, r3, #2
 8005f2e:	bfcc      	ite	gt
 8005f30:	2400      	movgt	r4, #0
 8005f32:	2401      	movle	r4, #1
 8005f34:	2b03      	cmp	r3, #3
 8005f36:	d863      	bhi.n	8006000 <_dtoa_r+0x298>
 8005f38:	e8df f003 	tbb	[pc, r3]
 8005f3c:	2b375452 	.word	0x2b375452
 8005f40:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005f44:	441e      	add	r6, r3
 8005f46:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005f4a:	2b20      	cmp	r3, #32
 8005f4c:	bfc1      	itttt	gt
 8005f4e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005f52:	409f      	lslgt	r7, r3
 8005f54:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005f58:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005f5c:	bfd6      	itet	le
 8005f5e:	f1c3 0320 	rsble	r3, r3, #32
 8005f62:	ea47 0003 	orrgt.w	r0, r7, r3
 8005f66:	fa04 f003 	lslle.w	r0, r4, r3
 8005f6a:	f7fa facb 	bl	8000504 <__aeabi_ui2d>
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005f74:	3e01      	subs	r6, #1
 8005f76:	9212      	str	r2, [sp, #72]	@ 0x48
 8005f78:	e776      	b.n	8005e68 <_dtoa_r+0x100>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e7b7      	b.n	8005eee <_dtoa_r+0x186>
 8005f7e:	9010      	str	r0, [sp, #64]	@ 0x40
 8005f80:	e7b6      	b.n	8005ef0 <_dtoa_r+0x188>
 8005f82:	9b00      	ldr	r3, [sp, #0]
 8005f84:	1bdb      	subs	r3, r3, r7
 8005f86:	9300      	str	r3, [sp, #0]
 8005f88:	427b      	negs	r3, r7
 8005f8a:	9308      	str	r3, [sp, #32]
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005f90:	e7c3      	b.n	8005f1a <_dtoa_r+0x1b2>
 8005f92:	2301      	movs	r3, #1
 8005f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005f98:	eb07 0b03 	add.w	fp, r7, r3
 8005f9c:	f10b 0301 	add.w	r3, fp, #1
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	9303      	str	r3, [sp, #12]
 8005fa4:	bfb8      	it	lt
 8005fa6:	2301      	movlt	r3, #1
 8005fa8:	e006      	b.n	8005fb8 <_dtoa_r+0x250>
 8005faa:	2301      	movs	r3, #1
 8005fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	dd28      	ble.n	8006006 <_dtoa_r+0x29e>
 8005fb4:	469b      	mov	fp, r3
 8005fb6:	9303      	str	r3, [sp, #12]
 8005fb8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005fbc:	2100      	movs	r1, #0
 8005fbe:	2204      	movs	r2, #4
 8005fc0:	f102 0514 	add.w	r5, r2, #20
 8005fc4:	429d      	cmp	r5, r3
 8005fc6:	d926      	bls.n	8006016 <_dtoa_r+0x2ae>
 8005fc8:	6041      	str	r1, [r0, #4]
 8005fca:	4648      	mov	r0, r9
 8005fcc:	f000 fd9c 	bl	8006b08 <_Balloc>
 8005fd0:	4682      	mov	sl, r0
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	d142      	bne.n	800605c <_dtoa_r+0x2f4>
 8005fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8006050 <_dtoa_r+0x2e8>)
 8005fd8:	4602      	mov	r2, r0
 8005fda:	f240 11af 	movw	r1, #431	@ 0x1af
 8005fde:	e6da      	b.n	8005d96 <_dtoa_r+0x2e>
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	e7e3      	b.n	8005fac <_dtoa_r+0x244>
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	e7d5      	b.n	8005f94 <_dtoa_r+0x22c>
 8005fe8:	2401      	movs	r4, #1
 8005fea:	2300      	movs	r3, #0
 8005fec:	9307      	str	r3, [sp, #28]
 8005fee:	9409      	str	r4, [sp, #36]	@ 0x24
 8005ff0:	f04f 3bff 	mov.w	fp, #4294967295
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f8cd b00c 	str.w	fp, [sp, #12]
 8005ffa:	2312      	movs	r3, #18
 8005ffc:	920c      	str	r2, [sp, #48]	@ 0x30
 8005ffe:	e7db      	b.n	8005fb8 <_dtoa_r+0x250>
 8006000:	2301      	movs	r3, #1
 8006002:	9309      	str	r3, [sp, #36]	@ 0x24
 8006004:	e7f4      	b.n	8005ff0 <_dtoa_r+0x288>
 8006006:	f04f 0b01 	mov.w	fp, #1
 800600a:	f8cd b00c 	str.w	fp, [sp, #12]
 800600e:	465b      	mov	r3, fp
 8006010:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006014:	e7d0      	b.n	8005fb8 <_dtoa_r+0x250>
 8006016:	3101      	adds	r1, #1
 8006018:	0052      	lsls	r2, r2, #1
 800601a:	e7d1      	b.n	8005fc0 <_dtoa_r+0x258>
 800601c:	f3af 8000 	nop.w
 8006020:	636f4361 	.word	0x636f4361
 8006024:	3fd287a7 	.word	0x3fd287a7
 8006028:	8b60c8b3 	.word	0x8b60c8b3
 800602c:	3fc68a28 	.word	0x3fc68a28
 8006030:	509f79fb 	.word	0x509f79fb
 8006034:	3fd34413 	.word	0x3fd34413
 8006038:	08007d99 	.word	0x08007d99
 800603c:	08007db0 	.word	0x08007db0
 8006040:	7ff00000 	.word	0x7ff00000
 8006044:	08007d69 	.word	0x08007d69
 8006048:	3ff80000 	.word	0x3ff80000
 800604c:	08007f00 	.word	0x08007f00
 8006050:	08007e08 	.word	0x08007e08
 8006054:	08007d95 	.word	0x08007d95
 8006058:	08007d68 	.word	0x08007d68
 800605c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006060:	6018      	str	r0, [r3, #0]
 8006062:	9b03      	ldr	r3, [sp, #12]
 8006064:	2b0e      	cmp	r3, #14
 8006066:	f200 80a1 	bhi.w	80061ac <_dtoa_r+0x444>
 800606a:	2c00      	cmp	r4, #0
 800606c:	f000 809e 	beq.w	80061ac <_dtoa_r+0x444>
 8006070:	2f00      	cmp	r7, #0
 8006072:	dd33      	ble.n	80060dc <_dtoa_r+0x374>
 8006074:	4b9c      	ldr	r3, [pc, #624]	@ (80062e8 <_dtoa_r+0x580>)
 8006076:	f007 020f 	and.w	r2, r7, #15
 800607a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800607e:	ed93 7b00 	vldr	d7, [r3]
 8006082:	05f8      	lsls	r0, r7, #23
 8006084:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006088:	ea4f 1427 	mov.w	r4, r7, asr #4
 800608c:	d516      	bpl.n	80060bc <_dtoa_r+0x354>
 800608e:	4b97      	ldr	r3, [pc, #604]	@ (80062ec <_dtoa_r+0x584>)
 8006090:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006094:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006098:	f7fa fbd8 	bl	800084c <__aeabi_ddiv>
 800609c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80060a0:	f004 040f 	and.w	r4, r4, #15
 80060a4:	2603      	movs	r6, #3
 80060a6:	4d91      	ldr	r5, [pc, #580]	@ (80062ec <_dtoa_r+0x584>)
 80060a8:	b954      	cbnz	r4, 80060c0 <_dtoa_r+0x358>
 80060aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80060ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060b2:	f7fa fbcb 	bl	800084c <__aeabi_ddiv>
 80060b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80060ba:	e028      	b.n	800610e <_dtoa_r+0x3a6>
 80060bc:	2602      	movs	r6, #2
 80060be:	e7f2      	b.n	80060a6 <_dtoa_r+0x33e>
 80060c0:	07e1      	lsls	r1, r4, #31
 80060c2:	d508      	bpl.n	80060d6 <_dtoa_r+0x36e>
 80060c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80060c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80060cc:	f7fa fa94 	bl	80005f8 <__aeabi_dmul>
 80060d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80060d4:	3601      	adds	r6, #1
 80060d6:	1064      	asrs	r4, r4, #1
 80060d8:	3508      	adds	r5, #8
 80060da:	e7e5      	b.n	80060a8 <_dtoa_r+0x340>
 80060dc:	f000 80af 	beq.w	800623e <_dtoa_r+0x4d6>
 80060e0:	427c      	negs	r4, r7
 80060e2:	4b81      	ldr	r3, [pc, #516]	@ (80062e8 <_dtoa_r+0x580>)
 80060e4:	4d81      	ldr	r5, [pc, #516]	@ (80062ec <_dtoa_r+0x584>)
 80060e6:	f004 020f 	and.w	r2, r4, #15
 80060ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80060f6:	f7fa fa7f 	bl	80005f8 <__aeabi_dmul>
 80060fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80060fe:	1124      	asrs	r4, r4, #4
 8006100:	2300      	movs	r3, #0
 8006102:	2602      	movs	r6, #2
 8006104:	2c00      	cmp	r4, #0
 8006106:	f040 808f 	bne.w	8006228 <_dtoa_r+0x4c0>
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1d3      	bne.n	80060b6 <_dtoa_r+0x34e>
 800610e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006110:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006114:	2b00      	cmp	r3, #0
 8006116:	f000 8094 	beq.w	8006242 <_dtoa_r+0x4da>
 800611a:	4b75      	ldr	r3, [pc, #468]	@ (80062f0 <_dtoa_r+0x588>)
 800611c:	2200      	movs	r2, #0
 800611e:	4620      	mov	r0, r4
 8006120:	4629      	mov	r1, r5
 8006122:	f7fa fcdb 	bl	8000adc <__aeabi_dcmplt>
 8006126:	2800      	cmp	r0, #0
 8006128:	f000 808b 	beq.w	8006242 <_dtoa_r+0x4da>
 800612c:	9b03      	ldr	r3, [sp, #12]
 800612e:	2b00      	cmp	r3, #0
 8006130:	f000 8087 	beq.w	8006242 <_dtoa_r+0x4da>
 8006134:	f1bb 0f00 	cmp.w	fp, #0
 8006138:	dd34      	ble.n	80061a4 <_dtoa_r+0x43c>
 800613a:	4620      	mov	r0, r4
 800613c:	4b6d      	ldr	r3, [pc, #436]	@ (80062f4 <_dtoa_r+0x58c>)
 800613e:	2200      	movs	r2, #0
 8006140:	4629      	mov	r1, r5
 8006142:	f7fa fa59 	bl	80005f8 <__aeabi_dmul>
 8006146:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800614a:	f107 38ff 	add.w	r8, r7, #4294967295
 800614e:	3601      	adds	r6, #1
 8006150:	465c      	mov	r4, fp
 8006152:	4630      	mov	r0, r6
 8006154:	f7fa f9e6 	bl	8000524 <__aeabi_i2d>
 8006158:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800615c:	f7fa fa4c 	bl	80005f8 <__aeabi_dmul>
 8006160:	4b65      	ldr	r3, [pc, #404]	@ (80062f8 <_dtoa_r+0x590>)
 8006162:	2200      	movs	r2, #0
 8006164:	f7fa f892 	bl	800028c <__adddf3>
 8006168:	4605      	mov	r5, r0
 800616a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800616e:	2c00      	cmp	r4, #0
 8006170:	d16a      	bne.n	8006248 <_dtoa_r+0x4e0>
 8006172:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006176:	4b61      	ldr	r3, [pc, #388]	@ (80062fc <_dtoa_r+0x594>)
 8006178:	2200      	movs	r2, #0
 800617a:	f7fa f885 	bl	8000288 <__aeabi_dsub>
 800617e:	4602      	mov	r2, r0
 8006180:	460b      	mov	r3, r1
 8006182:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006186:	462a      	mov	r2, r5
 8006188:	4633      	mov	r3, r6
 800618a:	f7fa fcc5 	bl	8000b18 <__aeabi_dcmpgt>
 800618e:	2800      	cmp	r0, #0
 8006190:	f040 8298 	bne.w	80066c4 <_dtoa_r+0x95c>
 8006194:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006198:	462a      	mov	r2, r5
 800619a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800619e:	f7fa fc9d 	bl	8000adc <__aeabi_dcmplt>
 80061a2:	bb38      	cbnz	r0, 80061f4 <_dtoa_r+0x48c>
 80061a4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80061a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80061ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	f2c0 8157 	blt.w	8006462 <_dtoa_r+0x6fa>
 80061b4:	2f0e      	cmp	r7, #14
 80061b6:	f300 8154 	bgt.w	8006462 <_dtoa_r+0x6fa>
 80061ba:	4b4b      	ldr	r3, [pc, #300]	@ (80062e8 <_dtoa_r+0x580>)
 80061bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061c0:	ed93 7b00 	vldr	d7, [r3]
 80061c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	ed8d 7b00 	vstr	d7, [sp]
 80061cc:	f280 80e5 	bge.w	800639a <_dtoa_r+0x632>
 80061d0:	9b03      	ldr	r3, [sp, #12]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	f300 80e1 	bgt.w	800639a <_dtoa_r+0x632>
 80061d8:	d10c      	bne.n	80061f4 <_dtoa_r+0x48c>
 80061da:	4b48      	ldr	r3, [pc, #288]	@ (80062fc <_dtoa_r+0x594>)
 80061dc:	2200      	movs	r2, #0
 80061de:	ec51 0b17 	vmov	r0, r1, d7
 80061e2:	f7fa fa09 	bl	80005f8 <__aeabi_dmul>
 80061e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061ea:	f7fa fc8b 	bl	8000b04 <__aeabi_dcmpge>
 80061ee:	2800      	cmp	r0, #0
 80061f0:	f000 8266 	beq.w	80066c0 <_dtoa_r+0x958>
 80061f4:	2400      	movs	r4, #0
 80061f6:	4625      	mov	r5, r4
 80061f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80061fa:	4656      	mov	r6, sl
 80061fc:	ea6f 0803 	mvn.w	r8, r3
 8006200:	2700      	movs	r7, #0
 8006202:	4621      	mov	r1, r4
 8006204:	4648      	mov	r0, r9
 8006206:	f000 fcbf 	bl	8006b88 <_Bfree>
 800620a:	2d00      	cmp	r5, #0
 800620c:	f000 80bd 	beq.w	800638a <_dtoa_r+0x622>
 8006210:	b12f      	cbz	r7, 800621e <_dtoa_r+0x4b6>
 8006212:	42af      	cmp	r7, r5
 8006214:	d003      	beq.n	800621e <_dtoa_r+0x4b6>
 8006216:	4639      	mov	r1, r7
 8006218:	4648      	mov	r0, r9
 800621a:	f000 fcb5 	bl	8006b88 <_Bfree>
 800621e:	4629      	mov	r1, r5
 8006220:	4648      	mov	r0, r9
 8006222:	f000 fcb1 	bl	8006b88 <_Bfree>
 8006226:	e0b0      	b.n	800638a <_dtoa_r+0x622>
 8006228:	07e2      	lsls	r2, r4, #31
 800622a:	d505      	bpl.n	8006238 <_dtoa_r+0x4d0>
 800622c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006230:	f7fa f9e2 	bl	80005f8 <__aeabi_dmul>
 8006234:	3601      	adds	r6, #1
 8006236:	2301      	movs	r3, #1
 8006238:	1064      	asrs	r4, r4, #1
 800623a:	3508      	adds	r5, #8
 800623c:	e762      	b.n	8006104 <_dtoa_r+0x39c>
 800623e:	2602      	movs	r6, #2
 8006240:	e765      	b.n	800610e <_dtoa_r+0x3a6>
 8006242:	9c03      	ldr	r4, [sp, #12]
 8006244:	46b8      	mov	r8, r7
 8006246:	e784      	b.n	8006152 <_dtoa_r+0x3ea>
 8006248:	4b27      	ldr	r3, [pc, #156]	@ (80062e8 <_dtoa_r+0x580>)
 800624a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800624c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006250:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006254:	4454      	add	r4, sl
 8006256:	2900      	cmp	r1, #0
 8006258:	d054      	beq.n	8006304 <_dtoa_r+0x59c>
 800625a:	4929      	ldr	r1, [pc, #164]	@ (8006300 <_dtoa_r+0x598>)
 800625c:	2000      	movs	r0, #0
 800625e:	f7fa faf5 	bl	800084c <__aeabi_ddiv>
 8006262:	4633      	mov	r3, r6
 8006264:	462a      	mov	r2, r5
 8006266:	f7fa f80f 	bl	8000288 <__aeabi_dsub>
 800626a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800626e:	4656      	mov	r6, sl
 8006270:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006274:	f7fa fc70 	bl	8000b58 <__aeabi_d2iz>
 8006278:	4605      	mov	r5, r0
 800627a:	f7fa f953 	bl	8000524 <__aeabi_i2d>
 800627e:	4602      	mov	r2, r0
 8006280:	460b      	mov	r3, r1
 8006282:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006286:	f7f9 ffff 	bl	8000288 <__aeabi_dsub>
 800628a:	3530      	adds	r5, #48	@ 0x30
 800628c:	4602      	mov	r2, r0
 800628e:	460b      	mov	r3, r1
 8006290:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006294:	f806 5b01 	strb.w	r5, [r6], #1
 8006298:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800629c:	f7fa fc1e 	bl	8000adc <__aeabi_dcmplt>
 80062a0:	2800      	cmp	r0, #0
 80062a2:	d172      	bne.n	800638a <_dtoa_r+0x622>
 80062a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062a8:	4911      	ldr	r1, [pc, #68]	@ (80062f0 <_dtoa_r+0x588>)
 80062aa:	2000      	movs	r0, #0
 80062ac:	f7f9 ffec 	bl	8000288 <__aeabi_dsub>
 80062b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80062b4:	f7fa fc12 	bl	8000adc <__aeabi_dcmplt>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	f040 80b4 	bne.w	8006426 <_dtoa_r+0x6be>
 80062be:	42a6      	cmp	r6, r4
 80062c0:	f43f af70 	beq.w	80061a4 <_dtoa_r+0x43c>
 80062c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80062c8:	4b0a      	ldr	r3, [pc, #40]	@ (80062f4 <_dtoa_r+0x58c>)
 80062ca:	2200      	movs	r2, #0
 80062cc:	f7fa f994 	bl	80005f8 <__aeabi_dmul>
 80062d0:	4b08      	ldr	r3, [pc, #32]	@ (80062f4 <_dtoa_r+0x58c>)
 80062d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80062d6:	2200      	movs	r2, #0
 80062d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062dc:	f7fa f98c 	bl	80005f8 <__aeabi_dmul>
 80062e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062e4:	e7c4      	b.n	8006270 <_dtoa_r+0x508>
 80062e6:	bf00      	nop
 80062e8:	08007f00 	.word	0x08007f00
 80062ec:	08007ed8 	.word	0x08007ed8
 80062f0:	3ff00000 	.word	0x3ff00000
 80062f4:	40240000 	.word	0x40240000
 80062f8:	401c0000 	.word	0x401c0000
 80062fc:	40140000 	.word	0x40140000
 8006300:	3fe00000 	.word	0x3fe00000
 8006304:	4631      	mov	r1, r6
 8006306:	4628      	mov	r0, r5
 8006308:	f7fa f976 	bl	80005f8 <__aeabi_dmul>
 800630c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006310:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006312:	4656      	mov	r6, sl
 8006314:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006318:	f7fa fc1e 	bl	8000b58 <__aeabi_d2iz>
 800631c:	4605      	mov	r5, r0
 800631e:	f7fa f901 	bl	8000524 <__aeabi_i2d>
 8006322:	4602      	mov	r2, r0
 8006324:	460b      	mov	r3, r1
 8006326:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800632a:	f7f9 ffad 	bl	8000288 <__aeabi_dsub>
 800632e:	3530      	adds	r5, #48	@ 0x30
 8006330:	f806 5b01 	strb.w	r5, [r6], #1
 8006334:	4602      	mov	r2, r0
 8006336:	460b      	mov	r3, r1
 8006338:	42a6      	cmp	r6, r4
 800633a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800633e:	f04f 0200 	mov.w	r2, #0
 8006342:	d124      	bne.n	800638e <_dtoa_r+0x626>
 8006344:	4baf      	ldr	r3, [pc, #700]	@ (8006604 <_dtoa_r+0x89c>)
 8006346:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800634a:	f7f9 ff9f 	bl	800028c <__adddf3>
 800634e:	4602      	mov	r2, r0
 8006350:	460b      	mov	r3, r1
 8006352:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006356:	f7fa fbdf 	bl	8000b18 <__aeabi_dcmpgt>
 800635a:	2800      	cmp	r0, #0
 800635c:	d163      	bne.n	8006426 <_dtoa_r+0x6be>
 800635e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006362:	49a8      	ldr	r1, [pc, #672]	@ (8006604 <_dtoa_r+0x89c>)
 8006364:	2000      	movs	r0, #0
 8006366:	f7f9 ff8f 	bl	8000288 <__aeabi_dsub>
 800636a:	4602      	mov	r2, r0
 800636c:	460b      	mov	r3, r1
 800636e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006372:	f7fa fbb3 	bl	8000adc <__aeabi_dcmplt>
 8006376:	2800      	cmp	r0, #0
 8006378:	f43f af14 	beq.w	80061a4 <_dtoa_r+0x43c>
 800637c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800637e:	1e73      	subs	r3, r6, #1
 8006380:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006382:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006386:	2b30      	cmp	r3, #48	@ 0x30
 8006388:	d0f8      	beq.n	800637c <_dtoa_r+0x614>
 800638a:	4647      	mov	r7, r8
 800638c:	e03b      	b.n	8006406 <_dtoa_r+0x69e>
 800638e:	4b9e      	ldr	r3, [pc, #632]	@ (8006608 <_dtoa_r+0x8a0>)
 8006390:	f7fa f932 	bl	80005f8 <__aeabi_dmul>
 8006394:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006398:	e7bc      	b.n	8006314 <_dtoa_r+0x5ac>
 800639a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800639e:	4656      	mov	r6, sl
 80063a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80063a4:	4620      	mov	r0, r4
 80063a6:	4629      	mov	r1, r5
 80063a8:	f7fa fa50 	bl	800084c <__aeabi_ddiv>
 80063ac:	f7fa fbd4 	bl	8000b58 <__aeabi_d2iz>
 80063b0:	4680      	mov	r8, r0
 80063b2:	f7fa f8b7 	bl	8000524 <__aeabi_i2d>
 80063b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80063ba:	f7fa f91d 	bl	80005f8 <__aeabi_dmul>
 80063be:	4602      	mov	r2, r0
 80063c0:	460b      	mov	r3, r1
 80063c2:	4620      	mov	r0, r4
 80063c4:	4629      	mov	r1, r5
 80063c6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80063ca:	f7f9 ff5d 	bl	8000288 <__aeabi_dsub>
 80063ce:	f806 4b01 	strb.w	r4, [r6], #1
 80063d2:	9d03      	ldr	r5, [sp, #12]
 80063d4:	eba6 040a 	sub.w	r4, r6, sl
 80063d8:	42a5      	cmp	r5, r4
 80063da:	4602      	mov	r2, r0
 80063dc:	460b      	mov	r3, r1
 80063de:	d133      	bne.n	8006448 <_dtoa_r+0x6e0>
 80063e0:	f7f9 ff54 	bl	800028c <__adddf3>
 80063e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80063e8:	4604      	mov	r4, r0
 80063ea:	460d      	mov	r5, r1
 80063ec:	f7fa fb94 	bl	8000b18 <__aeabi_dcmpgt>
 80063f0:	b9c0      	cbnz	r0, 8006424 <_dtoa_r+0x6bc>
 80063f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80063f6:	4620      	mov	r0, r4
 80063f8:	4629      	mov	r1, r5
 80063fa:	f7fa fb65 	bl	8000ac8 <__aeabi_dcmpeq>
 80063fe:	b110      	cbz	r0, 8006406 <_dtoa_r+0x69e>
 8006400:	f018 0f01 	tst.w	r8, #1
 8006404:	d10e      	bne.n	8006424 <_dtoa_r+0x6bc>
 8006406:	9902      	ldr	r1, [sp, #8]
 8006408:	4648      	mov	r0, r9
 800640a:	f000 fbbd 	bl	8006b88 <_Bfree>
 800640e:	2300      	movs	r3, #0
 8006410:	7033      	strb	r3, [r6, #0]
 8006412:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006414:	3701      	adds	r7, #1
 8006416:	601f      	str	r7, [r3, #0]
 8006418:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800641a:	2b00      	cmp	r3, #0
 800641c:	f000 824b 	beq.w	80068b6 <_dtoa_r+0xb4e>
 8006420:	601e      	str	r6, [r3, #0]
 8006422:	e248      	b.n	80068b6 <_dtoa_r+0xb4e>
 8006424:	46b8      	mov	r8, r7
 8006426:	4633      	mov	r3, r6
 8006428:	461e      	mov	r6, r3
 800642a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800642e:	2a39      	cmp	r2, #57	@ 0x39
 8006430:	d106      	bne.n	8006440 <_dtoa_r+0x6d8>
 8006432:	459a      	cmp	sl, r3
 8006434:	d1f8      	bne.n	8006428 <_dtoa_r+0x6c0>
 8006436:	2230      	movs	r2, #48	@ 0x30
 8006438:	f108 0801 	add.w	r8, r8, #1
 800643c:	f88a 2000 	strb.w	r2, [sl]
 8006440:	781a      	ldrb	r2, [r3, #0]
 8006442:	3201      	adds	r2, #1
 8006444:	701a      	strb	r2, [r3, #0]
 8006446:	e7a0      	b.n	800638a <_dtoa_r+0x622>
 8006448:	4b6f      	ldr	r3, [pc, #444]	@ (8006608 <_dtoa_r+0x8a0>)
 800644a:	2200      	movs	r2, #0
 800644c:	f7fa f8d4 	bl	80005f8 <__aeabi_dmul>
 8006450:	2200      	movs	r2, #0
 8006452:	2300      	movs	r3, #0
 8006454:	4604      	mov	r4, r0
 8006456:	460d      	mov	r5, r1
 8006458:	f7fa fb36 	bl	8000ac8 <__aeabi_dcmpeq>
 800645c:	2800      	cmp	r0, #0
 800645e:	d09f      	beq.n	80063a0 <_dtoa_r+0x638>
 8006460:	e7d1      	b.n	8006406 <_dtoa_r+0x69e>
 8006462:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006464:	2a00      	cmp	r2, #0
 8006466:	f000 80ea 	beq.w	800663e <_dtoa_r+0x8d6>
 800646a:	9a07      	ldr	r2, [sp, #28]
 800646c:	2a01      	cmp	r2, #1
 800646e:	f300 80cd 	bgt.w	800660c <_dtoa_r+0x8a4>
 8006472:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006474:	2a00      	cmp	r2, #0
 8006476:	f000 80c1 	beq.w	80065fc <_dtoa_r+0x894>
 800647a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800647e:	9c08      	ldr	r4, [sp, #32]
 8006480:	9e00      	ldr	r6, [sp, #0]
 8006482:	9a00      	ldr	r2, [sp, #0]
 8006484:	441a      	add	r2, r3
 8006486:	9200      	str	r2, [sp, #0]
 8006488:	9a06      	ldr	r2, [sp, #24]
 800648a:	2101      	movs	r1, #1
 800648c:	441a      	add	r2, r3
 800648e:	4648      	mov	r0, r9
 8006490:	9206      	str	r2, [sp, #24]
 8006492:	f000 fc2d 	bl	8006cf0 <__i2b>
 8006496:	4605      	mov	r5, r0
 8006498:	b166      	cbz	r6, 80064b4 <_dtoa_r+0x74c>
 800649a:	9b06      	ldr	r3, [sp, #24]
 800649c:	2b00      	cmp	r3, #0
 800649e:	dd09      	ble.n	80064b4 <_dtoa_r+0x74c>
 80064a0:	42b3      	cmp	r3, r6
 80064a2:	9a00      	ldr	r2, [sp, #0]
 80064a4:	bfa8      	it	ge
 80064a6:	4633      	movge	r3, r6
 80064a8:	1ad2      	subs	r2, r2, r3
 80064aa:	9200      	str	r2, [sp, #0]
 80064ac:	9a06      	ldr	r2, [sp, #24]
 80064ae:	1af6      	subs	r6, r6, r3
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	9306      	str	r3, [sp, #24]
 80064b4:	9b08      	ldr	r3, [sp, #32]
 80064b6:	b30b      	cbz	r3, 80064fc <_dtoa_r+0x794>
 80064b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 80c6 	beq.w	800664c <_dtoa_r+0x8e4>
 80064c0:	2c00      	cmp	r4, #0
 80064c2:	f000 80c0 	beq.w	8006646 <_dtoa_r+0x8de>
 80064c6:	4629      	mov	r1, r5
 80064c8:	4622      	mov	r2, r4
 80064ca:	4648      	mov	r0, r9
 80064cc:	f000 fcc8 	bl	8006e60 <__pow5mult>
 80064d0:	9a02      	ldr	r2, [sp, #8]
 80064d2:	4601      	mov	r1, r0
 80064d4:	4605      	mov	r5, r0
 80064d6:	4648      	mov	r0, r9
 80064d8:	f000 fc20 	bl	8006d1c <__multiply>
 80064dc:	9902      	ldr	r1, [sp, #8]
 80064de:	4680      	mov	r8, r0
 80064e0:	4648      	mov	r0, r9
 80064e2:	f000 fb51 	bl	8006b88 <_Bfree>
 80064e6:	9b08      	ldr	r3, [sp, #32]
 80064e8:	1b1b      	subs	r3, r3, r4
 80064ea:	9308      	str	r3, [sp, #32]
 80064ec:	f000 80b1 	beq.w	8006652 <_dtoa_r+0x8ea>
 80064f0:	9a08      	ldr	r2, [sp, #32]
 80064f2:	4641      	mov	r1, r8
 80064f4:	4648      	mov	r0, r9
 80064f6:	f000 fcb3 	bl	8006e60 <__pow5mult>
 80064fa:	9002      	str	r0, [sp, #8]
 80064fc:	2101      	movs	r1, #1
 80064fe:	4648      	mov	r0, r9
 8006500:	f000 fbf6 	bl	8006cf0 <__i2b>
 8006504:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006506:	4604      	mov	r4, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	f000 81d8 	beq.w	80068be <_dtoa_r+0xb56>
 800650e:	461a      	mov	r2, r3
 8006510:	4601      	mov	r1, r0
 8006512:	4648      	mov	r0, r9
 8006514:	f000 fca4 	bl	8006e60 <__pow5mult>
 8006518:	9b07      	ldr	r3, [sp, #28]
 800651a:	2b01      	cmp	r3, #1
 800651c:	4604      	mov	r4, r0
 800651e:	f300 809f 	bgt.w	8006660 <_dtoa_r+0x8f8>
 8006522:	9b04      	ldr	r3, [sp, #16]
 8006524:	2b00      	cmp	r3, #0
 8006526:	f040 8097 	bne.w	8006658 <_dtoa_r+0x8f0>
 800652a:	9b05      	ldr	r3, [sp, #20]
 800652c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006530:	2b00      	cmp	r3, #0
 8006532:	f040 8093 	bne.w	800665c <_dtoa_r+0x8f4>
 8006536:	9b05      	ldr	r3, [sp, #20]
 8006538:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800653c:	0d1b      	lsrs	r3, r3, #20
 800653e:	051b      	lsls	r3, r3, #20
 8006540:	b133      	cbz	r3, 8006550 <_dtoa_r+0x7e8>
 8006542:	9b00      	ldr	r3, [sp, #0]
 8006544:	3301      	adds	r3, #1
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	9b06      	ldr	r3, [sp, #24]
 800654a:	3301      	adds	r3, #1
 800654c:	9306      	str	r3, [sp, #24]
 800654e:	2301      	movs	r3, #1
 8006550:	9308      	str	r3, [sp, #32]
 8006552:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006554:	2b00      	cmp	r3, #0
 8006556:	f000 81b8 	beq.w	80068ca <_dtoa_r+0xb62>
 800655a:	6923      	ldr	r3, [r4, #16]
 800655c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006560:	6918      	ldr	r0, [r3, #16]
 8006562:	f000 fb79 	bl	8006c58 <__hi0bits>
 8006566:	f1c0 0020 	rsb	r0, r0, #32
 800656a:	9b06      	ldr	r3, [sp, #24]
 800656c:	4418      	add	r0, r3
 800656e:	f010 001f 	ands.w	r0, r0, #31
 8006572:	f000 8082 	beq.w	800667a <_dtoa_r+0x912>
 8006576:	f1c0 0320 	rsb	r3, r0, #32
 800657a:	2b04      	cmp	r3, #4
 800657c:	dd73      	ble.n	8006666 <_dtoa_r+0x8fe>
 800657e:	9b00      	ldr	r3, [sp, #0]
 8006580:	f1c0 001c 	rsb	r0, r0, #28
 8006584:	4403      	add	r3, r0
 8006586:	9300      	str	r3, [sp, #0]
 8006588:	9b06      	ldr	r3, [sp, #24]
 800658a:	4403      	add	r3, r0
 800658c:	4406      	add	r6, r0
 800658e:	9306      	str	r3, [sp, #24]
 8006590:	9b00      	ldr	r3, [sp, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	dd05      	ble.n	80065a2 <_dtoa_r+0x83a>
 8006596:	9902      	ldr	r1, [sp, #8]
 8006598:	461a      	mov	r2, r3
 800659a:	4648      	mov	r0, r9
 800659c:	f000 fcba 	bl	8006f14 <__lshift>
 80065a0:	9002      	str	r0, [sp, #8]
 80065a2:	9b06      	ldr	r3, [sp, #24]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	dd05      	ble.n	80065b4 <_dtoa_r+0x84c>
 80065a8:	4621      	mov	r1, r4
 80065aa:	461a      	mov	r2, r3
 80065ac:	4648      	mov	r0, r9
 80065ae:	f000 fcb1 	bl	8006f14 <__lshift>
 80065b2:	4604      	mov	r4, r0
 80065b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d061      	beq.n	800667e <_dtoa_r+0x916>
 80065ba:	9802      	ldr	r0, [sp, #8]
 80065bc:	4621      	mov	r1, r4
 80065be:	f000 fd15 	bl	8006fec <__mcmp>
 80065c2:	2800      	cmp	r0, #0
 80065c4:	da5b      	bge.n	800667e <_dtoa_r+0x916>
 80065c6:	2300      	movs	r3, #0
 80065c8:	9902      	ldr	r1, [sp, #8]
 80065ca:	220a      	movs	r2, #10
 80065cc:	4648      	mov	r0, r9
 80065ce:	f000 fafd 	bl	8006bcc <__multadd>
 80065d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065d4:	9002      	str	r0, [sp, #8]
 80065d6:	f107 38ff 	add.w	r8, r7, #4294967295
 80065da:	2b00      	cmp	r3, #0
 80065dc:	f000 8177 	beq.w	80068ce <_dtoa_r+0xb66>
 80065e0:	4629      	mov	r1, r5
 80065e2:	2300      	movs	r3, #0
 80065e4:	220a      	movs	r2, #10
 80065e6:	4648      	mov	r0, r9
 80065e8:	f000 faf0 	bl	8006bcc <__multadd>
 80065ec:	f1bb 0f00 	cmp.w	fp, #0
 80065f0:	4605      	mov	r5, r0
 80065f2:	dc6f      	bgt.n	80066d4 <_dtoa_r+0x96c>
 80065f4:	9b07      	ldr	r3, [sp, #28]
 80065f6:	2b02      	cmp	r3, #2
 80065f8:	dc49      	bgt.n	800668e <_dtoa_r+0x926>
 80065fa:	e06b      	b.n	80066d4 <_dtoa_r+0x96c>
 80065fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006602:	e73c      	b.n	800647e <_dtoa_r+0x716>
 8006604:	3fe00000 	.word	0x3fe00000
 8006608:	40240000 	.word	0x40240000
 800660c:	9b03      	ldr	r3, [sp, #12]
 800660e:	1e5c      	subs	r4, r3, #1
 8006610:	9b08      	ldr	r3, [sp, #32]
 8006612:	42a3      	cmp	r3, r4
 8006614:	db09      	blt.n	800662a <_dtoa_r+0x8c2>
 8006616:	1b1c      	subs	r4, r3, r4
 8006618:	9b03      	ldr	r3, [sp, #12]
 800661a:	2b00      	cmp	r3, #0
 800661c:	f6bf af30 	bge.w	8006480 <_dtoa_r+0x718>
 8006620:	9b00      	ldr	r3, [sp, #0]
 8006622:	9a03      	ldr	r2, [sp, #12]
 8006624:	1a9e      	subs	r6, r3, r2
 8006626:	2300      	movs	r3, #0
 8006628:	e72b      	b.n	8006482 <_dtoa_r+0x71a>
 800662a:	9b08      	ldr	r3, [sp, #32]
 800662c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800662e:	9408      	str	r4, [sp, #32]
 8006630:	1ae3      	subs	r3, r4, r3
 8006632:	441a      	add	r2, r3
 8006634:	9e00      	ldr	r6, [sp, #0]
 8006636:	9b03      	ldr	r3, [sp, #12]
 8006638:	920d      	str	r2, [sp, #52]	@ 0x34
 800663a:	2400      	movs	r4, #0
 800663c:	e721      	b.n	8006482 <_dtoa_r+0x71a>
 800663e:	9c08      	ldr	r4, [sp, #32]
 8006640:	9e00      	ldr	r6, [sp, #0]
 8006642:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006644:	e728      	b.n	8006498 <_dtoa_r+0x730>
 8006646:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800664a:	e751      	b.n	80064f0 <_dtoa_r+0x788>
 800664c:	9a08      	ldr	r2, [sp, #32]
 800664e:	9902      	ldr	r1, [sp, #8]
 8006650:	e750      	b.n	80064f4 <_dtoa_r+0x78c>
 8006652:	f8cd 8008 	str.w	r8, [sp, #8]
 8006656:	e751      	b.n	80064fc <_dtoa_r+0x794>
 8006658:	2300      	movs	r3, #0
 800665a:	e779      	b.n	8006550 <_dtoa_r+0x7e8>
 800665c:	9b04      	ldr	r3, [sp, #16]
 800665e:	e777      	b.n	8006550 <_dtoa_r+0x7e8>
 8006660:	2300      	movs	r3, #0
 8006662:	9308      	str	r3, [sp, #32]
 8006664:	e779      	b.n	800655a <_dtoa_r+0x7f2>
 8006666:	d093      	beq.n	8006590 <_dtoa_r+0x828>
 8006668:	9a00      	ldr	r2, [sp, #0]
 800666a:	331c      	adds	r3, #28
 800666c:	441a      	add	r2, r3
 800666e:	9200      	str	r2, [sp, #0]
 8006670:	9a06      	ldr	r2, [sp, #24]
 8006672:	441a      	add	r2, r3
 8006674:	441e      	add	r6, r3
 8006676:	9206      	str	r2, [sp, #24]
 8006678:	e78a      	b.n	8006590 <_dtoa_r+0x828>
 800667a:	4603      	mov	r3, r0
 800667c:	e7f4      	b.n	8006668 <_dtoa_r+0x900>
 800667e:	9b03      	ldr	r3, [sp, #12]
 8006680:	2b00      	cmp	r3, #0
 8006682:	46b8      	mov	r8, r7
 8006684:	dc20      	bgt.n	80066c8 <_dtoa_r+0x960>
 8006686:	469b      	mov	fp, r3
 8006688:	9b07      	ldr	r3, [sp, #28]
 800668a:	2b02      	cmp	r3, #2
 800668c:	dd1e      	ble.n	80066cc <_dtoa_r+0x964>
 800668e:	f1bb 0f00 	cmp.w	fp, #0
 8006692:	f47f adb1 	bne.w	80061f8 <_dtoa_r+0x490>
 8006696:	4621      	mov	r1, r4
 8006698:	465b      	mov	r3, fp
 800669a:	2205      	movs	r2, #5
 800669c:	4648      	mov	r0, r9
 800669e:	f000 fa95 	bl	8006bcc <__multadd>
 80066a2:	4601      	mov	r1, r0
 80066a4:	4604      	mov	r4, r0
 80066a6:	9802      	ldr	r0, [sp, #8]
 80066a8:	f000 fca0 	bl	8006fec <__mcmp>
 80066ac:	2800      	cmp	r0, #0
 80066ae:	f77f ada3 	ble.w	80061f8 <_dtoa_r+0x490>
 80066b2:	4656      	mov	r6, sl
 80066b4:	2331      	movs	r3, #49	@ 0x31
 80066b6:	f806 3b01 	strb.w	r3, [r6], #1
 80066ba:	f108 0801 	add.w	r8, r8, #1
 80066be:	e59f      	b.n	8006200 <_dtoa_r+0x498>
 80066c0:	9c03      	ldr	r4, [sp, #12]
 80066c2:	46b8      	mov	r8, r7
 80066c4:	4625      	mov	r5, r4
 80066c6:	e7f4      	b.n	80066b2 <_dtoa_r+0x94a>
 80066c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80066cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f000 8101 	beq.w	80068d6 <_dtoa_r+0xb6e>
 80066d4:	2e00      	cmp	r6, #0
 80066d6:	dd05      	ble.n	80066e4 <_dtoa_r+0x97c>
 80066d8:	4629      	mov	r1, r5
 80066da:	4632      	mov	r2, r6
 80066dc:	4648      	mov	r0, r9
 80066de:	f000 fc19 	bl	8006f14 <__lshift>
 80066e2:	4605      	mov	r5, r0
 80066e4:	9b08      	ldr	r3, [sp, #32]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d05c      	beq.n	80067a4 <_dtoa_r+0xa3c>
 80066ea:	6869      	ldr	r1, [r5, #4]
 80066ec:	4648      	mov	r0, r9
 80066ee:	f000 fa0b 	bl	8006b08 <_Balloc>
 80066f2:	4606      	mov	r6, r0
 80066f4:	b928      	cbnz	r0, 8006702 <_dtoa_r+0x99a>
 80066f6:	4b82      	ldr	r3, [pc, #520]	@ (8006900 <_dtoa_r+0xb98>)
 80066f8:	4602      	mov	r2, r0
 80066fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80066fe:	f7ff bb4a 	b.w	8005d96 <_dtoa_r+0x2e>
 8006702:	692a      	ldr	r2, [r5, #16]
 8006704:	3202      	adds	r2, #2
 8006706:	0092      	lsls	r2, r2, #2
 8006708:	f105 010c 	add.w	r1, r5, #12
 800670c:	300c      	adds	r0, #12
 800670e:	f000 ffa3 	bl	8007658 <memcpy>
 8006712:	2201      	movs	r2, #1
 8006714:	4631      	mov	r1, r6
 8006716:	4648      	mov	r0, r9
 8006718:	f000 fbfc 	bl	8006f14 <__lshift>
 800671c:	f10a 0301 	add.w	r3, sl, #1
 8006720:	9300      	str	r3, [sp, #0]
 8006722:	eb0a 030b 	add.w	r3, sl, fp
 8006726:	9308      	str	r3, [sp, #32]
 8006728:	9b04      	ldr	r3, [sp, #16]
 800672a:	f003 0301 	and.w	r3, r3, #1
 800672e:	462f      	mov	r7, r5
 8006730:	9306      	str	r3, [sp, #24]
 8006732:	4605      	mov	r5, r0
 8006734:	9b00      	ldr	r3, [sp, #0]
 8006736:	9802      	ldr	r0, [sp, #8]
 8006738:	4621      	mov	r1, r4
 800673a:	f103 3bff 	add.w	fp, r3, #4294967295
 800673e:	f7ff fa88 	bl	8005c52 <quorem>
 8006742:	4603      	mov	r3, r0
 8006744:	3330      	adds	r3, #48	@ 0x30
 8006746:	9003      	str	r0, [sp, #12]
 8006748:	4639      	mov	r1, r7
 800674a:	9802      	ldr	r0, [sp, #8]
 800674c:	9309      	str	r3, [sp, #36]	@ 0x24
 800674e:	f000 fc4d 	bl	8006fec <__mcmp>
 8006752:	462a      	mov	r2, r5
 8006754:	9004      	str	r0, [sp, #16]
 8006756:	4621      	mov	r1, r4
 8006758:	4648      	mov	r0, r9
 800675a:	f000 fc63 	bl	8007024 <__mdiff>
 800675e:	68c2      	ldr	r2, [r0, #12]
 8006760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006762:	4606      	mov	r6, r0
 8006764:	bb02      	cbnz	r2, 80067a8 <_dtoa_r+0xa40>
 8006766:	4601      	mov	r1, r0
 8006768:	9802      	ldr	r0, [sp, #8]
 800676a:	f000 fc3f 	bl	8006fec <__mcmp>
 800676e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006770:	4602      	mov	r2, r0
 8006772:	4631      	mov	r1, r6
 8006774:	4648      	mov	r0, r9
 8006776:	920c      	str	r2, [sp, #48]	@ 0x30
 8006778:	9309      	str	r3, [sp, #36]	@ 0x24
 800677a:	f000 fa05 	bl	8006b88 <_Bfree>
 800677e:	9b07      	ldr	r3, [sp, #28]
 8006780:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006782:	9e00      	ldr	r6, [sp, #0]
 8006784:	ea42 0103 	orr.w	r1, r2, r3
 8006788:	9b06      	ldr	r3, [sp, #24]
 800678a:	4319      	orrs	r1, r3
 800678c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800678e:	d10d      	bne.n	80067ac <_dtoa_r+0xa44>
 8006790:	2b39      	cmp	r3, #57	@ 0x39
 8006792:	d027      	beq.n	80067e4 <_dtoa_r+0xa7c>
 8006794:	9a04      	ldr	r2, [sp, #16]
 8006796:	2a00      	cmp	r2, #0
 8006798:	dd01      	ble.n	800679e <_dtoa_r+0xa36>
 800679a:	9b03      	ldr	r3, [sp, #12]
 800679c:	3331      	adds	r3, #49	@ 0x31
 800679e:	f88b 3000 	strb.w	r3, [fp]
 80067a2:	e52e      	b.n	8006202 <_dtoa_r+0x49a>
 80067a4:	4628      	mov	r0, r5
 80067a6:	e7b9      	b.n	800671c <_dtoa_r+0x9b4>
 80067a8:	2201      	movs	r2, #1
 80067aa:	e7e2      	b.n	8006772 <_dtoa_r+0xa0a>
 80067ac:	9904      	ldr	r1, [sp, #16]
 80067ae:	2900      	cmp	r1, #0
 80067b0:	db04      	blt.n	80067bc <_dtoa_r+0xa54>
 80067b2:	9807      	ldr	r0, [sp, #28]
 80067b4:	4301      	orrs	r1, r0
 80067b6:	9806      	ldr	r0, [sp, #24]
 80067b8:	4301      	orrs	r1, r0
 80067ba:	d120      	bne.n	80067fe <_dtoa_r+0xa96>
 80067bc:	2a00      	cmp	r2, #0
 80067be:	ddee      	ble.n	800679e <_dtoa_r+0xa36>
 80067c0:	9902      	ldr	r1, [sp, #8]
 80067c2:	9300      	str	r3, [sp, #0]
 80067c4:	2201      	movs	r2, #1
 80067c6:	4648      	mov	r0, r9
 80067c8:	f000 fba4 	bl	8006f14 <__lshift>
 80067cc:	4621      	mov	r1, r4
 80067ce:	9002      	str	r0, [sp, #8]
 80067d0:	f000 fc0c 	bl	8006fec <__mcmp>
 80067d4:	2800      	cmp	r0, #0
 80067d6:	9b00      	ldr	r3, [sp, #0]
 80067d8:	dc02      	bgt.n	80067e0 <_dtoa_r+0xa78>
 80067da:	d1e0      	bne.n	800679e <_dtoa_r+0xa36>
 80067dc:	07da      	lsls	r2, r3, #31
 80067de:	d5de      	bpl.n	800679e <_dtoa_r+0xa36>
 80067e0:	2b39      	cmp	r3, #57	@ 0x39
 80067e2:	d1da      	bne.n	800679a <_dtoa_r+0xa32>
 80067e4:	2339      	movs	r3, #57	@ 0x39
 80067e6:	f88b 3000 	strb.w	r3, [fp]
 80067ea:	4633      	mov	r3, r6
 80067ec:	461e      	mov	r6, r3
 80067ee:	3b01      	subs	r3, #1
 80067f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80067f4:	2a39      	cmp	r2, #57	@ 0x39
 80067f6:	d04e      	beq.n	8006896 <_dtoa_r+0xb2e>
 80067f8:	3201      	adds	r2, #1
 80067fa:	701a      	strb	r2, [r3, #0]
 80067fc:	e501      	b.n	8006202 <_dtoa_r+0x49a>
 80067fe:	2a00      	cmp	r2, #0
 8006800:	dd03      	ble.n	800680a <_dtoa_r+0xaa2>
 8006802:	2b39      	cmp	r3, #57	@ 0x39
 8006804:	d0ee      	beq.n	80067e4 <_dtoa_r+0xa7c>
 8006806:	3301      	adds	r3, #1
 8006808:	e7c9      	b.n	800679e <_dtoa_r+0xa36>
 800680a:	9a00      	ldr	r2, [sp, #0]
 800680c:	9908      	ldr	r1, [sp, #32]
 800680e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006812:	428a      	cmp	r2, r1
 8006814:	d028      	beq.n	8006868 <_dtoa_r+0xb00>
 8006816:	9902      	ldr	r1, [sp, #8]
 8006818:	2300      	movs	r3, #0
 800681a:	220a      	movs	r2, #10
 800681c:	4648      	mov	r0, r9
 800681e:	f000 f9d5 	bl	8006bcc <__multadd>
 8006822:	42af      	cmp	r7, r5
 8006824:	9002      	str	r0, [sp, #8]
 8006826:	f04f 0300 	mov.w	r3, #0
 800682a:	f04f 020a 	mov.w	r2, #10
 800682e:	4639      	mov	r1, r7
 8006830:	4648      	mov	r0, r9
 8006832:	d107      	bne.n	8006844 <_dtoa_r+0xadc>
 8006834:	f000 f9ca 	bl	8006bcc <__multadd>
 8006838:	4607      	mov	r7, r0
 800683a:	4605      	mov	r5, r0
 800683c:	9b00      	ldr	r3, [sp, #0]
 800683e:	3301      	adds	r3, #1
 8006840:	9300      	str	r3, [sp, #0]
 8006842:	e777      	b.n	8006734 <_dtoa_r+0x9cc>
 8006844:	f000 f9c2 	bl	8006bcc <__multadd>
 8006848:	4629      	mov	r1, r5
 800684a:	4607      	mov	r7, r0
 800684c:	2300      	movs	r3, #0
 800684e:	220a      	movs	r2, #10
 8006850:	4648      	mov	r0, r9
 8006852:	f000 f9bb 	bl	8006bcc <__multadd>
 8006856:	4605      	mov	r5, r0
 8006858:	e7f0      	b.n	800683c <_dtoa_r+0xad4>
 800685a:	f1bb 0f00 	cmp.w	fp, #0
 800685e:	bfcc      	ite	gt
 8006860:	465e      	movgt	r6, fp
 8006862:	2601      	movle	r6, #1
 8006864:	4456      	add	r6, sl
 8006866:	2700      	movs	r7, #0
 8006868:	9902      	ldr	r1, [sp, #8]
 800686a:	9300      	str	r3, [sp, #0]
 800686c:	2201      	movs	r2, #1
 800686e:	4648      	mov	r0, r9
 8006870:	f000 fb50 	bl	8006f14 <__lshift>
 8006874:	4621      	mov	r1, r4
 8006876:	9002      	str	r0, [sp, #8]
 8006878:	f000 fbb8 	bl	8006fec <__mcmp>
 800687c:	2800      	cmp	r0, #0
 800687e:	dcb4      	bgt.n	80067ea <_dtoa_r+0xa82>
 8006880:	d102      	bne.n	8006888 <_dtoa_r+0xb20>
 8006882:	9b00      	ldr	r3, [sp, #0]
 8006884:	07db      	lsls	r3, r3, #31
 8006886:	d4b0      	bmi.n	80067ea <_dtoa_r+0xa82>
 8006888:	4633      	mov	r3, r6
 800688a:	461e      	mov	r6, r3
 800688c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006890:	2a30      	cmp	r2, #48	@ 0x30
 8006892:	d0fa      	beq.n	800688a <_dtoa_r+0xb22>
 8006894:	e4b5      	b.n	8006202 <_dtoa_r+0x49a>
 8006896:	459a      	cmp	sl, r3
 8006898:	d1a8      	bne.n	80067ec <_dtoa_r+0xa84>
 800689a:	2331      	movs	r3, #49	@ 0x31
 800689c:	f108 0801 	add.w	r8, r8, #1
 80068a0:	f88a 3000 	strb.w	r3, [sl]
 80068a4:	e4ad      	b.n	8006202 <_dtoa_r+0x49a>
 80068a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006904 <_dtoa_r+0xb9c>
 80068ac:	b11b      	cbz	r3, 80068b6 <_dtoa_r+0xb4e>
 80068ae:	f10a 0308 	add.w	r3, sl, #8
 80068b2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80068b4:	6013      	str	r3, [r2, #0]
 80068b6:	4650      	mov	r0, sl
 80068b8:	b017      	add	sp, #92	@ 0x5c
 80068ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068be:	9b07      	ldr	r3, [sp, #28]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	f77f ae2e 	ble.w	8006522 <_dtoa_r+0x7ba>
 80068c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068c8:	9308      	str	r3, [sp, #32]
 80068ca:	2001      	movs	r0, #1
 80068cc:	e64d      	b.n	800656a <_dtoa_r+0x802>
 80068ce:	f1bb 0f00 	cmp.w	fp, #0
 80068d2:	f77f aed9 	ble.w	8006688 <_dtoa_r+0x920>
 80068d6:	4656      	mov	r6, sl
 80068d8:	9802      	ldr	r0, [sp, #8]
 80068da:	4621      	mov	r1, r4
 80068dc:	f7ff f9b9 	bl	8005c52 <quorem>
 80068e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80068e4:	f806 3b01 	strb.w	r3, [r6], #1
 80068e8:	eba6 020a 	sub.w	r2, r6, sl
 80068ec:	4593      	cmp	fp, r2
 80068ee:	ddb4      	ble.n	800685a <_dtoa_r+0xaf2>
 80068f0:	9902      	ldr	r1, [sp, #8]
 80068f2:	2300      	movs	r3, #0
 80068f4:	220a      	movs	r2, #10
 80068f6:	4648      	mov	r0, r9
 80068f8:	f000 f968 	bl	8006bcc <__multadd>
 80068fc:	9002      	str	r0, [sp, #8]
 80068fe:	e7eb      	b.n	80068d8 <_dtoa_r+0xb70>
 8006900:	08007e08 	.word	0x08007e08
 8006904:	08007d8c 	.word	0x08007d8c

08006908 <_free_r>:
 8006908:	b538      	push	{r3, r4, r5, lr}
 800690a:	4605      	mov	r5, r0
 800690c:	2900      	cmp	r1, #0
 800690e:	d041      	beq.n	8006994 <_free_r+0x8c>
 8006910:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006914:	1f0c      	subs	r4, r1, #4
 8006916:	2b00      	cmp	r3, #0
 8006918:	bfb8      	it	lt
 800691a:	18e4      	addlt	r4, r4, r3
 800691c:	f000 f8e8 	bl	8006af0 <__malloc_lock>
 8006920:	4a1d      	ldr	r2, [pc, #116]	@ (8006998 <_free_r+0x90>)
 8006922:	6813      	ldr	r3, [r2, #0]
 8006924:	b933      	cbnz	r3, 8006934 <_free_r+0x2c>
 8006926:	6063      	str	r3, [r4, #4]
 8006928:	6014      	str	r4, [r2, #0]
 800692a:	4628      	mov	r0, r5
 800692c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006930:	f000 b8e4 	b.w	8006afc <__malloc_unlock>
 8006934:	42a3      	cmp	r3, r4
 8006936:	d908      	bls.n	800694a <_free_r+0x42>
 8006938:	6820      	ldr	r0, [r4, #0]
 800693a:	1821      	adds	r1, r4, r0
 800693c:	428b      	cmp	r3, r1
 800693e:	bf01      	itttt	eq
 8006940:	6819      	ldreq	r1, [r3, #0]
 8006942:	685b      	ldreq	r3, [r3, #4]
 8006944:	1809      	addeq	r1, r1, r0
 8006946:	6021      	streq	r1, [r4, #0]
 8006948:	e7ed      	b.n	8006926 <_free_r+0x1e>
 800694a:	461a      	mov	r2, r3
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	b10b      	cbz	r3, 8006954 <_free_r+0x4c>
 8006950:	42a3      	cmp	r3, r4
 8006952:	d9fa      	bls.n	800694a <_free_r+0x42>
 8006954:	6811      	ldr	r1, [r2, #0]
 8006956:	1850      	adds	r0, r2, r1
 8006958:	42a0      	cmp	r0, r4
 800695a:	d10b      	bne.n	8006974 <_free_r+0x6c>
 800695c:	6820      	ldr	r0, [r4, #0]
 800695e:	4401      	add	r1, r0
 8006960:	1850      	adds	r0, r2, r1
 8006962:	4283      	cmp	r3, r0
 8006964:	6011      	str	r1, [r2, #0]
 8006966:	d1e0      	bne.n	800692a <_free_r+0x22>
 8006968:	6818      	ldr	r0, [r3, #0]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	6053      	str	r3, [r2, #4]
 800696e:	4408      	add	r0, r1
 8006970:	6010      	str	r0, [r2, #0]
 8006972:	e7da      	b.n	800692a <_free_r+0x22>
 8006974:	d902      	bls.n	800697c <_free_r+0x74>
 8006976:	230c      	movs	r3, #12
 8006978:	602b      	str	r3, [r5, #0]
 800697a:	e7d6      	b.n	800692a <_free_r+0x22>
 800697c:	6820      	ldr	r0, [r4, #0]
 800697e:	1821      	adds	r1, r4, r0
 8006980:	428b      	cmp	r3, r1
 8006982:	bf04      	itt	eq
 8006984:	6819      	ldreq	r1, [r3, #0]
 8006986:	685b      	ldreq	r3, [r3, #4]
 8006988:	6063      	str	r3, [r4, #4]
 800698a:	bf04      	itt	eq
 800698c:	1809      	addeq	r1, r1, r0
 800698e:	6021      	streq	r1, [r4, #0]
 8006990:	6054      	str	r4, [r2, #4]
 8006992:	e7ca      	b.n	800692a <_free_r+0x22>
 8006994:	bd38      	pop	{r3, r4, r5, pc}
 8006996:	bf00      	nop
 8006998:	200004b0 	.word	0x200004b0

0800699c <malloc>:
 800699c:	4b02      	ldr	r3, [pc, #8]	@ (80069a8 <malloc+0xc>)
 800699e:	4601      	mov	r1, r0
 80069a0:	6818      	ldr	r0, [r3, #0]
 80069a2:	f000 b825 	b.w	80069f0 <_malloc_r>
 80069a6:	bf00      	nop
 80069a8:	20000018 	.word	0x20000018

080069ac <sbrk_aligned>:
 80069ac:	b570      	push	{r4, r5, r6, lr}
 80069ae:	4e0f      	ldr	r6, [pc, #60]	@ (80069ec <sbrk_aligned+0x40>)
 80069b0:	460c      	mov	r4, r1
 80069b2:	6831      	ldr	r1, [r6, #0]
 80069b4:	4605      	mov	r5, r0
 80069b6:	b911      	cbnz	r1, 80069be <sbrk_aligned+0x12>
 80069b8:	f000 fe3e 	bl	8007638 <_sbrk_r>
 80069bc:	6030      	str	r0, [r6, #0]
 80069be:	4621      	mov	r1, r4
 80069c0:	4628      	mov	r0, r5
 80069c2:	f000 fe39 	bl	8007638 <_sbrk_r>
 80069c6:	1c43      	adds	r3, r0, #1
 80069c8:	d103      	bne.n	80069d2 <sbrk_aligned+0x26>
 80069ca:	f04f 34ff 	mov.w	r4, #4294967295
 80069ce:	4620      	mov	r0, r4
 80069d0:	bd70      	pop	{r4, r5, r6, pc}
 80069d2:	1cc4      	adds	r4, r0, #3
 80069d4:	f024 0403 	bic.w	r4, r4, #3
 80069d8:	42a0      	cmp	r0, r4
 80069da:	d0f8      	beq.n	80069ce <sbrk_aligned+0x22>
 80069dc:	1a21      	subs	r1, r4, r0
 80069de:	4628      	mov	r0, r5
 80069e0:	f000 fe2a 	bl	8007638 <_sbrk_r>
 80069e4:	3001      	adds	r0, #1
 80069e6:	d1f2      	bne.n	80069ce <sbrk_aligned+0x22>
 80069e8:	e7ef      	b.n	80069ca <sbrk_aligned+0x1e>
 80069ea:	bf00      	nop
 80069ec:	200004ac 	.word	0x200004ac

080069f0 <_malloc_r>:
 80069f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069f4:	1ccd      	adds	r5, r1, #3
 80069f6:	f025 0503 	bic.w	r5, r5, #3
 80069fa:	3508      	adds	r5, #8
 80069fc:	2d0c      	cmp	r5, #12
 80069fe:	bf38      	it	cc
 8006a00:	250c      	movcc	r5, #12
 8006a02:	2d00      	cmp	r5, #0
 8006a04:	4606      	mov	r6, r0
 8006a06:	db01      	blt.n	8006a0c <_malloc_r+0x1c>
 8006a08:	42a9      	cmp	r1, r5
 8006a0a:	d904      	bls.n	8006a16 <_malloc_r+0x26>
 8006a0c:	230c      	movs	r3, #12
 8006a0e:	6033      	str	r3, [r6, #0]
 8006a10:	2000      	movs	r0, #0
 8006a12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006aec <_malloc_r+0xfc>
 8006a1a:	f000 f869 	bl	8006af0 <__malloc_lock>
 8006a1e:	f8d8 3000 	ldr.w	r3, [r8]
 8006a22:	461c      	mov	r4, r3
 8006a24:	bb44      	cbnz	r4, 8006a78 <_malloc_r+0x88>
 8006a26:	4629      	mov	r1, r5
 8006a28:	4630      	mov	r0, r6
 8006a2a:	f7ff ffbf 	bl	80069ac <sbrk_aligned>
 8006a2e:	1c43      	adds	r3, r0, #1
 8006a30:	4604      	mov	r4, r0
 8006a32:	d158      	bne.n	8006ae6 <_malloc_r+0xf6>
 8006a34:	f8d8 4000 	ldr.w	r4, [r8]
 8006a38:	4627      	mov	r7, r4
 8006a3a:	2f00      	cmp	r7, #0
 8006a3c:	d143      	bne.n	8006ac6 <_malloc_r+0xd6>
 8006a3e:	2c00      	cmp	r4, #0
 8006a40:	d04b      	beq.n	8006ada <_malloc_r+0xea>
 8006a42:	6823      	ldr	r3, [r4, #0]
 8006a44:	4639      	mov	r1, r7
 8006a46:	4630      	mov	r0, r6
 8006a48:	eb04 0903 	add.w	r9, r4, r3
 8006a4c:	f000 fdf4 	bl	8007638 <_sbrk_r>
 8006a50:	4581      	cmp	r9, r0
 8006a52:	d142      	bne.n	8006ada <_malloc_r+0xea>
 8006a54:	6821      	ldr	r1, [r4, #0]
 8006a56:	1a6d      	subs	r5, r5, r1
 8006a58:	4629      	mov	r1, r5
 8006a5a:	4630      	mov	r0, r6
 8006a5c:	f7ff ffa6 	bl	80069ac <sbrk_aligned>
 8006a60:	3001      	adds	r0, #1
 8006a62:	d03a      	beq.n	8006ada <_malloc_r+0xea>
 8006a64:	6823      	ldr	r3, [r4, #0]
 8006a66:	442b      	add	r3, r5
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a6e:	685a      	ldr	r2, [r3, #4]
 8006a70:	bb62      	cbnz	r2, 8006acc <_malloc_r+0xdc>
 8006a72:	f8c8 7000 	str.w	r7, [r8]
 8006a76:	e00f      	b.n	8006a98 <_malloc_r+0xa8>
 8006a78:	6822      	ldr	r2, [r4, #0]
 8006a7a:	1b52      	subs	r2, r2, r5
 8006a7c:	d420      	bmi.n	8006ac0 <_malloc_r+0xd0>
 8006a7e:	2a0b      	cmp	r2, #11
 8006a80:	d917      	bls.n	8006ab2 <_malloc_r+0xc2>
 8006a82:	1961      	adds	r1, r4, r5
 8006a84:	42a3      	cmp	r3, r4
 8006a86:	6025      	str	r5, [r4, #0]
 8006a88:	bf18      	it	ne
 8006a8a:	6059      	strne	r1, [r3, #4]
 8006a8c:	6863      	ldr	r3, [r4, #4]
 8006a8e:	bf08      	it	eq
 8006a90:	f8c8 1000 	streq.w	r1, [r8]
 8006a94:	5162      	str	r2, [r4, r5]
 8006a96:	604b      	str	r3, [r1, #4]
 8006a98:	4630      	mov	r0, r6
 8006a9a:	f000 f82f 	bl	8006afc <__malloc_unlock>
 8006a9e:	f104 000b 	add.w	r0, r4, #11
 8006aa2:	1d23      	adds	r3, r4, #4
 8006aa4:	f020 0007 	bic.w	r0, r0, #7
 8006aa8:	1ac2      	subs	r2, r0, r3
 8006aaa:	bf1c      	itt	ne
 8006aac:	1a1b      	subne	r3, r3, r0
 8006aae:	50a3      	strne	r3, [r4, r2]
 8006ab0:	e7af      	b.n	8006a12 <_malloc_r+0x22>
 8006ab2:	6862      	ldr	r2, [r4, #4]
 8006ab4:	42a3      	cmp	r3, r4
 8006ab6:	bf0c      	ite	eq
 8006ab8:	f8c8 2000 	streq.w	r2, [r8]
 8006abc:	605a      	strne	r2, [r3, #4]
 8006abe:	e7eb      	b.n	8006a98 <_malloc_r+0xa8>
 8006ac0:	4623      	mov	r3, r4
 8006ac2:	6864      	ldr	r4, [r4, #4]
 8006ac4:	e7ae      	b.n	8006a24 <_malloc_r+0x34>
 8006ac6:	463c      	mov	r4, r7
 8006ac8:	687f      	ldr	r7, [r7, #4]
 8006aca:	e7b6      	b.n	8006a3a <_malloc_r+0x4a>
 8006acc:	461a      	mov	r2, r3
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	42a3      	cmp	r3, r4
 8006ad2:	d1fb      	bne.n	8006acc <_malloc_r+0xdc>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	6053      	str	r3, [r2, #4]
 8006ad8:	e7de      	b.n	8006a98 <_malloc_r+0xa8>
 8006ada:	230c      	movs	r3, #12
 8006adc:	6033      	str	r3, [r6, #0]
 8006ade:	4630      	mov	r0, r6
 8006ae0:	f000 f80c 	bl	8006afc <__malloc_unlock>
 8006ae4:	e794      	b.n	8006a10 <_malloc_r+0x20>
 8006ae6:	6005      	str	r5, [r0, #0]
 8006ae8:	e7d6      	b.n	8006a98 <_malloc_r+0xa8>
 8006aea:	bf00      	nop
 8006aec:	200004b0 	.word	0x200004b0

08006af0 <__malloc_lock>:
 8006af0:	4801      	ldr	r0, [pc, #4]	@ (8006af8 <__malloc_lock+0x8>)
 8006af2:	f7ff b8ac 	b.w	8005c4e <__retarget_lock_acquire_recursive>
 8006af6:	bf00      	nop
 8006af8:	200004a8 	.word	0x200004a8

08006afc <__malloc_unlock>:
 8006afc:	4801      	ldr	r0, [pc, #4]	@ (8006b04 <__malloc_unlock+0x8>)
 8006afe:	f7ff b8a7 	b.w	8005c50 <__retarget_lock_release_recursive>
 8006b02:	bf00      	nop
 8006b04:	200004a8 	.word	0x200004a8

08006b08 <_Balloc>:
 8006b08:	b570      	push	{r4, r5, r6, lr}
 8006b0a:	69c6      	ldr	r6, [r0, #28]
 8006b0c:	4604      	mov	r4, r0
 8006b0e:	460d      	mov	r5, r1
 8006b10:	b976      	cbnz	r6, 8006b30 <_Balloc+0x28>
 8006b12:	2010      	movs	r0, #16
 8006b14:	f7ff ff42 	bl	800699c <malloc>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	61e0      	str	r0, [r4, #28]
 8006b1c:	b920      	cbnz	r0, 8006b28 <_Balloc+0x20>
 8006b1e:	4b18      	ldr	r3, [pc, #96]	@ (8006b80 <_Balloc+0x78>)
 8006b20:	4818      	ldr	r0, [pc, #96]	@ (8006b84 <_Balloc+0x7c>)
 8006b22:	216b      	movs	r1, #107	@ 0x6b
 8006b24:	f000 fda6 	bl	8007674 <__assert_func>
 8006b28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b2c:	6006      	str	r6, [r0, #0]
 8006b2e:	60c6      	str	r6, [r0, #12]
 8006b30:	69e6      	ldr	r6, [r4, #28]
 8006b32:	68f3      	ldr	r3, [r6, #12]
 8006b34:	b183      	cbz	r3, 8006b58 <_Balloc+0x50>
 8006b36:	69e3      	ldr	r3, [r4, #28]
 8006b38:	68db      	ldr	r3, [r3, #12]
 8006b3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b3e:	b9b8      	cbnz	r0, 8006b70 <_Balloc+0x68>
 8006b40:	2101      	movs	r1, #1
 8006b42:	fa01 f605 	lsl.w	r6, r1, r5
 8006b46:	1d72      	adds	r2, r6, #5
 8006b48:	0092      	lsls	r2, r2, #2
 8006b4a:	4620      	mov	r0, r4
 8006b4c:	f000 fdb0 	bl	80076b0 <_calloc_r>
 8006b50:	b160      	cbz	r0, 8006b6c <_Balloc+0x64>
 8006b52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b56:	e00e      	b.n	8006b76 <_Balloc+0x6e>
 8006b58:	2221      	movs	r2, #33	@ 0x21
 8006b5a:	2104      	movs	r1, #4
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	f000 fda7 	bl	80076b0 <_calloc_r>
 8006b62:	69e3      	ldr	r3, [r4, #28]
 8006b64:	60f0      	str	r0, [r6, #12]
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1e4      	bne.n	8006b36 <_Balloc+0x2e>
 8006b6c:	2000      	movs	r0, #0
 8006b6e:	bd70      	pop	{r4, r5, r6, pc}
 8006b70:	6802      	ldr	r2, [r0, #0]
 8006b72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b76:	2300      	movs	r3, #0
 8006b78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b7c:	e7f7      	b.n	8006b6e <_Balloc+0x66>
 8006b7e:	bf00      	nop
 8006b80:	08007d99 	.word	0x08007d99
 8006b84:	08007e19 	.word	0x08007e19

08006b88 <_Bfree>:
 8006b88:	b570      	push	{r4, r5, r6, lr}
 8006b8a:	69c6      	ldr	r6, [r0, #28]
 8006b8c:	4605      	mov	r5, r0
 8006b8e:	460c      	mov	r4, r1
 8006b90:	b976      	cbnz	r6, 8006bb0 <_Bfree+0x28>
 8006b92:	2010      	movs	r0, #16
 8006b94:	f7ff ff02 	bl	800699c <malloc>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	61e8      	str	r0, [r5, #28]
 8006b9c:	b920      	cbnz	r0, 8006ba8 <_Bfree+0x20>
 8006b9e:	4b09      	ldr	r3, [pc, #36]	@ (8006bc4 <_Bfree+0x3c>)
 8006ba0:	4809      	ldr	r0, [pc, #36]	@ (8006bc8 <_Bfree+0x40>)
 8006ba2:	218f      	movs	r1, #143	@ 0x8f
 8006ba4:	f000 fd66 	bl	8007674 <__assert_func>
 8006ba8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bac:	6006      	str	r6, [r0, #0]
 8006bae:	60c6      	str	r6, [r0, #12]
 8006bb0:	b13c      	cbz	r4, 8006bc2 <_Bfree+0x3a>
 8006bb2:	69eb      	ldr	r3, [r5, #28]
 8006bb4:	6862      	ldr	r2, [r4, #4]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006bbc:	6021      	str	r1, [r4, #0]
 8006bbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006bc2:	bd70      	pop	{r4, r5, r6, pc}
 8006bc4:	08007d99 	.word	0x08007d99
 8006bc8:	08007e19 	.word	0x08007e19

08006bcc <__multadd>:
 8006bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bd0:	690d      	ldr	r5, [r1, #16]
 8006bd2:	4607      	mov	r7, r0
 8006bd4:	460c      	mov	r4, r1
 8006bd6:	461e      	mov	r6, r3
 8006bd8:	f101 0c14 	add.w	ip, r1, #20
 8006bdc:	2000      	movs	r0, #0
 8006bde:	f8dc 3000 	ldr.w	r3, [ip]
 8006be2:	b299      	uxth	r1, r3
 8006be4:	fb02 6101 	mla	r1, r2, r1, r6
 8006be8:	0c1e      	lsrs	r6, r3, #16
 8006bea:	0c0b      	lsrs	r3, r1, #16
 8006bec:	fb02 3306 	mla	r3, r2, r6, r3
 8006bf0:	b289      	uxth	r1, r1
 8006bf2:	3001      	adds	r0, #1
 8006bf4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006bf8:	4285      	cmp	r5, r0
 8006bfa:	f84c 1b04 	str.w	r1, [ip], #4
 8006bfe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c02:	dcec      	bgt.n	8006bde <__multadd+0x12>
 8006c04:	b30e      	cbz	r6, 8006c4a <__multadd+0x7e>
 8006c06:	68a3      	ldr	r3, [r4, #8]
 8006c08:	42ab      	cmp	r3, r5
 8006c0a:	dc19      	bgt.n	8006c40 <__multadd+0x74>
 8006c0c:	6861      	ldr	r1, [r4, #4]
 8006c0e:	4638      	mov	r0, r7
 8006c10:	3101      	adds	r1, #1
 8006c12:	f7ff ff79 	bl	8006b08 <_Balloc>
 8006c16:	4680      	mov	r8, r0
 8006c18:	b928      	cbnz	r0, 8006c26 <__multadd+0x5a>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8006c50 <__multadd+0x84>)
 8006c1e:	480d      	ldr	r0, [pc, #52]	@ (8006c54 <__multadd+0x88>)
 8006c20:	21ba      	movs	r1, #186	@ 0xba
 8006c22:	f000 fd27 	bl	8007674 <__assert_func>
 8006c26:	6922      	ldr	r2, [r4, #16]
 8006c28:	3202      	adds	r2, #2
 8006c2a:	f104 010c 	add.w	r1, r4, #12
 8006c2e:	0092      	lsls	r2, r2, #2
 8006c30:	300c      	adds	r0, #12
 8006c32:	f000 fd11 	bl	8007658 <memcpy>
 8006c36:	4621      	mov	r1, r4
 8006c38:	4638      	mov	r0, r7
 8006c3a:	f7ff ffa5 	bl	8006b88 <_Bfree>
 8006c3e:	4644      	mov	r4, r8
 8006c40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c44:	3501      	adds	r5, #1
 8006c46:	615e      	str	r6, [r3, #20]
 8006c48:	6125      	str	r5, [r4, #16]
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c50:	08007e08 	.word	0x08007e08
 8006c54:	08007e19 	.word	0x08007e19

08006c58 <__hi0bits>:
 8006c58:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	bf36      	itet	cc
 8006c60:	0403      	lslcc	r3, r0, #16
 8006c62:	2000      	movcs	r0, #0
 8006c64:	2010      	movcc	r0, #16
 8006c66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c6a:	bf3c      	itt	cc
 8006c6c:	021b      	lslcc	r3, r3, #8
 8006c6e:	3008      	addcc	r0, #8
 8006c70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c74:	bf3c      	itt	cc
 8006c76:	011b      	lslcc	r3, r3, #4
 8006c78:	3004      	addcc	r0, #4
 8006c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c7e:	bf3c      	itt	cc
 8006c80:	009b      	lslcc	r3, r3, #2
 8006c82:	3002      	addcc	r0, #2
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	db05      	blt.n	8006c94 <__hi0bits+0x3c>
 8006c88:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006c8c:	f100 0001 	add.w	r0, r0, #1
 8006c90:	bf08      	it	eq
 8006c92:	2020      	moveq	r0, #32
 8006c94:	4770      	bx	lr

08006c96 <__lo0bits>:
 8006c96:	6803      	ldr	r3, [r0, #0]
 8006c98:	4602      	mov	r2, r0
 8006c9a:	f013 0007 	ands.w	r0, r3, #7
 8006c9e:	d00b      	beq.n	8006cb8 <__lo0bits+0x22>
 8006ca0:	07d9      	lsls	r1, r3, #31
 8006ca2:	d421      	bmi.n	8006ce8 <__lo0bits+0x52>
 8006ca4:	0798      	lsls	r0, r3, #30
 8006ca6:	bf49      	itett	mi
 8006ca8:	085b      	lsrmi	r3, r3, #1
 8006caa:	089b      	lsrpl	r3, r3, #2
 8006cac:	2001      	movmi	r0, #1
 8006cae:	6013      	strmi	r3, [r2, #0]
 8006cb0:	bf5c      	itt	pl
 8006cb2:	6013      	strpl	r3, [r2, #0]
 8006cb4:	2002      	movpl	r0, #2
 8006cb6:	4770      	bx	lr
 8006cb8:	b299      	uxth	r1, r3
 8006cba:	b909      	cbnz	r1, 8006cc0 <__lo0bits+0x2a>
 8006cbc:	0c1b      	lsrs	r3, r3, #16
 8006cbe:	2010      	movs	r0, #16
 8006cc0:	b2d9      	uxtb	r1, r3
 8006cc2:	b909      	cbnz	r1, 8006cc8 <__lo0bits+0x32>
 8006cc4:	3008      	adds	r0, #8
 8006cc6:	0a1b      	lsrs	r3, r3, #8
 8006cc8:	0719      	lsls	r1, r3, #28
 8006cca:	bf04      	itt	eq
 8006ccc:	091b      	lsreq	r3, r3, #4
 8006cce:	3004      	addeq	r0, #4
 8006cd0:	0799      	lsls	r1, r3, #30
 8006cd2:	bf04      	itt	eq
 8006cd4:	089b      	lsreq	r3, r3, #2
 8006cd6:	3002      	addeq	r0, #2
 8006cd8:	07d9      	lsls	r1, r3, #31
 8006cda:	d403      	bmi.n	8006ce4 <__lo0bits+0x4e>
 8006cdc:	085b      	lsrs	r3, r3, #1
 8006cde:	f100 0001 	add.w	r0, r0, #1
 8006ce2:	d003      	beq.n	8006cec <__lo0bits+0x56>
 8006ce4:	6013      	str	r3, [r2, #0]
 8006ce6:	4770      	bx	lr
 8006ce8:	2000      	movs	r0, #0
 8006cea:	4770      	bx	lr
 8006cec:	2020      	movs	r0, #32
 8006cee:	4770      	bx	lr

08006cf0 <__i2b>:
 8006cf0:	b510      	push	{r4, lr}
 8006cf2:	460c      	mov	r4, r1
 8006cf4:	2101      	movs	r1, #1
 8006cf6:	f7ff ff07 	bl	8006b08 <_Balloc>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	b928      	cbnz	r0, 8006d0a <__i2b+0x1a>
 8006cfe:	4b05      	ldr	r3, [pc, #20]	@ (8006d14 <__i2b+0x24>)
 8006d00:	4805      	ldr	r0, [pc, #20]	@ (8006d18 <__i2b+0x28>)
 8006d02:	f240 1145 	movw	r1, #325	@ 0x145
 8006d06:	f000 fcb5 	bl	8007674 <__assert_func>
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	6144      	str	r4, [r0, #20]
 8006d0e:	6103      	str	r3, [r0, #16]
 8006d10:	bd10      	pop	{r4, pc}
 8006d12:	bf00      	nop
 8006d14:	08007e08 	.word	0x08007e08
 8006d18:	08007e19 	.word	0x08007e19

08006d1c <__multiply>:
 8006d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d20:	4617      	mov	r7, r2
 8006d22:	690a      	ldr	r2, [r1, #16]
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	429a      	cmp	r2, r3
 8006d28:	bfa8      	it	ge
 8006d2a:	463b      	movge	r3, r7
 8006d2c:	4689      	mov	r9, r1
 8006d2e:	bfa4      	itt	ge
 8006d30:	460f      	movge	r7, r1
 8006d32:	4699      	movge	r9, r3
 8006d34:	693d      	ldr	r5, [r7, #16]
 8006d36:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	6879      	ldr	r1, [r7, #4]
 8006d3e:	eb05 060a 	add.w	r6, r5, sl
 8006d42:	42b3      	cmp	r3, r6
 8006d44:	b085      	sub	sp, #20
 8006d46:	bfb8      	it	lt
 8006d48:	3101      	addlt	r1, #1
 8006d4a:	f7ff fedd 	bl	8006b08 <_Balloc>
 8006d4e:	b930      	cbnz	r0, 8006d5e <__multiply+0x42>
 8006d50:	4602      	mov	r2, r0
 8006d52:	4b41      	ldr	r3, [pc, #260]	@ (8006e58 <__multiply+0x13c>)
 8006d54:	4841      	ldr	r0, [pc, #260]	@ (8006e5c <__multiply+0x140>)
 8006d56:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006d5a:	f000 fc8b 	bl	8007674 <__assert_func>
 8006d5e:	f100 0414 	add.w	r4, r0, #20
 8006d62:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006d66:	4623      	mov	r3, r4
 8006d68:	2200      	movs	r2, #0
 8006d6a:	4573      	cmp	r3, lr
 8006d6c:	d320      	bcc.n	8006db0 <__multiply+0x94>
 8006d6e:	f107 0814 	add.w	r8, r7, #20
 8006d72:	f109 0114 	add.w	r1, r9, #20
 8006d76:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006d7a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006d7e:	9302      	str	r3, [sp, #8]
 8006d80:	1beb      	subs	r3, r5, r7
 8006d82:	3b15      	subs	r3, #21
 8006d84:	f023 0303 	bic.w	r3, r3, #3
 8006d88:	3304      	adds	r3, #4
 8006d8a:	3715      	adds	r7, #21
 8006d8c:	42bd      	cmp	r5, r7
 8006d8e:	bf38      	it	cc
 8006d90:	2304      	movcc	r3, #4
 8006d92:	9301      	str	r3, [sp, #4]
 8006d94:	9b02      	ldr	r3, [sp, #8]
 8006d96:	9103      	str	r1, [sp, #12]
 8006d98:	428b      	cmp	r3, r1
 8006d9a:	d80c      	bhi.n	8006db6 <__multiply+0x9a>
 8006d9c:	2e00      	cmp	r6, #0
 8006d9e:	dd03      	ble.n	8006da8 <__multiply+0x8c>
 8006da0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d055      	beq.n	8006e54 <__multiply+0x138>
 8006da8:	6106      	str	r6, [r0, #16]
 8006daa:	b005      	add	sp, #20
 8006dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006db0:	f843 2b04 	str.w	r2, [r3], #4
 8006db4:	e7d9      	b.n	8006d6a <__multiply+0x4e>
 8006db6:	f8b1 a000 	ldrh.w	sl, [r1]
 8006dba:	f1ba 0f00 	cmp.w	sl, #0
 8006dbe:	d01f      	beq.n	8006e00 <__multiply+0xe4>
 8006dc0:	46c4      	mov	ip, r8
 8006dc2:	46a1      	mov	r9, r4
 8006dc4:	2700      	movs	r7, #0
 8006dc6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006dca:	f8d9 3000 	ldr.w	r3, [r9]
 8006dce:	fa1f fb82 	uxth.w	fp, r2
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	fb0a 330b 	mla	r3, sl, fp, r3
 8006dd8:	443b      	add	r3, r7
 8006dda:	f8d9 7000 	ldr.w	r7, [r9]
 8006dde:	0c12      	lsrs	r2, r2, #16
 8006de0:	0c3f      	lsrs	r7, r7, #16
 8006de2:	fb0a 7202 	mla	r2, sl, r2, r7
 8006de6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006df0:	4565      	cmp	r5, ip
 8006df2:	f849 3b04 	str.w	r3, [r9], #4
 8006df6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006dfa:	d8e4      	bhi.n	8006dc6 <__multiply+0xaa>
 8006dfc:	9b01      	ldr	r3, [sp, #4]
 8006dfe:	50e7      	str	r7, [r4, r3]
 8006e00:	9b03      	ldr	r3, [sp, #12]
 8006e02:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006e06:	3104      	adds	r1, #4
 8006e08:	f1b9 0f00 	cmp.w	r9, #0
 8006e0c:	d020      	beq.n	8006e50 <__multiply+0x134>
 8006e0e:	6823      	ldr	r3, [r4, #0]
 8006e10:	4647      	mov	r7, r8
 8006e12:	46a4      	mov	ip, r4
 8006e14:	f04f 0a00 	mov.w	sl, #0
 8006e18:	f8b7 b000 	ldrh.w	fp, [r7]
 8006e1c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006e20:	fb09 220b 	mla	r2, r9, fp, r2
 8006e24:	4452      	add	r2, sl
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e2c:	f84c 3b04 	str.w	r3, [ip], #4
 8006e30:	f857 3b04 	ldr.w	r3, [r7], #4
 8006e34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e38:	f8bc 3000 	ldrh.w	r3, [ip]
 8006e3c:	fb09 330a 	mla	r3, r9, sl, r3
 8006e40:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006e44:	42bd      	cmp	r5, r7
 8006e46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e4a:	d8e5      	bhi.n	8006e18 <__multiply+0xfc>
 8006e4c:	9a01      	ldr	r2, [sp, #4]
 8006e4e:	50a3      	str	r3, [r4, r2]
 8006e50:	3404      	adds	r4, #4
 8006e52:	e79f      	b.n	8006d94 <__multiply+0x78>
 8006e54:	3e01      	subs	r6, #1
 8006e56:	e7a1      	b.n	8006d9c <__multiply+0x80>
 8006e58:	08007e08 	.word	0x08007e08
 8006e5c:	08007e19 	.word	0x08007e19

08006e60 <__pow5mult>:
 8006e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e64:	4615      	mov	r5, r2
 8006e66:	f012 0203 	ands.w	r2, r2, #3
 8006e6a:	4607      	mov	r7, r0
 8006e6c:	460e      	mov	r6, r1
 8006e6e:	d007      	beq.n	8006e80 <__pow5mult+0x20>
 8006e70:	4c25      	ldr	r4, [pc, #148]	@ (8006f08 <__pow5mult+0xa8>)
 8006e72:	3a01      	subs	r2, #1
 8006e74:	2300      	movs	r3, #0
 8006e76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e7a:	f7ff fea7 	bl	8006bcc <__multadd>
 8006e7e:	4606      	mov	r6, r0
 8006e80:	10ad      	asrs	r5, r5, #2
 8006e82:	d03d      	beq.n	8006f00 <__pow5mult+0xa0>
 8006e84:	69fc      	ldr	r4, [r7, #28]
 8006e86:	b97c      	cbnz	r4, 8006ea8 <__pow5mult+0x48>
 8006e88:	2010      	movs	r0, #16
 8006e8a:	f7ff fd87 	bl	800699c <malloc>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	61f8      	str	r0, [r7, #28]
 8006e92:	b928      	cbnz	r0, 8006ea0 <__pow5mult+0x40>
 8006e94:	4b1d      	ldr	r3, [pc, #116]	@ (8006f0c <__pow5mult+0xac>)
 8006e96:	481e      	ldr	r0, [pc, #120]	@ (8006f10 <__pow5mult+0xb0>)
 8006e98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006e9c:	f000 fbea 	bl	8007674 <__assert_func>
 8006ea0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ea4:	6004      	str	r4, [r0, #0]
 8006ea6:	60c4      	str	r4, [r0, #12]
 8006ea8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006eac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006eb0:	b94c      	cbnz	r4, 8006ec6 <__pow5mult+0x66>
 8006eb2:	f240 2171 	movw	r1, #625	@ 0x271
 8006eb6:	4638      	mov	r0, r7
 8006eb8:	f7ff ff1a 	bl	8006cf0 <__i2b>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ec2:	4604      	mov	r4, r0
 8006ec4:	6003      	str	r3, [r0, #0]
 8006ec6:	f04f 0900 	mov.w	r9, #0
 8006eca:	07eb      	lsls	r3, r5, #31
 8006ecc:	d50a      	bpl.n	8006ee4 <__pow5mult+0x84>
 8006ece:	4631      	mov	r1, r6
 8006ed0:	4622      	mov	r2, r4
 8006ed2:	4638      	mov	r0, r7
 8006ed4:	f7ff ff22 	bl	8006d1c <__multiply>
 8006ed8:	4631      	mov	r1, r6
 8006eda:	4680      	mov	r8, r0
 8006edc:	4638      	mov	r0, r7
 8006ede:	f7ff fe53 	bl	8006b88 <_Bfree>
 8006ee2:	4646      	mov	r6, r8
 8006ee4:	106d      	asrs	r5, r5, #1
 8006ee6:	d00b      	beq.n	8006f00 <__pow5mult+0xa0>
 8006ee8:	6820      	ldr	r0, [r4, #0]
 8006eea:	b938      	cbnz	r0, 8006efc <__pow5mult+0x9c>
 8006eec:	4622      	mov	r2, r4
 8006eee:	4621      	mov	r1, r4
 8006ef0:	4638      	mov	r0, r7
 8006ef2:	f7ff ff13 	bl	8006d1c <__multiply>
 8006ef6:	6020      	str	r0, [r4, #0]
 8006ef8:	f8c0 9000 	str.w	r9, [r0]
 8006efc:	4604      	mov	r4, r0
 8006efe:	e7e4      	b.n	8006eca <__pow5mult+0x6a>
 8006f00:	4630      	mov	r0, r6
 8006f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f06:	bf00      	nop
 8006f08:	08007ecc 	.word	0x08007ecc
 8006f0c:	08007d99 	.word	0x08007d99
 8006f10:	08007e19 	.word	0x08007e19

08006f14 <__lshift>:
 8006f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f18:	460c      	mov	r4, r1
 8006f1a:	6849      	ldr	r1, [r1, #4]
 8006f1c:	6923      	ldr	r3, [r4, #16]
 8006f1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f22:	68a3      	ldr	r3, [r4, #8]
 8006f24:	4607      	mov	r7, r0
 8006f26:	4691      	mov	r9, r2
 8006f28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f2c:	f108 0601 	add.w	r6, r8, #1
 8006f30:	42b3      	cmp	r3, r6
 8006f32:	db0b      	blt.n	8006f4c <__lshift+0x38>
 8006f34:	4638      	mov	r0, r7
 8006f36:	f7ff fde7 	bl	8006b08 <_Balloc>
 8006f3a:	4605      	mov	r5, r0
 8006f3c:	b948      	cbnz	r0, 8006f52 <__lshift+0x3e>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	4b28      	ldr	r3, [pc, #160]	@ (8006fe4 <__lshift+0xd0>)
 8006f42:	4829      	ldr	r0, [pc, #164]	@ (8006fe8 <__lshift+0xd4>)
 8006f44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006f48:	f000 fb94 	bl	8007674 <__assert_func>
 8006f4c:	3101      	adds	r1, #1
 8006f4e:	005b      	lsls	r3, r3, #1
 8006f50:	e7ee      	b.n	8006f30 <__lshift+0x1c>
 8006f52:	2300      	movs	r3, #0
 8006f54:	f100 0114 	add.w	r1, r0, #20
 8006f58:	f100 0210 	add.w	r2, r0, #16
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	4553      	cmp	r3, sl
 8006f60:	db33      	blt.n	8006fca <__lshift+0xb6>
 8006f62:	6920      	ldr	r0, [r4, #16]
 8006f64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f68:	f104 0314 	add.w	r3, r4, #20
 8006f6c:	f019 091f 	ands.w	r9, r9, #31
 8006f70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f78:	d02b      	beq.n	8006fd2 <__lshift+0xbe>
 8006f7a:	f1c9 0e20 	rsb	lr, r9, #32
 8006f7e:	468a      	mov	sl, r1
 8006f80:	2200      	movs	r2, #0
 8006f82:	6818      	ldr	r0, [r3, #0]
 8006f84:	fa00 f009 	lsl.w	r0, r0, r9
 8006f88:	4310      	orrs	r0, r2
 8006f8a:	f84a 0b04 	str.w	r0, [sl], #4
 8006f8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f92:	459c      	cmp	ip, r3
 8006f94:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f98:	d8f3      	bhi.n	8006f82 <__lshift+0x6e>
 8006f9a:	ebac 0304 	sub.w	r3, ip, r4
 8006f9e:	3b15      	subs	r3, #21
 8006fa0:	f023 0303 	bic.w	r3, r3, #3
 8006fa4:	3304      	adds	r3, #4
 8006fa6:	f104 0015 	add.w	r0, r4, #21
 8006faa:	4560      	cmp	r0, ip
 8006fac:	bf88      	it	hi
 8006fae:	2304      	movhi	r3, #4
 8006fb0:	50ca      	str	r2, [r1, r3]
 8006fb2:	b10a      	cbz	r2, 8006fb8 <__lshift+0xa4>
 8006fb4:	f108 0602 	add.w	r6, r8, #2
 8006fb8:	3e01      	subs	r6, #1
 8006fba:	4638      	mov	r0, r7
 8006fbc:	612e      	str	r6, [r5, #16]
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	f7ff fde2 	bl	8006b88 <_Bfree>
 8006fc4:	4628      	mov	r0, r5
 8006fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fca:	f842 0f04 	str.w	r0, [r2, #4]!
 8006fce:	3301      	adds	r3, #1
 8006fd0:	e7c5      	b.n	8006f5e <__lshift+0x4a>
 8006fd2:	3904      	subs	r1, #4
 8006fd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fd8:	f841 2f04 	str.w	r2, [r1, #4]!
 8006fdc:	459c      	cmp	ip, r3
 8006fde:	d8f9      	bhi.n	8006fd4 <__lshift+0xc0>
 8006fe0:	e7ea      	b.n	8006fb8 <__lshift+0xa4>
 8006fe2:	bf00      	nop
 8006fe4:	08007e08 	.word	0x08007e08
 8006fe8:	08007e19 	.word	0x08007e19

08006fec <__mcmp>:
 8006fec:	690a      	ldr	r2, [r1, #16]
 8006fee:	4603      	mov	r3, r0
 8006ff0:	6900      	ldr	r0, [r0, #16]
 8006ff2:	1a80      	subs	r0, r0, r2
 8006ff4:	b530      	push	{r4, r5, lr}
 8006ff6:	d10e      	bne.n	8007016 <__mcmp+0x2a>
 8006ff8:	3314      	adds	r3, #20
 8006ffa:	3114      	adds	r1, #20
 8006ffc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007000:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007004:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007008:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800700c:	4295      	cmp	r5, r2
 800700e:	d003      	beq.n	8007018 <__mcmp+0x2c>
 8007010:	d205      	bcs.n	800701e <__mcmp+0x32>
 8007012:	f04f 30ff 	mov.w	r0, #4294967295
 8007016:	bd30      	pop	{r4, r5, pc}
 8007018:	42a3      	cmp	r3, r4
 800701a:	d3f3      	bcc.n	8007004 <__mcmp+0x18>
 800701c:	e7fb      	b.n	8007016 <__mcmp+0x2a>
 800701e:	2001      	movs	r0, #1
 8007020:	e7f9      	b.n	8007016 <__mcmp+0x2a>
	...

08007024 <__mdiff>:
 8007024:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007028:	4689      	mov	r9, r1
 800702a:	4606      	mov	r6, r0
 800702c:	4611      	mov	r1, r2
 800702e:	4648      	mov	r0, r9
 8007030:	4614      	mov	r4, r2
 8007032:	f7ff ffdb 	bl	8006fec <__mcmp>
 8007036:	1e05      	subs	r5, r0, #0
 8007038:	d112      	bne.n	8007060 <__mdiff+0x3c>
 800703a:	4629      	mov	r1, r5
 800703c:	4630      	mov	r0, r6
 800703e:	f7ff fd63 	bl	8006b08 <_Balloc>
 8007042:	4602      	mov	r2, r0
 8007044:	b928      	cbnz	r0, 8007052 <__mdiff+0x2e>
 8007046:	4b3f      	ldr	r3, [pc, #252]	@ (8007144 <__mdiff+0x120>)
 8007048:	f240 2137 	movw	r1, #567	@ 0x237
 800704c:	483e      	ldr	r0, [pc, #248]	@ (8007148 <__mdiff+0x124>)
 800704e:	f000 fb11 	bl	8007674 <__assert_func>
 8007052:	2301      	movs	r3, #1
 8007054:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007058:	4610      	mov	r0, r2
 800705a:	b003      	add	sp, #12
 800705c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007060:	bfbc      	itt	lt
 8007062:	464b      	movlt	r3, r9
 8007064:	46a1      	movlt	r9, r4
 8007066:	4630      	mov	r0, r6
 8007068:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800706c:	bfba      	itte	lt
 800706e:	461c      	movlt	r4, r3
 8007070:	2501      	movlt	r5, #1
 8007072:	2500      	movge	r5, #0
 8007074:	f7ff fd48 	bl	8006b08 <_Balloc>
 8007078:	4602      	mov	r2, r0
 800707a:	b918      	cbnz	r0, 8007084 <__mdiff+0x60>
 800707c:	4b31      	ldr	r3, [pc, #196]	@ (8007144 <__mdiff+0x120>)
 800707e:	f240 2145 	movw	r1, #581	@ 0x245
 8007082:	e7e3      	b.n	800704c <__mdiff+0x28>
 8007084:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007088:	6926      	ldr	r6, [r4, #16]
 800708a:	60c5      	str	r5, [r0, #12]
 800708c:	f109 0310 	add.w	r3, r9, #16
 8007090:	f109 0514 	add.w	r5, r9, #20
 8007094:	f104 0e14 	add.w	lr, r4, #20
 8007098:	f100 0b14 	add.w	fp, r0, #20
 800709c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80070a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80070a4:	9301      	str	r3, [sp, #4]
 80070a6:	46d9      	mov	r9, fp
 80070a8:	f04f 0c00 	mov.w	ip, #0
 80070ac:	9b01      	ldr	r3, [sp, #4]
 80070ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 80070b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80070b6:	9301      	str	r3, [sp, #4]
 80070b8:	fa1f f38a 	uxth.w	r3, sl
 80070bc:	4619      	mov	r1, r3
 80070be:	b283      	uxth	r3, r0
 80070c0:	1acb      	subs	r3, r1, r3
 80070c2:	0c00      	lsrs	r0, r0, #16
 80070c4:	4463      	add	r3, ip
 80070c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80070ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80070d4:	4576      	cmp	r6, lr
 80070d6:	f849 3b04 	str.w	r3, [r9], #4
 80070da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070de:	d8e5      	bhi.n	80070ac <__mdiff+0x88>
 80070e0:	1b33      	subs	r3, r6, r4
 80070e2:	3b15      	subs	r3, #21
 80070e4:	f023 0303 	bic.w	r3, r3, #3
 80070e8:	3415      	adds	r4, #21
 80070ea:	3304      	adds	r3, #4
 80070ec:	42a6      	cmp	r6, r4
 80070ee:	bf38      	it	cc
 80070f0:	2304      	movcc	r3, #4
 80070f2:	441d      	add	r5, r3
 80070f4:	445b      	add	r3, fp
 80070f6:	461e      	mov	r6, r3
 80070f8:	462c      	mov	r4, r5
 80070fa:	4544      	cmp	r4, r8
 80070fc:	d30e      	bcc.n	800711c <__mdiff+0xf8>
 80070fe:	f108 0103 	add.w	r1, r8, #3
 8007102:	1b49      	subs	r1, r1, r5
 8007104:	f021 0103 	bic.w	r1, r1, #3
 8007108:	3d03      	subs	r5, #3
 800710a:	45a8      	cmp	r8, r5
 800710c:	bf38      	it	cc
 800710e:	2100      	movcc	r1, #0
 8007110:	440b      	add	r3, r1
 8007112:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007116:	b191      	cbz	r1, 800713e <__mdiff+0x11a>
 8007118:	6117      	str	r7, [r2, #16]
 800711a:	e79d      	b.n	8007058 <__mdiff+0x34>
 800711c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007120:	46e6      	mov	lr, ip
 8007122:	0c08      	lsrs	r0, r1, #16
 8007124:	fa1c fc81 	uxtah	ip, ip, r1
 8007128:	4471      	add	r1, lr
 800712a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800712e:	b289      	uxth	r1, r1
 8007130:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007134:	f846 1b04 	str.w	r1, [r6], #4
 8007138:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800713c:	e7dd      	b.n	80070fa <__mdiff+0xd6>
 800713e:	3f01      	subs	r7, #1
 8007140:	e7e7      	b.n	8007112 <__mdiff+0xee>
 8007142:	bf00      	nop
 8007144:	08007e08 	.word	0x08007e08
 8007148:	08007e19 	.word	0x08007e19

0800714c <__d2b>:
 800714c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007150:	460f      	mov	r7, r1
 8007152:	2101      	movs	r1, #1
 8007154:	ec59 8b10 	vmov	r8, r9, d0
 8007158:	4616      	mov	r6, r2
 800715a:	f7ff fcd5 	bl	8006b08 <_Balloc>
 800715e:	4604      	mov	r4, r0
 8007160:	b930      	cbnz	r0, 8007170 <__d2b+0x24>
 8007162:	4602      	mov	r2, r0
 8007164:	4b23      	ldr	r3, [pc, #140]	@ (80071f4 <__d2b+0xa8>)
 8007166:	4824      	ldr	r0, [pc, #144]	@ (80071f8 <__d2b+0xac>)
 8007168:	f240 310f 	movw	r1, #783	@ 0x30f
 800716c:	f000 fa82 	bl	8007674 <__assert_func>
 8007170:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007174:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007178:	b10d      	cbz	r5, 800717e <__d2b+0x32>
 800717a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800717e:	9301      	str	r3, [sp, #4]
 8007180:	f1b8 0300 	subs.w	r3, r8, #0
 8007184:	d023      	beq.n	80071ce <__d2b+0x82>
 8007186:	4668      	mov	r0, sp
 8007188:	9300      	str	r3, [sp, #0]
 800718a:	f7ff fd84 	bl	8006c96 <__lo0bits>
 800718e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007192:	b1d0      	cbz	r0, 80071ca <__d2b+0x7e>
 8007194:	f1c0 0320 	rsb	r3, r0, #32
 8007198:	fa02 f303 	lsl.w	r3, r2, r3
 800719c:	430b      	orrs	r3, r1
 800719e:	40c2      	lsrs	r2, r0
 80071a0:	6163      	str	r3, [r4, #20]
 80071a2:	9201      	str	r2, [sp, #4]
 80071a4:	9b01      	ldr	r3, [sp, #4]
 80071a6:	61a3      	str	r3, [r4, #24]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	bf0c      	ite	eq
 80071ac:	2201      	moveq	r2, #1
 80071ae:	2202      	movne	r2, #2
 80071b0:	6122      	str	r2, [r4, #16]
 80071b2:	b1a5      	cbz	r5, 80071de <__d2b+0x92>
 80071b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80071b8:	4405      	add	r5, r0
 80071ba:	603d      	str	r5, [r7, #0]
 80071bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80071c0:	6030      	str	r0, [r6, #0]
 80071c2:	4620      	mov	r0, r4
 80071c4:	b003      	add	sp, #12
 80071c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071ca:	6161      	str	r1, [r4, #20]
 80071cc:	e7ea      	b.n	80071a4 <__d2b+0x58>
 80071ce:	a801      	add	r0, sp, #4
 80071d0:	f7ff fd61 	bl	8006c96 <__lo0bits>
 80071d4:	9b01      	ldr	r3, [sp, #4]
 80071d6:	6163      	str	r3, [r4, #20]
 80071d8:	3020      	adds	r0, #32
 80071da:	2201      	movs	r2, #1
 80071dc:	e7e8      	b.n	80071b0 <__d2b+0x64>
 80071de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80071e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80071e6:	6038      	str	r0, [r7, #0]
 80071e8:	6918      	ldr	r0, [r3, #16]
 80071ea:	f7ff fd35 	bl	8006c58 <__hi0bits>
 80071ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80071f2:	e7e5      	b.n	80071c0 <__d2b+0x74>
 80071f4:	08007e08 	.word	0x08007e08
 80071f8:	08007e19 	.word	0x08007e19

080071fc <__ssputs_r>:
 80071fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007200:	688e      	ldr	r6, [r1, #8]
 8007202:	461f      	mov	r7, r3
 8007204:	42be      	cmp	r6, r7
 8007206:	680b      	ldr	r3, [r1, #0]
 8007208:	4682      	mov	sl, r0
 800720a:	460c      	mov	r4, r1
 800720c:	4690      	mov	r8, r2
 800720e:	d82d      	bhi.n	800726c <__ssputs_r+0x70>
 8007210:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007214:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007218:	d026      	beq.n	8007268 <__ssputs_r+0x6c>
 800721a:	6965      	ldr	r5, [r4, #20]
 800721c:	6909      	ldr	r1, [r1, #16]
 800721e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007222:	eba3 0901 	sub.w	r9, r3, r1
 8007226:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800722a:	1c7b      	adds	r3, r7, #1
 800722c:	444b      	add	r3, r9
 800722e:	106d      	asrs	r5, r5, #1
 8007230:	429d      	cmp	r5, r3
 8007232:	bf38      	it	cc
 8007234:	461d      	movcc	r5, r3
 8007236:	0553      	lsls	r3, r2, #21
 8007238:	d527      	bpl.n	800728a <__ssputs_r+0x8e>
 800723a:	4629      	mov	r1, r5
 800723c:	f7ff fbd8 	bl	80069f0 <_malloc_r>
 8007240:	4606      	mov	r6, r0
 8007242:	b360      	cbz	r0, 800729e <__ssputs_r+0xa2>
 8007244:	6921      	ldr	r1, [r4, #16]
 8007246:	464a      	mov	r2, r9
 8007248:	f000 fa06 	bl	8007658 <memcpy>
 800724c:	89a3      	ldrh	r3, [r4, #12]
 800724e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007252:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007256:	81a3      	strh	r3, [r4, #12]
 8007258:	6126      	str	r6, [r4, #16]
 800725a:	6165      	str	r5, [r4, #20]
 800725c:	444e      	add	r6, r9
 800725e:	eba5 0509 	sub.w	r5, r5, r9
 8007262:	6026      	str	r6, [r4, #0]
 8007264:	60a5      	str	r5, [r4, #8]
 8007266:	463e      	mov	r6, r7
 8007268:	42be      	cmp	r6, r7
 800726a:	d900      	bls.n	800726e <__ssputs_r+0x72>
 800726c:	463e      	mov	r6, r7
 800726e:	6820      	ldr	r0, [r4, #0]
 8007270:	4632      	mov	r2, r6
 8007272:	4641      	mov	r1, r8
 8007274:	f000 f9c6 	bl	8007604 <memmove>
 8007278:	68a3      	ldr	r3, [r4, #8]
 800727a:	1b9b      	subs	r3, r3, r6
 800727c:	60a3      	str	r3, [r4, #8]
 800727e:	6823      	ldr	r3, [r4, #0]
 8007280:	4433      	add	r3, r6
 8007282:	6023      	str	r3, [r4, #0]
 8007284:	2000      	movs	r0, #0
 8007286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800728a:	462a      	mov	r2, r5
 800728c:	f000 fa36 	bl	80076fc <_realloc_r>
 8007290:	4606      	mov	r6, r0
 8007292:	2800      	cmp	r0, #0
 8007294:	d1e0      	bne.n	8007258 <__ssputs_r+0x5c>
 8007296:	6921      	ldr	r1, [r4, #16]
 8007298:	4650      	mov	r0, sl
 800729a:	f7ff fb35 	bl	8006908 <_free_r>
 800729e:	230c      	movs	r3, #12
 80072a0:	f8ca 3000 	str.w	r3, [sl]
 80072a4:	89a3      	ldrh	r3, [r4, #12]
 80072a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072aa:	81a3      	strh	r3, [r4, #12]
 80072ac:	f04f 30ff 	mov.w	r0, #4294967295
 80072b0:	e7e9      	b.n	8007286 <__ssputs_r+0x8a>
	...

080072b4 <_svfiprintf_r>:
 80072b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b8:	4698      	mov	r8, r3
 80072ba:	898b      	ldrh	r3, [r1, #12]
 80072bc:	061b      	lsls	r3, r3, #24
 80072be:	b09d      	sub	sp, #116	@ 0x74
 80072c0:	4607      	mov	r7, r0
 80072c2:	460d      	mov	r5, r1
 80072c4:	4614      	mov	r4, r2
 80072c6:	d510      	bpl.n	80072ea <_svfiprintf_r+0x36>
 80072c8:	690b      	ldr	r3, [r1, #16]
 80072ca:	b973      	cbnz	r3, 80072ea <_svfiprintf_r+0x36>
 80072cc:	2140      	movs	r1, #64	@ 0x40
 80072ce:	f7ff fb8f 	bl	80069f0 <_malloc_r>
 80072d2:	6028      	str	r0, [r5, #0]
 80072d4:	6128      	str	r0, [r5, #16]
 80072d6:	b930      	cbnz	r0, 80072e6 <_svfiprintf_r+0x32>
 80072d8:	230c      	movs	r3, #12
 80072da:	603b      	str	r3, [r7, #0]
 80072dc:	f04f 30ff 	mov.w	r0, #4294967295
 80072e0:	b01d      	add	sp, #116	@ 0x74
 80072e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072e6:	2340      	movs	r3, #64	@ 0x40
 80072e8:	616b      	str	r3, [r5, #20]
 80072ea:	2300      	movs	r3, #0
 80072ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80072ee:	2320      	movs	r3, #32
 80072f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80072f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80072f8:	2330      	movs	r3, #48	@ 0x30
 80072fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007498 <_svfiprintf_r+0x1e4>
 80072fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007302:	f04f 0901 	mov.w	r9, #1
 8007306:	4623      	mov	r3, r4
 8007308:	469a      	mov	sl, r3
 800730a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800730e:	b10a      	cbz	r2, 8007314 <_svfiprintf_r+0x60>
 8007310:	2a25      	cmp	r2, #37	@ 0x25
 8007312:	d1f9      	bne.n	8007308 <_svfiprintf_r+0x54>
 8007314:	ebba 0b04 	subs.w	fp, sl, r4
 8007318:	d00b      	beq.n	8007332 <_svfiprintf_r+0x7e>
 800731a:	465b      	mov	r3, fp
 800731c:	4622      	mov	r2, r4
 800731e:	4629      	mov	r1, r5
 8007320:	4638      	mov	r0, r7
 8007322:	f7ff ff6b 	bl	80071fc <__ssputs_r>
 8007326:	3001      	adds	r0, #1
 8007328:	f000 80a7 	beq.w	800747a <_svfiprintf_r+0x1c6>
 800732c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800732e:	445a      	add	r2, fp
 8007330:	9209      	str	r2, [sp, #36]	@ 0x24
 8007332:	f89a 3000 	ldrb.w	r3, [sl]
 8007336:	2b00      	cmp	r3, #0
 8007338:	f000 809f 	beq.w	800747a <_svfiprintf_r+0x1c6>
 800733c:	2300      	movs	r3, #0
 800733e:	f04f 32ff 	mov.w	r2, #4294967295
 8007342:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007346:	f10a 0a01 	add.w	sl, sl, #1
 800734a:	9304      	str	r3, [sp, #16]
 800734c:	9307      	str	r3, [sp, #28]
 800734e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007352:	931a      	str	r3, [sp, #104]	@ 0x68
 8007354:	4654      	mov	r4, sl
 8007356:	2205      	movs	r2, #5
 8007358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800735c:	484e      	ldr	r0, [pc, #312]	@ (8007498 <_svfiprintf_r+0x1e4>)
 800735e:	f7f8 ff37 	bl	80001d0 <memchr>
 8007362:	9a04      	ldr	r2, [sp, #16]
 8007364:	b9d8      	cbnz	r0, 800739e <_svfiprintf_r+0xea>
 8007366:	06d0      	lsls	r0, r2, #27
 8007368:	bf44      	itt	mi
 800736a:	2320      	movmi	r3, #32
 800736c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007370:	0711      	lsls	r1, r2, #28
 8007372:	bf44      	itt	mi
 8007374:	232b      	movmi	r3, #43	@ 0x2b
 8007376:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800737a:	f89a 3000 	ldrb.w	r3, [sl]
 800737e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007380:	d015      	beq.n	80073ae <_svfiprintf_r+0xfa>
 8007382:	9a07      	ldr	r2, [sp, #28]
 8007384:	4654      	mov	r4, sl
 8007386:	2000      	movs	r0, #0
 8007388:	f04f 0c0a 	mov.w	ip, #10
 800738c:	4621      	mov	r1, r4
 800738e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007392:	3b30      	subs	r3, #48	@ 0x30
 8007394:	2b09      	cmp	r3, #9
 8007396:	d94b      	bls.n	8007430 <_svfiprintf_r+0x17c>
 8007398:	b1b0      	cbz	r0, 80073c8 <_svfiprintf_r+0x114>
 800739a:	9207      	str	r2, [sp, #28]
 800739c:	e014      	b.n	80073c8 <_svfiprintf_r+0x114>
 800739e:	eba0 0308 	sub.w	r3, r0, r8
 80073a2:	fa09 f303 	lsl.w	r3, r9, r3
 80073a6:	4313      	orrs	r3, r2
 80073a8:	9304      	str	r3, [sp, #16]
 80073aa:	46a2      	mov	sl, r4
 80073ac:	e7d2      	b.n	8007354 <_svfiprintf_r+0xa0>
 80073ae:	9b03      	ldr	r3, [sp, #12]
 80073b0:	1d19      	adds	r1, r3, #4
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	9103      	str	r1, [sp, #12]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	bfbb      	ittet	lt
 80073ba:	425b      	neglt	r3, r3
 80073bc:	f042 0202 	orrlt.w	r2, r2, #2
 80073c0:	9307      	strge	r3, [sp, #28]
 80073c2:	9307      	strlt	r3, [sp, #28]
 80073c4:	bfb8      	it	lt
 80073c6:	9204      	strlt	r2, [sp, #16]
 80073c8:	7823      	ldrb	r3, [r4, #0]
 80073ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80073cc:	d10a      	bne.n	80073e4 <_svfiprintf_r+0x130>
 80073ce:	7863      	ldrb	r3, [r4, #1]
 80073d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80073d2:	d132      	bne.n	800743a <_svfiprintf_r+0x186>
 80073d4:	9b03      	ldr	r3, [sp, #12]
 80073d6:	1d1a      	adds	r2, r3, #4
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	9203      	str	r2, [sp, #12]
 80073dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80073e0:	3402      	adds	r4, #2
 80073e2:	9305      	str	r3, [sp, #20]
 80073e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80074a8 <_svfiprintf_r+0x1f4>
 80073e8:	7821      	ldrb	r1, [r4, #0]
 80073ea:	2203      	movs	r2, #3
 80073ec:	4650      	mov	r0, sl
 80073ee:	f7f8 feef 	bl	80001d0 <memchr>
 80073f2:	b138      	cbz	r0, 8007404 <_svfiprintf_r+0x150>
 80073f4:	9b04      	ldr	r3, [sp, #16]
 80073f6:	eba0 000a 	sub.w	r0, r0, sl
 80073fa:	2240      	movs	r2, #64	@ 0x40
 80073fc:	4082      	lsls	r2, r0
 80073fe:	4313      	orrs	r3, r2
 8007400:	3401      	adds	r4, #1
 8007402:	9304      	str	r3, [sp, #16]
 8007404:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007408:	4824      	ldr	r0, [pc, #144]	@ (800749c <_svfiprintf_r+0x1e8>)
 800740a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800740e:	2206      	movs	r2, #6
 8007410:	f7f8 fede 	bl	80001d0 <memchr>
 8007414:	2800      	cmp	r0, #0
 8007416:	d036      	beq.n	8007486 <_svfiprintf_r+0x1d2>
 8007418:	4b21      	ldr	r3, [pc, #132]	@ (80074a0 <_svfiprintf_r+0x1ec>)
 800741a:	bb1b      	cbnz	r3, 8007464 <_svfiprintf_r+0x1b0>
 800741c:	9b03      	ldr	r3, [sp, #12]
 800741e:	3307      	adds	r3, #7
 8007420:	f023 0307 	bic.w	r3, r3, #7
 8007424:	3308      	adds	r3, #8
 8007426:	9303      	str	r3, [sp, #12]
 8007428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800742a:	4433      	add	r3, r6
 800742c:	9309      	str	r3, [sp, #36]	@ 0x24
 800742e:	e76a      	b.n	8007306 <_svfiprintf_r+0x52>
 8007430:	fb0c 3202 	mla	r2, ip, r2, r3
 8007434:	460c      	mov	r4, r1
 8007436:	2001      	movs	r0, #1
 8007438:	e7a8      	b.n	800738c <_svfiprintf_r+0xd8>
 800743a:	2300      	movs	r3, #0
 800743c:	3401      	adds	r4, #1
 800743e:	9305      	str	r3, [sp, #20]
 8007440:	4619      	mov	r1, r3
 8007442:	f04f 0c0a 	mov.w	ip, #10
 8007446:	4620      	mov	r0, r4
 8007448:	f810 2b01 	ldrb.w	r2, [r0], #1
 800744c:	3a30      	subs	r2, #48	@ 0x30
 800744e:	2a09      	cmp	r2, #9
 8007450:	d903      	bls.n	800745a <_svfiprintf_r+0x1a6>
 8007452:	2b00      	cmp	r3, #0
 8007454:	d0c6      	beq.n	80073e4 <_svfiprintf_r+0x130>
 8007456:	9105      	str	r1, [sp, #20]
 8007458:	e7c4      	b.n	80073e4 <_svfiprintf_r+0x130>
 800745a:	fb0c 2101 	mla	r1, ip, r1, r2
 800745e:	4604      	mov	r4, r0
 8007460:	2301      	movs	r3, #1
 8007462:	e7f0      	b.n	8007446 <_svfiprintf_r+0x192>
 8007464:	ab03      	add	r3, sp, #12
 8007466:	9300      	str	r3, [sp, #0]
 8007468:	462a      	mov	r2, r5
 800746a:	4b0e      	ldr	r3, [pc, #56]	@ (80074a4 <_svfiprintf_r+0x1f0>)
 800746c:	a904      	add	r1, sp, #16
 800746e:	4638      	mov	r0, r7
 8007470:	f7fd fe7e 	bl	8005170 <_printf_float>
 8007474:	1c42      	adds	r2, r0, #1
 8007476:	4606      	mov	r6, r0
 8007478:	d1d6      	bne.n	8007428 <_svfiprintf_r+0x174>
 800747a:	89ab      	ldrh	r3, [r5, #12]
 800747c:	065b      	lsls	r3, r3, #25
 800747e:	f53f af2d 	bmi.w	80072dc <_svfiprintf_r+0x28>
 8007482:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007484:	e72c      	b.n	80072e0 <_svfiprintf_r+0x2c>
 8007486:	ab03      	add	r3, sp, #12
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	462a      	mov	r2, r5
 800748c:	4b05      	ldr	r3, [pc, #20]	@ (80074a4 <_svfiprintf_r+0x1f0>)
 800748e:	a904      	add	r1, sp, #16
 8007490:	4638      	mov	r0, r7
 8007492:	f7fe f905 	bl	80056a0 <_printf_i>
 8007496:	e7ed      	b.n	8007474 <_svfiprintf_r+0x1c0>
 8007498:	08007e72 	.word	0x08007e72
 800749c:	08007e7c 	.word	0x08007e7c
 80074a0:	08005171 	.word	0x08005171
 80074a4:	080071fd 	.word	0x080071fd
 80074a8:	08007e78 	.word	0x08007e78

080074ac <__sflush_r>:
 80074ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074b4:	0716      	lsls	r6, r2, #28
 80074b6:	4605      	mov	r5, r0
 80074b8:	460c      	mov	r4, r1
 80074ba:	d454      	bmi.n	8007566 <__sflush_r+0xba>
 80074bc:	684b      	ldr	r3, [r1, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	dc02      	bgt.n	80074c8 <__sflush_r+0x1c>
 80074c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	dd48      	ble.n	800755a <__sflush_r+0xae>
 80074c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80074ca:	2e00      	cmp	r6, #0
 80074cc:	d045      	beq.n	800755a <__sflush_r+0xae>
 80074ce:	2300      	movs	r3, #0
 80074d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80074d4:	682f      	ldr	r7, [r5, #0]
 80074d6:	6a21      	ldr	r1, [r4, #32]
 80074d8:	602b      	str	r3, [r5, #0]
 80074da:	d030      	beq.n	800753e <__sflush_r+0x92>
 80074dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80074de:	89a3      	ldrh	r3, [r4, #12]
 80074e0:	0759      	lsls	r1, r3, #29
 80074e2:	d505      	bpl.n	80074f0 <__sflush_r+0x44>
 80074e4:	6863      	ldr	r3, [r4, #4]
 80074e6:	1ad2      	subs	r2, r2, r3
 80074e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80074ea:	b10b      	cbz	r3, 80074f0 <__sflush_r+0x44>
 80074ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80074ee:	1ad2      	subs	r2, r2, r3
 80074f0:	2300      	movs	r3, #0
 80074f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80074f4:	6a21      	ldr	r1, [r4, #32]
 80074f6:	4628      	mov	r0, r5
 80074f8:	47b0      	blx	r6
 80074fa:	1c43      	adds	r3, r0, #1
 80074fc:	89a3      	ldrh	r3, [r4, #12]
 80074fe:	d106      	bne.n	800750e <__sflush_r+0x62>
 8007500:	6829      	ldr	r1, [r5, #0]
 8007502:	291d      	cmp	r1, #29
 8007504:	d82b      	bhi.n	800755e <__sflush_r+0xb2>
 8007506:	4a2a      	ldr	r2, [pc, #168]	@ (80075b0 <__sflush_r+0x104>)
 8007508:	40ca      	lsrs	r2, r1
 800750a:	07d6      	lsls	r6, r2, #31
 800750c:	d527      	bpl.n	800755e <__sflush_r+0xb2>
 800750e:	2200      	movs	r2, #0
 8007510:	6062      	str	r2, [r4, #4]
 8007512:	04d9      	lsls	r1, r3, #19
 8007514:	6922      	ldr	r2, [r4, #16]
 8007516:	6022      	str	r2, [r4, #0]
 8007518:	d504      	bpl.n	8007524 <__sflush_r+0x78>
 800751a:	1c42      	adds	r2, r0, #1
 800751c:	d101      	bne.n	8007522 <__sflush_r+0x76>
 800751e:	682b      	ldr	r3, [r5, #0]
 8007520:	b903      	cbnz	r3, 8007524 <__sflush_r+0x78>
 8007522:	6560      	str	r0, [r4, #84]	@ 0x54
 8007524:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007526:	602f      	str	r7, [r5, #0]
 8007528:	b1b9      	cbz	r1, 800755a <__sflush_r+0xae>
 800752a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800752e:	4299      	cmp	r1, r3
 8007530:	d002      	beq.n	8007538 <__sflush_r+0x8c>
 8007532:	4628      	mov	r0, r5
 8007534:	f7ff f9e8 	bl	8006908 <_free_r>
 8007538:	2300      	movs	r3, #0
 800753a:	6363      	str	r3, [r4, #52]	@ 0x34
 800753c:	e00d      	b.n	800755a <__sflush_r+0xae>
 800753e:	2301      	movs	r3, #1
 8007540:	4628      	mov	r0, r5
 8007542:	47b0      	blx	r6
 8007544:	4602      	mov	r2, r0
 8007546:	1c50      	adds	r0, r2, #1
 8007548:	d1c9      	bne.n	80074de <__sflush_r+0x32>
 800754a:	682b      	ldr	r3, [r5, #0]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d0c6      	beq.n	80074de <__sflush_r+0x32>
 8007550:	2b1d      	cmp	r3, #29
 8007552:	d001      	beq.n	8007558 <__sflush_r+0xac>
 8007554:	2b16      	cmp	r3, #22
 8007556:	d11e      	bne.n	8007596 <__sflush_r+0xea>
 8007558:	602f      	str	r7, [r5, #0]
 800755a:	2000      	movs	r0, #0
 800755c:	e022      	b.n	80075a4 <__sflush_r+0xf8>
 800755e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007562:	b21b      	sxth	r3, r3
 8007564:	e01b      	b.n	800759e <__sflush_r+0xf2>
 8007566:	690f      	ldr	r7, [r1, #16]
 8007568:	2f00      	cmp	r7, #0
 800756a:	d0f6      	beq.n	800755a <__sflush_r+0xae>
 800756c:	0793      	lsls	r3, r2, #30
 800756e:	680e      	ldr	r6, [r1, #0]
 8007570:	bf08      	it	eq
 8007572:	694b      	ldreq	r3, [r1, #20]
 8007574:	600f      	str	r7, [r1, #0]
 8007576:	bf18      	it	ne
 8007578:	2300      	movne	r3, #0
 800757a:	eba6 0807 	sub.w	r8, r6, r7
 800757e:	608b      	str	r3, [r1, #8]
 8007580:	f1b8 0f00 	cmp.w	r8, #0
 8007584:	dde9      	ble.n	800755a <__sflush_r+0xae>
 8007586:	6a21      	ldr	r1, [r4, #32]
 8007588:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800758a:	4643      	mov	r3, r8
 800758c:	463a      	mov	r2, r7
 800758e:	4628      	mov	r0, r5
 8007590:	47b0      	blx	r6
 8007592:	2800      	cmp	r0, #0
 8007594:	dc08      	bgt.n	80075a8 <__sflush_r+0xfc>
 8007596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800759a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800759e:	81a3      	strh	r3, [r4, #12]
 80075a0:	f04f 30ff 	mov.w	r0, #4294967295
 80075a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075a8:	4407      	add	r7, r0
 80075aa:	eba8 0800 	sub.w	r8, r8, r0
 80075ae:	e7e7      	b.n	8007580 <__sflush_r+0xd4>
 80075b0:	20400001 	.word	0x20400001

080075b4 <_fflush_r>:
 80075b4:	b538      	push	{r3, r4, r5, lr}
 80075b6:	690b      	ldr	r3, [r1, #16]
 80075b8:	4605      	mov	r5, r0
 80075ba:	460c      	mov	r4, r1
 80075bc:	b913      	cbnz	r3, 80075c4 <_fflush_r+0x10>
 80075be:	2500      	movs	r5, #0
 80075c0:	4628      	mov	r0, r5
 80075c2:	bd38      	pop	{r3, r4, r5, pc}
 80075c4:	b118      	cbz	r0, 80075ce <_fflush_r+0x1a>
 80075c6:	6a03      	ldr	r3, [r0, #32]
 80075c8:	b90b      	cbnz	r3, 80075ce <_fflush_r+0x1a>
 80075ca:	f7fe fa13 	bl	80059f4 <__sinit>
 80075ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d0f3      	beq.n	80075be <_fflush_r+0xa>
 80075d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80075d8:	07d0      	lsls	r0, r2, #31
 80075da:	d404      	bmi.n	80075e6 <_fflush_r+0x32>
 80075dc:	0599      	lsls	r1, r3, #22
 80075de:	d402      	bmi.n	80075e6 <_fflush_r+0x32>
 80075e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075e2:	f7fe fb34 	bl	8005c4e <__retarget_lock_acquire_recursive>
 80075e6:	4628      	mov	r0, r5
 80075e8:	4621      	mov	r1, r4
 80075ea:	f7ff ff5f 	bl	80074ac <__sflush_r>
 80075ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80075f0:	07da      	lsls	r2, r3, #31
 80075f2:	4605      	mov	r5, r0
 80075f4:	d4e4      	bmi.n	80075c0 <_fflush_r+0xc>
 80075f6:	89a3      	ldrh	r3, [r4, #12]
 80075f8:	059b      	lsls	r3, r3, #22
 80075fa:	d4e1      	bmi.n	80075c0 <_fflush_r+0xc>
 80075fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075fe:	f7fe fb27 	bl	8005c50 <__retarget_lock_release_recursive>
 8007602:	e7dd      	b.n	80075c0 <_fflush_r+0xc>

08007604 <memmove>:
 8007604:	4288      	cmp	r0, r1
 8007606:	b510      	push	{r4, lr}
 8007608:	eb01 0402 	add.w	r4, r1, r2
 800760c:	d902      	bls.n	8007614 <memmove+0x10>
 800760e:	4284      	cmp	r4, r0
 8007610:	4623      	mov	r3, r4
 8007612:	d807      	bhi.n	8007624 <memmove+0x20>
 8007614:	1e43      	subs	r3, r0, #1
 8007616:	42a1      	cmp	r1, r4
 8007618:	d008      	beq.n	800762c <memmove+0x28>
 800761a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800761e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007622:	e7f8      	b.n	8007616 <memmove+0x12>
 8007624:	4402      	add	r2, r0
 8007626:	4601      	mov	r1, r0
 8007628:	428a      	cmp	r2, r1
 800762a:	d100      	bne.n	800762e <memmove+0x2a>
 800762c:	bd10      	pop	{r4, pc}
 800762e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007632:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007636:	e7f7      	b.n	8007628 <memmove+0x24>

08007638 <_sbrk_r>:
 8007638:	b538      	push	{r3, r4, r5, lr}
 800763a:	4d06      	ldr	r5, [pc, #24]	@ (8007654 <_sbrk_r+0x1c>)
 800763c:	2300      	movs	r3, #0
 800763e:	4604      	mov	r4, r0
 8007640:	4608      	mov	r0, r1
 8007642:	602b      	str	r3, [r5, #0]
 8007644:	f7fa f944 	bl	80018d0 <_sbrk>
 8007648:	1c43      	adds	r3, r0, #1
 800764a:	d102      	bne.n	8007652 <_sbrk_r+0x1a>
 800764c:	682b      	ldr	r3, [r5, #0]
 800764e:	b103      	cbz	r3, 8007652 <_sbrk_r+0x1a>
 8007650:	6023      	str	r3, [r4, #0]
 8007652:	bd38      	pop	{r3, r4, r5, pc}
 8007654:	200004a4 	.word	0x200004a4

08007658 <memcpy>:
 8007658:	440a      	add	r2, r1
 800765a:	4291      	cmp	r1, r2
 800765c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007660:	d100      	bne.n	8007664 <memcpy+0xc>
 8007662:	4770      	bx	lr
 8007664:	b510      	push	{r4, lr}
 8007666:	f811 4b01 	ldrb.w	r4, [r1], #1
 800766a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800766e:	4291      	cmp	r1, r2
 8007670:	d1f9      	bne.n	8007666 <memcpy+0xe>
 8007672:	bd10      	pop	{r4, pc}

08007674 <__assert_func>:
 8007674:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007676:	4614      	mov	r4, r2
 8007678:	461a      	mov	r2, r3
 800767a:	4b09      	ldr	r3, [pc, #36]	@ (80076a0 <__assert_func+0x2c>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4605      	mov	r5, r0
 8007680:	68d8      	ldr	r0, [r3, #12]
 8007682:	b14c      	cbz	r4, 8007698 <__assert_func+0x24>
 8007684:	4b07      	ldr	r3, [pc, #28]	@ (80076a4 <__assert_func+0x30>)
 8007686:	9100      	str	r1, [sp, #0]
 8007688:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800768c:	4906      	ldr	r1, [pc, #24]	@ (80076a8 <__assert_func+0x34>)
 800768e:	462b      	mov	r3, r5
 8007690:	f000 f870 	bl	8007774 <fiprintf>
 8007694:	f000 f880 	bl	8007798 <abort>
 8007698:	4b04      	ldr	r3, [pc, #16]	@ (80076ac <__assert_func+0x38>)
 800769a:	461c      	mov	r4, r3
 800769c:	e7f3      	b.n	8007686 <__assert_func+0x12>
 800769e:	bf00      	nop
 80076a0:	20000018 	.word	0x20000018
 80076a4:	08007e8d 	.word	0x08007e8d
 80076a8:	08007e9a 	.word	0x08007e9a
 80076ac:	08007ec8 	.word	0x08007ec8

080076b0 <_calloc_r>:
 80076b0:	b570      	push	{r4, r5, r6, lr}
 80076b2:	fba1 5402 	umull	r5, r4, r1, r2
 80076b6:	b934      	cbnz	r4, 80076c6 <_calloc_r+0x16>
 80076b8:	4629      	mov	r1, r5
 80076ba:	f7ff f999 	bl	80069f0 <_malloc_r>
 80076be:	4606      	mov	r6, r0
 80076c0:	b928      	cbnz	r0, 80076ce <_calloc_r+0x1e>
 80076c2:	4630      	mov	r0, r6
 80076c4:	bd70      	pop	{r4, r5, r6, pc}
 80076c6:	220c      	movs	r2, #12
 80076c8:	6002      	str	r2, [r0, #0]
 80076ca:	2600      	movs	r6, #0
 80076cc:	e7f9      	b.n	80076c2 <_calloc_r+0x12>
 80076ce:	462a      	mov	r2, r5
 80076d0:	4621      	mov	r1, r4
 80076d2:	f7fe fa3e 	bl	8005b52 <memset>
 80076d6:	e7f4      	b.n	80076c2 <_calloc_r+0x12>

080076d8 <__ascii_mbtowc>:
 80076d8:	b082      	sub	sp, #8
 80076da:	b901      	cbnz	r1, 80076de <__ascii_mbtowc+0x6>
 80076dc:	a901      	add	r1, sp, #4
 80076de:	b142      	cbz	r2, 80076f2 <__ascii_mbtowc+0x1a>
 80076e0:	b14b      	cbz	r3, 80076f6 <__ascii_mbtowc+0x1e>
 80076e2:	7813      	ldrb	r3, [r2, #0]
 80076e4:	600b      	str	r3, [r1, #0]
 80076e6:	7812      	ldrb	r2, [r2, #0]
 80076e8:	1e10      	subs	r0, r2, #0
 80076ea:	bf18      	it	ne
 80076ec:	2001      	movne	r0, #1
 80076ee:	b002      	add	sp, #8
 80076f0:	4770      	bx	lr
 80076f2:	4610      	mov	r0, r2
 80076f4:	e7fb      	b.n	80076ee <__ascii_mbtowc+0x16>
 80076f6:	f06f 0001 	mvn.w	r0, #1
 80076fa:	e7f8      	b.n	80076ee <__ascii_mbtowc+0x16>

080076fc <_realloc_r>:
 80076fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007700:	4607      	mov	r7, r0
 8007702:	4614      	mov	r4, r2
 8007704:	460d      	mov	r5, r1
 8007706:	b921      	cbnz	r1, 8007712 <_realloc_r+0x16>
 8007708:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800770c:	4611      	mov	r1, r2
 800770e:	f7ff b96f 	b.w	80069f0 <_malloc_r>
 8007712:	b92a      	cbnz	r2, 8007720 <_realloc_r+0x24>
 8007714:	f7ff f8f8 	bl	8006908 <_free_r>
 8007718:	4625      	mov	r5, r4
 800771a:	4628      	mov	r0, r5
 800771c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007720:	f000 f841 	bl	80077a6 <_malloc_usable_size_r>
 8007724:	4284      	cmp	r4, r0
 8007726:	4606      	mov	r6, r0
 8007728:	d802      	bhi.n	8007730 <_realloc_r+0x34>
 800772a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800772e:	d8f4      	bhi.n	800771a <_realloc_r+0x1e>
 8007730:	4621      	mov	r1, r4
 8007732:	4638      	mov	r0, r7
 8007734:	f7ff f95c 	bl	80069f0 <_malloc_r>
 8007738:	4680      	mov	r8, r0
 800773a:	b908      	cbnz	r0, 8007740 <_realloc_r+0x44>
 800773c:	4645      	mov	r5, r8
 800773e:	e7ec      	b.n	800771a <_realloc_r+0x1e>
 8007740:	42b4      	cmp	r4, r6
 8007742:	4622      	mov	r2, r4
 8007744:	4629      	mov	r1, r5
 8007746:	bf28      	it	cs
 8007748:	4632      	movcs	r2, r6
 800774a:	f7ff ff85 	bl	8007658 <memcpy>
 800774e:	4629      	mov	r1, r5
 8007750:	4638      	mov	r0, r7
 8007752:	f7ff f8d9 	bl	8006908 <_free_r>
 8007756:	e7f1      	b.n	800773c <_realloc_r+0x40>

08007758 <__ascii_wctomb>:
 8007758:	4603      	mov	r3, r0
 800775a:	4608      	mov	r0, r1
 800775c:	b141      	cbz	r1, 8007770 <__ascii_wctomb+0x18>
 800775e:	2aff      	cmp	r2, #255	@ 0xff
 8007760:	d904      	bls.n	800776c <__ascii_wctomb+0x14>
 8007762:	228a      	movs	r2, #138	@ 0x8a
 8007764:	601a      	str	r2, [r3, #0]
 8007766:	f04f 30ff 	mov.w	r0, #4294967295
 800776a:	4770      	bx	lr
 800776c:	700a      	strb	r2, [r1, #0]
 800776e:	2001      	movs	r0, #1
 8007770:	4770      	bx	lr
	...

08007774 <fiprintf>:
 8007774:	b40e      	push	{r1, r2, r3}
 8007776:	b503      	push	{r0, r1, lr}
 8007778:	4601      	mov	r1, r0
 800777a:	ab03      	add	r3, sp, #12
 800777c:	4805      	ldr	r0, [pc, #20]	@ (8007794 <fiprintf+0x20>)
 800777e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007782:	6800      	ldr	r0, [r0, #0]
 8007784:	9301      	str	r3, [sp, #4]
 8007786:	f000 f83f 	bl	8007808 <_vfiprintf_r>
 800778a:	b002      	add	sp, #8
 800778c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007790:	b003      	add	sp, #12
 8007792:	4770      	bx	lr
 8007794:	20000018 	.word	0x20000018

08007798 <abort>:
 8007798:	b508      	push	{r3, lr}
 800779a:	2006      	movs	r0, #6
 800779c:	f000 fa08 	bl	8007bb0 <raise>
 80077a0:	2001      	movs	r0, #1
 80077a2:	f7fa f81d 	bl	80017e0 <_exit>

080077a6 <_malloc_usable_size_r>:
 80077a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077aa:	1f18      	subs	r0, r3, #4
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	bfbc      	itt	lt
 80077b0:	580b      	ldrlt	r3, [r1, r0]
 80077b2:	18c0      	addlt	r0, r0, r3
 80077b4:	4770      	bx	lr

080077b6 <__sfputc_r>:
 80077b6:	6893      	ldr	r3, [r2, #8]
 80077b8:	3b01      	subs	r3, #1
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	b410      	push	{r4}
 80077be:	6093      	str	r3, [r2, #8]
 80077c0:	da08      	bge.n	80077d4 <__sfputc_r+0x1e>
 80077c2:	6994      	ldr	r4, [r2, #24]
 80077c4:	42a3      	cmp	r3, r4
 80077c6:	db01      	blt.n	80077cc <__sfputc_r+0x16>
 80077c8:	290a      	cmp	r1, #10
 80077ca:	d103      	bne.n	80077d4 <__sfputc_r+0x1e>
 80077cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077d0:	f000 b932 	b.w	8007a38 <__swbuf_r>
 80077d4:	6813      	ldr	r3, [r2, #0]
 80077d6:	1c58      	adds	r0, r3, #1
 80077d8:	6010      	str	r0, [r2, #0]
 80077da:	7019      	strb	r1, [r3, #0]
 80077dc:	4608      	mov	r0, r1
 80077de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077e2:	4770      	bx	lr

080077e4 <__sfputs_r>:
 80077e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077e6:	4606      	mov	r6, r0
 80077e8:	460f      	mov	r7, r1
 80077ea:	4614      	mov	r4, r2
 80077ec:	18d5      	adds	r5, r2, r3
 80077ee:	42ac      	cmp	r4, r5
 80077f0:	d101      	bne.n	80077f6 <__sfputs_r+0x12>
 80077f2:	2000      	movs	r0, #0
 80077f4:	e007      	b.n	8007806 <__sfputs_r+0x22>
 80077f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077fa:	463a      	mov	r2, r7
 80077fc:	4630      	mov	r0, r6
 80077fe:	f7ff ffda 	bl	80077b6 <__sfputc_r>
 8007802:	1c43      	adds	r3, r0, #1
 8007804:	d1f3      	bne.n	80077ee <__sfputs_r+0xa>
 8007806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007808 <_vfiprintf_r>:
 8007808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800780c:	460d      	mov	r5, r1
 800780e:	b09d      	sub	sp, #116	@ 0x74
 8007810:	4614      	mov	r4, r2
 8007812:	4698      	mov	r8, r3
 8007814:	4606      	mov	r6, r0
 8007816:	b118      	cbz	r0, 8007820 <_vfiprintf_r+0x18>
 8007818:	6a03      	ldr	r3, [r0, #32]
 800781a:	b90b      	cbnz	r3, 8007820 <_vfiprintf_r+0x18>
 800781c:	f7fe f8ea 	bl	80059f4 <__sinit>
 8007820:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007822:	07d9      	lsls	r1, r3, #31
 8007824:	d405      	bmi.n	8007832 <_vfiprintf_r+0x2a>
 8007826:	89ab      	ldrh	r3, [r5, #12]
 8007828:	059a      	lsls	r2, r3, #22
 800782a:	d402      	bmi.n	8007832 <_vfiprintf_r+0x2a>
 800782c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800782e:	f7fe fa0e 	bl	8005c4e <__retarget_lock_acquire_recursive>
 8007832:	89ab      	ldrh	r3, [r5, #12]
 8007834:	071b      	lsls	r3, r3, #28
 8007836:	d501      	bpl.n	800783c <_vfiprintf_r+0x34>
 8007838:	692b      	ldr	r3, [r5, #16]
 800783a:	b99b      	cbnz	r3, 8007864 <_vfiprintf_r+0x5c>
 800783c:	4629      	mov	r1, r5
 800783e:	4630      	mov	r0, r6
 8007840:	f000 f938 	bl	8007ab4 <__swsetup_r>
 8007844:	b170      	cbz	r0, 8007864 <_vfiprintf_r+0x5c>
 8007846:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007848:	07dc      	lsls	r4, r3, #31
 800784a:	d504      	bpl.n	8007856 <_vfiprintf_r+0x4e>
 800784c:	f04f 30ff 	mov.w	r0, #4294967295
 8007850:	b01d      	add	sp, #116	@ 0x74
 8007852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007856:	89ab      	ldrh	r3, [r5, #12]
 8007858:	0598      	lsls	r0, r3, #22
 800785a:	d4f7      	bmi.n	800784c <_vfiprintf_r+0x44>
 800785c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800785e:	f7fe f9f7 	bl	8005c50 <__retarget_lock_release_recursive>
 8007862:	e7f3      	b.n	800784c <_vfiprintf_r+0x44>
 8007864:	2300      	movs	r3, #0
 8007866:	9309      	str	r3, [sp, #36]	@ 0x24
 8007868:	2320      	movs	r3, #32
 800786a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800786e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007872:	2330      	movs	r3, #48	@ 0x30
 8007874:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007a24 <_vfiprintf_r+0x21c>
 8007878:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800787c:	f04f 0901 	mov.w	r9, #1
 8007880:	4623      	mov	r3, r4
 8007882:	469a      	mov	sl, r3
 8007884:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007888:	b10a      	cbz	r2, 800788e <_vfiprintf_r+0x86>
 800788a:	2a25      	cmp	r2, #37	@ 0x25
 800788c:	d1f9      	bne.n	8007882 <_vfiprintf_r+0x7a>
 800788e:	ebba 0b04 	subs.w	fp, sl, r4
 8007892:	d00b      	beq.n	80078ac <_vfiprintf_r+0xa4>
 8007894:	465b      	mov	r3, fp
 8007896:	4622      	mov	r2, r4
 8007898:	4629      	mov	r1, r5
 800789a:	4630      	mov	r0, r6
 800789c:	f7ff ffa2 	bl	80077e4 <__sfputs_r>
 80078a0:	3001      	adds	r0, #1
 80078a2:	f000 80a7 	beq.w	80079f4 <_vfiprintf_r+0x1ec>
 80078a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078a8:	445a      	add	r2, fp
 80078aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80078ac:	f89a 3000 	ldrb.w	r3, [sl]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	f000 809f 	beq.w	80079f4 <_vfiprintf_r+0x1ec>
 80078b6:	2300      	movs	r3, #0
 80078b8:	f04f 32ff 	mov.w	r2, #4294967295
 80078bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078c0:	f10a 0a01 	add.w	sl, sl, #1
 80078c4:	9304      	str	r3, [sp, #16]
 80078c6:	9307      	str	r3, [sp, #28]
 80078c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80078ce:	4654      	mov	r4, sl
 80078d0:	2205      	movs	r2, #5
 80078d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078d6:	4853      	ldr	r0, [pc, #332]	@ (8007a24 <_vfiprintf_r+0x21c>)
 80078d8:	f7f8 fc7a 	bl	80001d0 <memchr>
 80078dc:	9a04      	ldr	r2, [sp, #16]
 80078de:	b9d8      	cbnz	r0, 8007918 <_vfiprintf_r+0x110>
 80078e0:	06d1      	lsls	r1, r2, #27
 80078e2:	bf44      	itt	mi
 80078e4:	2320      	movmi	r3, #32
 80078e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078ea:	0713      	lsls	r3, r2, #28
 80078ec:	bf44      	itt	mi
 80078ee:	232b      	movmi	r3, #43	@ 0x2b
 80078f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078f4:	f89a 3000 	ldrb.w	r3, [sl]
 80078f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80078fa:	d015      	beq.n	8007928 <_vfiprintf_r+0x120>
 80078fc:	9a07      	ldr	r2, [sp, #28]
 80078fe:	4654      	mov	r4, sl
 8007900:	2000      	movs	r0, #0
 8007902:	f04f 0c0a 	mov.w	ip, #10
 8007906:	4621      	mov	r1, r4
 8007908:	f811 3b01 	ldrb.w	r3, [r1], #1
 800790c:	3b30      	subs	r3, #48	@ 0x30
 800790e:	2b09      	cmp	r3, #9
 8007910:	d94b      	bls.n	80079aa <_vfiprintf_r+0x1a2>
 8007912:	b1b0      	cbz	r0, 8007942 <_vfiprintf_r+0x13a>
 8007914:	9207      	str	r2, [sp, #28]
 8007916:	e014      	b.n	8007942 <_vfiprintf_r+0x13a>
 8007918:	eba0 0308 	sub.w	r3, r0, r8
 800791c:	fa09 f303 	lsl.w	r3, r9, r3
 8007920:	4313      	orrs	r3, r2
 8007922:	9304      	str	r3, [sp, #16]
 8007924:	46a2      	mov	sl, r4
 8007926:	e7d2      	b.n	80078ce <_vfiprintf_r+0xc6>
 8007928:	9b03      	ldr	r3, [sp, #12]
 800792a:	1d19      	adds	r1, r3, #4
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	9103      	str	r1, [sp, #12]
 8007930:	2b00      	cmp	r3, #0
 8007932:	bfbb      	ittet	lt
 8007934:	425b      	neglt	r3, r3
 8007936:	f042 0202 	orrlt.w	r2, r2, #2
 800793a:	9307      	strge	r3, [sp, #28]
 800793c:	9307      	strlt	r3, [sp, #28]
 800793e:	bfb8      	it	lt
 8007940:	9204      	strlt	r2, [sp, #16]
 8007942:	7823      	ldrb	r3, [r4, #0]
 8007944:	2b2e      	cmp	r3, #46	@ 0x2e
 8007946:	d10a      	bne.n	800795e <_vfiprintf_r+0x156>
 8007948:	7863      	ldrb	r3, [r4, #1]
 800794a:	2b2a      	cmp	r3, #42	@ 0x2a
 800794c:	d132      	bne.n	80079b4 <_vfiprintf_r+0x1ac>
 800794e:	9b03      	ldr	r3, [sp, #12]
 8007950:	1d1a      	adds	r2, r3, #4
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	9203      	str	r2, [sp, #12]
 8007956:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800795a:	3402      	adds	r4, #2
 800795c:	9305      	str	r3, [sp, #20]
 800795e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007a34 <_vfiprintf_r+0x22c>
 8007962:	7821      	ldrb	r1, [r4, #0]
 8007964:	2203      	movs	r2, #3
 8007966:	4650      	mov	r0, sl
 8007968:	f7f8 fc32 	bl	80001d0 <memchr>
 800796c:	b138      	cbz	r0, 800797e <_vfiprintf_r+0x176>
 800796e:	9b04      	ldr	r3, [sp, #16]
 8007970:	eba0 000a 	sub.w	r0, r0, sl
 8007974:	2240      	movs	r2, #64	@ 0x40
 8007976:	4082      	lsls	r2, r0
 8007978:	4313      	orrs	r3, r2
 800797a:	3401      	adds	r4, #1
 800797c:	9304      	str	r3, [sp, #16]
 800797e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007982:	4829      	ldr	r0, [pc, #164]	@ (8007a28 <_vfiprintf_r+0x220>)
 8007984:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007988:	2206      	movs	r2, #6
 800798a:	f7f8 fc21 	bl	80001d0 <memchr>
 800798e:	2800      	cmp	r0, #0
 8007990:	d03f      	beq.n	8007a12 <_vfiprintf_r+0x20a>
 8007992:	4b26      	ldr	r3, [pc, #152]	@ (8007a2c <_vfiprintf_r+0x224>)
 8007994:	bb1b      	cbnz	r3, 80079de <_vfiprintf_r+0x1d6>
 8007996:	9b03      	ldr	r3, [sp, #12]
 8007998:	3307      	adds	r3, #7
 800799a:	f023 0307 	bic.w	r3, r3, #7
 800799e:	3308      	adds	r3, #8
 80079a0:	9303      	str	r3, [sp, #12]
 80079a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079a4:	443b      	add	r3, r7
 80079a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80079a8:	e76a      	b.n	8007880 <_vfiprintf_r+0x78>
 80079aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80079ae:	460c      	mov	r4, r1
 80079b0:	2001      	movs	r0, #1
 80079b2:	e7a8      	b.n	8007906 <_vfiprintf_r+0xfe>
 80079b4:	2300      	movs	r3, #0
 80079b6:	3401      	adds	r4, #1
 80079b8:	9305      	str	r3, [sp, #20]
 80079ba:	4619      	mov	r1, r3
 80079bc:	f04f 0c0a 	mov.w	ip, #10
 80079c0:	4620      	mov	r0, r4
 80079c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079c6:	3a30      	subs	r2, #48	@ 0x30
 80079c8:	2a09      	cmp	r2, #9
 80079ca:	d903      	bls.n	80079d4 <_vfiprintf_r+0x1cc>
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d0c6      	beq.n	800795e <_vfiprintf_r+0x156>
 80079d0:	9105      	str	r1, [sp, #20]
 80079d2:	e7c4      	b.n	800795e <_vfiprintf_r+0x156>
 80079d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80079d8:	4604      	mov	r4, r0
 80079da:	2301      	movs	r3, #1
 80079dc:	e7f0      	b.n	80079c0 <_vfiprintf_r+0x1b8>
 80079de:	ab03      	add	r3, sp, #12
 80079e0:	9300      	str	r3, [sp, #0]
 80079e2:	462a      	mov	r2, r5
 80079e4:	4b12      	ldr	r3, [pc, #72]	@ (8007a30 <_vfiprintf_r+0x228>)
 80079e6:	a904      	add	r1, sp, #16
 80079e8:	4630      	mov	r0, r6
 80079ea:	f7fd fbc1 	bl	8005170 <_printf_float>
 80079ee:	4607      	mov	r7, r0
 80079f0:	1c78      	adds	r0, r7, #1
 80079f2:	d1d6      	bne.n	80079a2 <_vfiprintf_r+0x19a>
 80079f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079f6:	07d9      	lsls	r1, r3, #31
 80079f8:	d405      	bmi.n	8007a06 <_vfiprintf_r+0x1fe>
 80079fa:	89ab      	ldrh	r3, [r5, #12]
 80079fc:	059a      	lsls	r2, r3, #22
 80079fe:	d402      	bmi.n	8007a06 <_vfiprintf_r+0x1fe>
 8007a00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a02:	f7fe f925 	bl	8005c50 <__retarget_lock_release_recursive>
 8007a06:	89ab      	ldrh	r3, [r5, #12]
 8007a08:	065b      	lsls	r3, r3, #25
 8007a0a:	f53f af1f 	bmi.w	800784c <_vfiprintf_r+0x44>
 8007a0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a10:	e71e      	b.n	8007850 <_vfiprintf_r+0x48>
 8007a12:	ab03      	add	r3, sp, #12
 8007a14:	9300      	str	r3, [sp, #0]
 8007a16:	462a      	mov	r2, r5
 8007a18:	4b05      	ldr	r3, [pc, #20]	@ (8007a30 <_vfiprintf_r+0x228>)
 8007a1a:	a904      	add	r1, sp, #16
 8007a1c:	4630      	mov	r0, r6
 8007a1e:	f7fd fe3f 	bl	80056a0 <_printf_i>
 8007a22:	e7e4      	b.n	80079ee <_vfiprintf_r+0x1e6>
 8007a24:	08007e72 	.word	0x08007e72
 8007a28:	08007e7c 	.word	0x08007e7c
 8007a2c:	08005171 	.word	0x08005171
 8007a30:	080077e5 	.word	0x080077e5
 8007a34:	08007e78 	.word	0x08007e78

08007a38 <__swbuf_r>:
 8007a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a3a:	460e      	mov	r6, r1
 8007a3c:	4614      	mov	r4, r2
 8007a3e:	4605      	mov	r5, r0
 8007a40:	b118      	cbz	r0, 8007a4a <__swbuf_r+0x12>
 8007a42:	6a03      	ldr	r3, [r0, #32]
 8007a44:	b90b      	cbnz	r3, 8007a4a <__swbuf_r+0x12>
 8007a46:	f7fd ffd5 	bl	80059f4 <__sinit>
 8007a4a:	69a3      	ldr	r3, [r4, #24]
 8007a4c:	60a3      	str	r3, [r4, #8]
 8007a4e:	89a3      	ldrh	r3, [r4, #12]
 8007a50:	071a      	lsls	r2, r3, #28
 8007a52:	d501      	bpl.n	8007a58 <__swbuf_r+0x20>
 8007a54:	6923      	ldr	r3, [r4, #16]
 8007a56:	b943      	cbnz	r3, 8007a6a <__swbuf_r+0x32>
 8007a58:	4621      	mov	r1, r4
 8007a5a:	4628      	mov	r0, r5
 8007a5c:	f000 f82a 	bl	8007ab4 <__swsetup_r>
 8007a60:	b118      	cbz	r0, 8007a6a <__swbuf_r+0x32>
 8007a62:	f04f 37ff 	mov.w	r7, #4294967295
 8007a66:	4638      	mov	r0, r7
 8007a68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a6a:	6823      	ldr	r3, [r4, #0]
 8007a6c:	6922      	ldr	r2, [r4, #16]
 8007a6e:	1a98      	subs	r0, r3, r2
 8007a70:	6963      	ldr	r3, [r4, #20]
 8007a72:	b2f6      	uxtb	r6, r6
 8007a74:	4283      	cmp	r3, r0
 8007a76:	4637      	mov	r7, r6
 8007a78:	dc05      	bgt.n	8007a86 <__swbuf_r+0x4e>
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	4628      	mov	r0, r5
 8007a7e:	f7ff fd99 	bl	80075b4 <_fflush_r>
 8007a82:	2800      	cmp	r0, #0
 8007a84:	d1ed      	bne.n	8007a62 <__swbuf_r+0x2a>
 8007a86:	68a3      	ldr	r3, [r4, #8]
 8007a88:	3b01      	subs	r3, #1
 8007a8a:	60a3      	str	r3, [r4, #8]
 8007a8c:	6823      	ldr	r3, [r4, #0]
 8007a8e:	1c5a      	adds	r2, r3, #1
 8007a90:	6022      	str	r2, [r4, #0]
 8007a92:	701e      	strb	r6, [r3, #0]
 8007a94:	6962      	ldr	r2, [r4, #20]
 8007a96:	1c43      	adds	r3, r0, #1
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d004      	beq.n	8007aa6 <__swbuf_r+0x6e>
 8007a9c:	89a3      	ldrh	r3, [r4, #12]
 8007a9e:	07db      	lsls	r3, r3, #31
 8007aa0:	d5e1      	bpl.n	8007a66 <__swbuf_r+0x2e>
 8007aa2:	2e0a      	cmp	r6, #10
 8007aa4:	d1df      	bne.n	8007a66 <__swbuf_r+0x2e>
 8007aa6:	4621      	mov	r1, r4
 8007aa8:	4628      	mov	r0, r5
 8007aaa:	f7ff fd83 	bl	80075b4 <_fflush_r>
 8007aae:	2800      	cmp	r0, #0
 8007ab0:	d0d9      	beq.n	8007a66 <__swbuf_r+0x2e>
 8007ab2:	e7d6      	b.n	8007a62 <__swbuf_r+0x2a>

08007ab4 <__swsetup_r>:
 8007ab4:	b538      	push	{r3, r4, r5, lr}
 8007ab6:	4b29      	ldr	r3, [pc, #164]	@ (8007b5c <__swsetup_r+0xa8>)
 8007ab8:	4605      	mov	r5, r0
 8007aba:	6818      	ldr	r0, [r3, #0]
 8007abc:	460c      	mov	r4, r1
 8007abe:	b118      	cbz	r0, 8007ac8 <__swsetup_r+0x14>
 8007ac0:	6a03      	ldr	r3, [r0, #32]
 8007ac2:	b90b      	cbnz	r3, 8007ac8 <__swsetup_r+0x14>
 8007ac4:	f7fd ff96 	bl	80059f4 <__sinit>
 8007ac8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007acc:	0719      	lsls	r1, r3, #28
 8007ace:	d422      	bmi.n	8007b16 <__swsetup_r+0x62>
 8007ad0:	06da      	lsls	r2, r3, #27
 8007ad2:	d407      	bmi.n	8007ae4 <__swsetup_r+0x30>
 8007ad4:	2209      	movs	r2, #9
 8007ad6:	602a      	str	r2, [r5, #0]
 8007ad8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007adc:	81a3      	strh	r3, [r4, #12]
 8007ade:	f04f 30ff 	mov.w	r0, #4294967295
 8007ae2:	e033      	b.n	8007b4c <__swsetup_r+0x98>
 8007ae4:	0758      	lsls	r0, r3, #29
 8007ae6:	d512      	bpl.n	8007b0e <__swsetup_r+0x5a>
 8007ae8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007aea:	b141      	cbz	r1, 8007afe <__swsetup_r+0x4a>
 8007aec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007af0:	4299      	cmp	r1, r3
 8007af2:	d002      	beq.n	8007afa <__swsetup_r+0x46>
 8007af4:	4628      	mov	r0, r5
 8007af6:	f7fe ff07 	bl	8006908 <_free_r>
 8007afa:	2300      	movs	r3, #0
 8007afc:	6363      	str	r3, [r4, #52]	@ 0x34
 8007afe:	89a3      	ldrh	r3, [r4, #12]
 8007b00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007b04:	81a3      	strh	r3, [r4, #12]
 8007b06:	2300      	movs	r3, #0
 8007b08:	6063      	str	r3, [r4, #4]
 8007b0a:	6923      	ldr	r3, [r4, #16]
 8007b0c:	6023      	str	r3, [r4, #0]
 8007b0e:	89a3      	ldrh	r3, [r4, #12]
 8007b10:	f043 0308 	orr.w	r3, r3, #8
 8007b14:	81a3      	strh	r3, [r4, #12]
 8007b16:	6923      	ldr	r3, [r4, #16]
 8007b18:	b94b      	cbnz	r3, 8007b2e <__swsetup_r+0x7a>
 8007b1a:	89a3      	ldrh	r3, [r4, #12]
 8007b1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007b20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b24:	d003      	beq.n	8007b2e <__swsetup_r+0x7a>
 8007b26:	4621      	mov	r1, r4
 8007b28:	4628      	mov	r0, r5
 8007b2a:	f000 f883 	bl	8007c34 <__smakebuf_r>
 8007b2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b32:	f013 0201 	ands.w	r2, r3, #1
 8007b36:	d00a      	beq.n	8007b4e <__swsetup_r+0x9a>
 8007b38:	2200      	movs	r2, #0
 8007b3a:	60a2      	str	r2, [r4, #8]
 8007b3c:	6962      	ldr	r2, [r4, #20]
 8007b3e:	4252      	negs	r2, r2
 8007b40:	61a2      	str	r2, [r4, #24]
 8007b42:	6922      	ldr	r2, [r4, #16]
 8007b44:	b942      	cbnz	r2, 8007b58 <__swsetup_r+0xa4>
 8007b46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007b4a:	d1c5      	bne.n	8007ad8 <__swsetup_r+0x24>
 8007b4c:	bd38      	pop	{r3, r4, r5, pc}
 8007b4e:	0799      	lsls	r1, r3, #30
 8007b50:	bf58      	it	pl
 8007b52:	6962      	ldrpl	r2, [r4, #20]
 8007b54:	60a2      	str	r2, [r4, #8]
 8007b56:	e7f4      	b.n	8007b42 <__swsetup_r+0x8e>
 8007b58:	2000      	movs	r0, #0
 8007b5a:	e7f7      	b.n	8007b4c <__swsetup_r+0x98>
 8007b5c:	20000018 	.word	0x20000018

08007b60 <_raise_r>:
 8007b60:	291f      	cmp	r1, #31
 8007b62:	b538      	push	{r3, r4, r5, lr}
 8007b64:	4605      	mov	r5, r0
 8007b66:	460c      	mov	r4, r1
 8007b68:	d904      	bls.n	8007b74 <_raise_r+0x14>
 8007b6a:	2316      	movs	r3, #22
 8007b6c:	6003      	str	r3, [r0, #0]
 8007b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b72:	bd38      	pop	{r3, r4, r5, pc}
 8007b74:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b76:	b112      	cbz	r2, 8007b7e <_raise_r+0x1e>
 8007b78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b7c:	b94b      	cbnz	r3, 8007b92 <_raise_r+0x32>
 8007b7e:	4628      	mov	r0, r5
 8007b80:	f000 f830 	bl	8007be4 <_getpid_r>
 8007b84:	4622      	mov	r2, r4
 8007b86:	4601      	mov	r1, r0
 8007b88:	4628      	mov	r0, r5
 8007b8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b8e:	f000 b817 	b.w	8007bc0 <_kill_r>
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d00a      	beq.n	8007bac <_raise_r+0x4c>
 8007b96:	1c59      	adds	r1, r3, #1
 8007b98:	d103      	bne.n	8007ba2 <_raise_r+0x42>
 8007b9a:	2316      	movs	r3, #22
 8007b9c:	6003      	str	r3, [r0, #0]
 8007b9e:	2001      	movs	r0, #1
 8007ba0:	e7e7      	b.n	8007b72 <_raise_r+0x12>
 8007ba2:	2100      	movs	r1, #0
 8007ba4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007ba8:	4620      	mov	r0, r4
 8007baa:	4798      	blx	r3
 8007bac:	2000      	movs	r0, #0
 8007bae:	e7e0      	b.n	8007b72 <_raise_r+0x12>

08007bb0 <raise>:
 8007bb0:	4b02      	ldr	r3, [pc, #8]	@ (8007bbc <raise+0xc>)
 8007bb2:	4601      	mov	r1, r0
 8007bb4:	6818      	ldr	r0, [r3, #0]
 8007bb6:	f7ff bfd3 	b.w	8007b60 <_raise_r>
 8007bba:	bf00      	nop
 8007bbc:	20000018 	.word	0x20000018

08007bc0 <_kill_r>:
 8007bc0:	b538      	push	{r3, r4, r5, lr}
 8007bc2:	4d07      	ldr	r5, [pc, #28]	@ (8007be0 <_kill_r+0x20>)
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	4604      	mov	r4, r0
 8007bc8:	4608      	mov	r0, r1
 8007bca:	4611      	mov	r1, r2
 8007bcc:	602b      	str	r3, [r5, #0]
 8007bce:	f7f9 fdf7 	bl	80017c0 <_kill>
 8007bd2:	1c43      	adds	r3, r0, #1
 8007bd4:	d102      	bne.n	8007bdc <_kill_r+0x1c>
 8007bd6:	682b      	ldr	r3, [r5, #0]
 8007bd8:	b103      	cbz	r3, 8007bdc <_kill_r+0x1c>
 8007bda:	6023      	str	r3, [r4, #0]
 8007bdc:	bd38      	pop	{r3, r4, r5, pc}
 8007bde:	bf00      	nop
 8007be0:	200004a4 	.word	0x200004a4

08007be4 <_getpid_r>:
 8007be4:	f7f9 bde4 	b.w	80017b0 <_getpid>

08007be8 <__swhatbuf_r>:
 8007be8:	b570      	push	{r4, r5, r6, lr}
 8007bea:	460c      	mov	r4, r1
 8007bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bf0:	2900      	cmp	r1, #0
 8007bf2:	b096      	sub	sp, #88	@ 0x58
 8007bf4:	4615      	mov	r5, r2
 8007bf6:	461e      	mov	r6, r3
 8007bf8:	da0d      	bge.n	8007c16 <__swhatbuf_r+0x2e>
 8007bfa:	89a3      	ldrh	r3, [r4, #12]
 8007bfc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007c00:	f04f 0100 	mov.w	r1, #0
 8007c04:	bf14      	ite	ne
 8007c06:	2340      	movne	r3, #64	@ 0x40
 8007c08:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007c0c:	2000      	movs	r0, #0
 8007c0e:	6031      	str	r1, [r6, #0]
 8007c10:	602b      	str	r3, [r5, #0]
 8007c12:	b016      	add	sp, #88	@ 0x58
 8007c14:	bd70      	pop	{r4, r5, r6, pc}
 8007c16:	466a      	mov	r2, sp
 8007c18:	f000 f848 	bl	8007cac <_fstat_r>
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	dbec      	blt.n	8007bfa <__swhatbuf_r+0x12>
 8007c20:	9901      	ldr	r1, [sp, #4]
 8007c22:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007c26:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007c2a:	4259      	negs	r1, r3
 8007c2c:	4159      	adcs	r1, r3
 8007c2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c32:	e7eb      	b.n	8007c0c <__swhatbuf_r+0x24>

08007c34 <__smakebuf_r>:
 8007c34:	898b      	ldrh	r3, [r1, #12]
 8007c36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c38:	079d      	lsls	r5, r3, #30
 8007c3a:	4606      	mov	r6, r0
 8007c3c:	460c      	mov	r4, r1
 8007c3e:	d507      	bpl.n	8007c50 <__smakebuf_r+0x1c>
 8007c40:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007c44:	6023      	str	r3, [r4, #0]
 8007c46:	6123      	str	r3, [r4, #16]
 8007c48:	2301      	movs	r3, #1
 8007c4a:	6163      	str	r3, [r4, #20]
 8007c4c:	b003      	add	sp, #12
 8007c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c50:	ab01      	add	r3, sp, #4
 8007c52:	466a      	mov	r2, sp
 8007c54:	f7ff ffc8 	bl	8007be8 <__swhatbuf_r>
 8007c58:	9f00      	ldr	r7, [sp, #0]
 8007c5a:	4605      	mov	r5, r0
 8007c5c:	4639      	mov	r1, r7
 8007c5e:	4630      	mov	r0, r6
 8007c60:	f7fe fec6 	bl	80069f0 <_malloc_r>
 8007c64:	b948      	cbnz	r0, 8007c7a <__smakebuf_r+0x46>
 8007c66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c6a:	059a      	lsls	r2, r3, #22
 8007c6c:	d4ee      	bmi.n	8007c4c <__smakebuf_r+0x18>
 8007c6e:	f023 0303 	bic.w	r3, r3, #3
 8007c72:	f043 0302 	orr.w	r3, r3, #2
 8007c76:	81a3      	strh	r3, [r4, #12]
 8007c78:	e7e2      	b.n	8007c40 <__smakebuf_r+0xc>
 8007c7a:	89a3      	ldrh	r3, [r4, #12]
 8007c7c:	6020      	str	r0, [r4, #0]
 8007c7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c82:	81a3      	strh	r3, [r4, #12]
 8007c84:	9b01      	ldr	r3, [sp, #4]
 8007c86:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c8a:	b15b      	cbz	r3, 8007ca4 <__smakebuf_r+0x70>
 8007c8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c90:	4630      	mov	r0, r6
 8007c92:	f000 f81d 	bl	8007cd0 <_isatty_r>
 8007c96:	b128      	cbz	r0, 8007ca4 <__smakebuf_r+0x70>
 8007c98:	89a3      	ldrh	r3, [r4, #12]
 8007c9a:	f023 0303 	bic.w	r3, r3, #3
 8007c9e:	f043 0301 	orr.w	r3, r3, #1
 8007ca2:	81a3      	strh	r3, [r4, #12]
 8007ca4:	89a3      	ldrh	r3, [r4, #12]
 8007ca6:	431d      	orrs	r5, r3
 8007ca8:	81a5      	strh	r5, [r4, #12]
 8007caa:	e7cf      	b.n	8007c4c <__smakebuf_r+0x18>

08007cac <_fstat_r>:
 8007cac:	b538      	push	{r3, r4, r5, lr}
 8007cae:	4d07      	ldr	r5, [pc, #28]	@ (8007ccc <_fstat_r+0x20>)
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	4604      	mov	r4, r0
 8007cb4:	4608      	mov	r0, r1
 8007cb6:	4611      	mov	r1, r2
 8007cb8:	602b      	str	r3, [r5, #0]
 8007cba:	f7f9 fde1 	bl	8001880 <_fstat>
 8007cbe:	1c43      	adds	r3, r0, #1
 8007cc0:	d102      	bne.n	8007cc8 <_fstat_r+0x1c>
 8007cc2:	682b      	ldr	r3, [r5, #0]
 8007cc4:	b103      	cbz	r3, 8007cc8 <_fstat_r+0x1c>
 8007cc6:	6023      	str	r3, [r4, #0]
 8007cc8:	bd38      	pop	{r3, r4, r5, pc}
 8007cca:	bf00      	nop
 8007ccc:	200004a4 	.word	0x200004a4

08007cd0 <_isatty_r>:
 8007cd0:	b538      	push	{r3, r4, r5, lr}
 8007cd2:	4d06      	ldr	r5, [pc, #24]	@ (8007cec <_isatty_r+0x1c>)
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	4604      	mov	r4, r0
 8007cd8:	4608      	mov	r0, r1
 8007cda:	602b      	str	r3, [r5, #0]
 8007cdc:	f7f9 fde0 	bl	80018a0 <_isatty>
 8007ce0:	1c43      	adds	r3, r0, #1
 8007ce2:	d102      	bne.n	8007cea <_isatty_r+0x1a>
 8007ce4:	682b      	ldr	r3, [r5, #0]
 8007ce6:	b103      	cbz	r3, 8007cea <_isatty_r+0x1a>
 8007ce8:	6023      	str	r3, [r4, #0]
 8007cea:	bd38      	pop	{r3, r4, r5, pc}
 8007cec:	200004a4 	.word	0x200004a4

08007cf0 <_init>:
 8007cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cf2:	bf00      	nop
 8007cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cf6:	bc08      	pop	{r3}
 8007cf8:	469e      	mov	lr, r3
 8007cfa:	4770      	bx	lr

08007cfc <_fini>:
 8007cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cfe:	bf00      	nop
 8007d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d02:	bc08      	pop	{r3}
 8007d04:	469e      	mov	lr, r3
 8007d06:	4770      	bx	lr
