

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2'
================================================================
* Date:           Fri Sep 20 02:12:02 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   614475|   614475|  4.097 ms|  4.097 ms|  614402|  614402|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_162_1_VITIS_LOOP_164_2  |   614473|   614473|        76|          2|          1|  307200|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2433|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     514|    -|
|Register         |        -|     -|   41528|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|   41528|    3075|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       7|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln162_1_fu_275_p2               |         +|   0|  0|   16|           9|           1|
    |add_ln162_fu_249_p2                 |         +|   0|  0|   26|          19|           1|
    |add_ln164_fu_369_p2                 |         +|   0|  0|   17|          10|           1|
    |add_ln167_1_fu_353_p2               |         +|   0|  0|   66|          59|          59|
    |add_ln167_fu_323_p2                 |         +|   0|  0|   19|          19|          19|
    |add_ln168_fu_358_p2                 |         +|   0|  0|   66|          59|          59|
    |empty_42_fu_317_p2                  |         +|   0|  0|   19|          19|          19|
    |neg11_fu_496_p2                     |         -|   0|  0|   15|           1|           8|
    |neg8_fu_462_p2                      |         -|   0|  0|   15|           1|           8|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io                  |       and|   0|  0|    2|           1|           1|
    |ap_block_state4_io                  |       and|   0|  0|    2|           1|           1|
    |ap_block_state74_pp0_stage1_iter36  |       and|   0|  0|    2|           1|           1|
    |ap_block_state75_pp0_stage0_iter37  |       and|   0|  0|    2|           1|           1|
    |ap_block_state77_io                 |       and|   0|  0|    2|           1|           1|
    |ap_condition_1316                   |       and|   0|  0|    2|           1|           1|
    |ap_condition_1320                   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op131_readreq_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op274_read_state74     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op285_read_state75     |       and|   0|  0|    2|           1|           1|
    |abscond12_fu_502_p2                 |      icmp|   0|  0|   15|           8|           1|
    |abscond9_fu_468_p2                  |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln162_fu_243_p2                |      icmp|   0|  0|   26|          19|          19|
    |icmp_ln164_fu_261_p2                |      icmp|   0|  0|   17|          10|          10|
    |icmp_ln167_fu_347_p2                |      icmp|   0|  0|   13|           6|           1|
    |icmp_ln169_fu_516_p2                |      icmp|   0|  0|   15|           8|           8|
    |icmp_ln170_1_fu_363_p2              |      icmp|   0|  0|   13|           6|           2|
    |icmp_ln170_fu_530_p2                |      icmp|   0|  0|   15|           8|           8|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|    2|           1|           1|
    |select_ln157_1_fu_419_p3            |    select|   0|  0|  497|           1|           1|
    |select_ln157_2_fu_426_p3            |    select|   0|  0|  497|           1|           1|
    |select_ln157_3_fu_433_p3            |    select|   0|  0|  490|           1|           1|
    |select_ln157_fu_267_p3              |    select|   0|  0|   10|           1|           1|
    |select_ln162_fu_281_p3              |    select|   0|  0|    9|           1|           9|
    |select_ln170_fu_557_p3              |    select|   0|  0|  490|           1|           1|
    |temp1_fu_474_p3                     |    select|   0|  0|    8|           1|           8|
    |temp2_fu_508_p3                     |    select|   0|  0|    8|           1|           8|
    |temp3_fu_522_p3                     |    select|   0|  0|    8|           1|           8|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 2433|         292|         278|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter38                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter27_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter28_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter29_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter30_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter31_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter32_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter33_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter34_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter35_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter36_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter37_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg        |   9|          2|    1|          2|
    |ap_phi_mux_empty_41_phi_fu_192_p4       |   9|          2|  512|       1024|
    |ap_phi_mux_empty_phi_fu_183_p4          |   9|          2|  512|       1024|
    |ap_phi_reg_pp0_iter37_empty_41_reg_189  |   9|          2|  512|       1024|
    |ap_phi_reg_pp0_iter37_empty_reg_180     |   9|          2|  512|       1024|
    |gmem_blk_n_AR                           |   9|          2|    1|          2|
    |gmem_blk_n_R                            |   9|          2|    1|          2|
    |gmem_blk_n_W                            |   9|          2|    1|          2|
    |i_fu_122                                |   9|          2|    9|         18|
    |indvar_flatten432_fu_126                |   9|          2|   19|         38|
    |j_fu_118                                |   9|          2|   10|         20|
    |m_axi_gmem_ARADDR                       |  14|          3|   64|        192|
    |phi_ln170_fu_106                        |   9|          2|  497|        994|
    |shiftreg49_fu_110                       |   9|          2|  504|       1008|
    |shiftreg_fu_114                         |   9|          2|  504|       1008|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 514|        114| 3700|       7465|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |add_ln167_1_reg_672                     |   59|   0|   59|          0|
    |add_ln168_reg_677                       |   59|   0|   59|          0|
    |ap_CS_fsm                               |    2|   0|    2|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg        |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter10_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter11_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter11_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter12_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter12_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter13_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter13_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter14_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter14_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter15_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter15_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter16_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter16_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter17_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter17_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter18_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter18_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter19_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter19_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter1_empty_41_reg_189   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_180      |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter20_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter20_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter21_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter21_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter22_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter22_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter23_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter23_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter24_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter24_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter25_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter25_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter26_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter26_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter27_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter27_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter28_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter28_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter29_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter29_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_empty_41_reg_189   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_180      |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter30_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter30_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter31_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter31_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter32_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter32_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter33_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter33_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter34_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter34_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter35_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter35_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter36_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter36_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter37_empty_41_reg_189  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter37_empty_reg_180     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter3_empty_41_reg_189   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter3_empty_reg_180      |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter4_empty_41_reg_189   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter4_empty_reg_180      |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter5_empty_41_reg_189   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter5_empty_reg_180      |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter6_empty_41_reg_189   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter6_empty_reg_180      |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter7_empty_41_reg_189   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter7_empty_reg_180      |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter8_empty_41_reg_189   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter8_empty_reg_180      |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter9_empty_41_reg_189   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter9_empty_reg_180      |  512|   0|  512|          0|
    |gmem_addr_32_read_reg_699               |  512|   0|  512|          0|
    |gmem_addr_33_read_reg_720               |  512|   0|  512|          0|
    |i_fu_122                                |    9|   0|    9|          0|
    |icmp_ln162_reg_657                      |    1|   0|    1|          0|
    |icmp_ln164_reg_661                      |    1|   0|    1|          0|
    |icmp_ln167_reg_668                      |    1|   0|    1|          0|
    |icmp_ln170_1_reg_682                    |    1|   0|    1|          0|
    |icmp_ln170_reg_725                      |    1|   0|    1|          0|
    |indvar_flatten432_fu_126                |   19|   0|   19|          0|
    |j_fu_118                                |   10|   0|   10|          0|
    |phi_ln170_fu_106                        |  497|   0|  497|          0|
    |select_ln157_3_reg_704                  |  497|   0|  497|          0|
    |sext_ln10_1_cast_reg_647                |   59|   0|   59|          0|
    |sext_ln162_cast_reg_642                 |   59|   0|   59|          0|
    |shiftreg49_fu_110                       |  504|   0|  504|          0|
    |shiftreg_fu_114                         |  504|   0|  504|          0|
    |icmp_ln162_reg_657                      |   64|  32|    1|          0|
    |icmp_ln164_reg_661                      |   64|  32|    1|          0|
    |icmp_ln167_reg_668                      |   64|  32|    1|          0|
    |icmp_ln170_1_reg_682                    |   64|  32|    1|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |41528| 128|41276|          0|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                   gmem|       pointer|
|sext_ln162_1         |   in|   58|     ap_none|                                           sext_ln162_1|        scalar|
|sext_ln10_1          |   in|   58|     ap_none|                                            sext_ln10_1|        scalar|
|sext_ln162           |   in|   58|     ap_none|                                             sext_ln162|        scalar|
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+

