
---------- Begin Simulation Statistics ----------
final_tick                               186430368500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 564578                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699968                       # Number of bytes of host memory used
host_op_rate                                   892629                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   177.12                       # Real time elapsed on the host
host_tick_rate                             1052544203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     158105592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.186430                       # Number of seconds simulated
sim_ticks                                186430368500                       # Number of ticks simulated
system.cpu.Branches                           8068245                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     158105592                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        372860737                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  372860737                       # Number of busy cycles
system.cpu.num_cc_register_reads             26309364                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            50490369                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4194429                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               33007950                       # Number of float alu accesses
system.cpu.num_fp_insts                      33007950                       # number of float instructions
system.cpu.num_fp_register_reads             36021489                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            28984633                       # number of times the floating registers were written
system.cpu.num_func_calls                      911313                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             137710574                       # Number of integer alu accesses
system.cpu.num_int_insts                    137710574                       # number of integer instructions
system.cpu.num_int_register_reads           303623416                       # number of times the integer registers were read
system.cpu.num_int_register_writes          116067071                       # number of times the integer registers were written
system.cpu.num_load_insts                    42950395                       # Number of load instructions
system.cpu.num_mem_refs                      50914575                       # number of memory refs
system.cpu.num_store_insts                    7964180                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                737110      0.47%      0.47% # Class of executed instruction
system.cpu.op_class::IntAlu                  83725076     52.96%     53.42% # Class of executed instruction
system.cpu.op_class::IntMult                  3991004      2.52%     55.95% # Class of executed instruction
system.cpu.op_class::IntDiv                     35934      0.02%     55.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                 7424559      4.70%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1104      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6594      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                  2217297      1.40%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13550      0.01%     62.08% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1026602      0.65%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShift                    341      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             3435965      2.17%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              516159      0.33%     65.23% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              103976      0.07%     65.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            3955815      2.50%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                256      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::MemRead                 33643170     21.28%     89.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 4944921      3.13%     92.20% # Class of executed instruction
system.cpu.op_class::FloatMemRead             9307225      5.89%     98.09% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            3019259      1.91%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  158105917                       # Class of executed instruction
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11713                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5605                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        14600                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5605                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     50907287                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50907287                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50907287                       # number of overall hits
system.cpu.dcache.overall_hits::total        50907287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7037                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7037                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7037                       # number of overall misses
system.cpu.dcache.overall_misses::total          7037                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    608238000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    608238000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    608238000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    608238000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50914324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50914324                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50914324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50914324                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000138                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000138                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000138                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000138                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86434.275970                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86434.275970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86434.275970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86434.275970                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1538                       # number of writebacks
system.cpu.dcache.writebacks::total              1538                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         7037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7037                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7037                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    601201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    601201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    601201000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    601201000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000138                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000138                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000138                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85434.275970                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85434.275970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85434.275970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85434.275970                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6525                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42944329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42944329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    537964000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    537964000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42950182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42950182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 91912.523492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91912.523492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5853                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5853                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    532111000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    532111000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90912.523492                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90912.523492                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7962958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7962958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1184                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1184                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     70274000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70274000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7964142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7964142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59353.040541                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59353.040541                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     69090000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69090000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58353.040541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58353.040541                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.617842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50914324                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           7235.231491                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            208500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.617842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101835685                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101835685                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    42950401                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7964180                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1292                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           115                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    134836815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        134836815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    134836815                       # number of overall hits
system.cpu.icache.overall_hits::total       134836815                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          748                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            748                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          748                       # number of overall misses
system.cpu.icache.overall_misses::total           748                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74361000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74361000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74361000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74361000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    134837563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    134837563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    134837563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    134837563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99413.101604                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99413.101604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99413.101604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99413.101604                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          290                       # number of writebacks
system.cpu.icache.writebacks::total               290                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          748                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          748                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          748                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          748                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73613000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73613000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98413.101604                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98413.101604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98413.101604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98413.101604                       # average overall mshr miss latency
system.cpu.icache.replacements                    290                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    134836815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       134836815                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          748                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           748                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74361000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74361000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    134837563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    134837563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99413.101604                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99413.101604                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98413.101604                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98413.101604                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           453.810049                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           134837563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               748                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          180264.121658                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   453.810049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.886348                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.886348                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         269675874                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        269675874                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   134837674                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           376                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 186430368500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1355                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1366                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data                1355                       # number of overall hits
system.l2.overall_hits::total                    1366                       # number of overall hits
system.l2.demand_misses::.cpu.inst                737                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5682                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6419                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               737                       # number of overall misses
system.l2.overall_misses::.cpu.data              5682                       # number of overall misses
system.l2.overall_misses::total                  6419                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     72369500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    576386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        648756000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     72369500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    576386500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       648756000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              748                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             7037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7785                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             748                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            7037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7785                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.985294                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.807446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.824534                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985294                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.807446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.824534                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98194.708277                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101440.777895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101068.079140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98194.708277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101440.777895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101068.079140                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 560                       # number of writebacks
system.l2.writebacks::total                       560                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6419                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6419                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     64999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    519566500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    584566000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     64999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    519566500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    584566000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.807446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.824534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.807446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.824534                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88194.708277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91440.777895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91068.079140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88194.708277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91440.777895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91068.079140                       # average overall mshr miss latency
system.l2.replacements                           7032                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1538                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1538                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1538                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1538                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          290                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              290                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          290                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          290                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3867                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3867                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   531                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 653                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     61736000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      61736000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.551520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.551520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94542.113323                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94542.113323                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     55206000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     55206000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.551520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.551520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84542.113323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84542.113323                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          737                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              737                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     72369500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72369500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985294                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985294                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98194.708277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98194.708277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          737                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          737                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     64999500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64999500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88194.708277                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88194.708277                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5029                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5029                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    514650500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    514650500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.859217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102336.548021                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102336.548021                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5029                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5029                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    464360500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    464360500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.859217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.859217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92336.548021                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92336.548021                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.760786                       # Cycle average of tags in use
system.l2.tags.total_refs                       10733                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7544                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.422720                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     129.720196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        96.254471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       285.786120                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.253360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.187997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.558176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999533                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     36744                       # Number of tag accesses
system.l2.tags.data_accesses                    36744                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000465278500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          116                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          116                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               80313                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2089                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6419                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        560                       # Number of write requests accepted
system.mem_ctrls.readBursts                     25676                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2240                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    100                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 25676                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2240                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     216.551724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    166.887019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    268.697740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            40     34.48%     34.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           46     39.66%     74.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           18     15.52%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            9      7.76%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      1.72%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           116                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.008621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.926434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.711829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               27     23.28%     23.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      3.45%     26.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.86%     27.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               82     70.69%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           116                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    6400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1643264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               143360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      8.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5075191500                       # Total gap between requests
system.mem_ctrls.avgGap                     727208.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       188672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1448192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       141120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1012023.961106958799                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 7768004.814086928032                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 756958.220570164267                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2948                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        22728                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2240                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    117089000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    976333000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  96572990250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     39718.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42957.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  43112942.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       188672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1454592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1643264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       188672                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       188672                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       143360                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       143360                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          737                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5682                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6419                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          560                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           560                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1012024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      7802334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          8814358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1012024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1012024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       768973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          768973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       768973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1012024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      7802334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         9583331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                25576                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2205                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               613872000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             127880000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1093422000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                24001.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42751.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21068                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1822                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.37                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.63                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4891                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   363.521570                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   319.906651                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   221.271825                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           48      0.98%      0.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           35      0.72%      1.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3578     73.15%     74.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           20      0.41%     75.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          664     13.58%     88.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           16      0.33%     89.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          201      4.11%     93.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      0.10%     93.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          324      6.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4891                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1636864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             141120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                8.780029                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.756958                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.07                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        17314500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         9202875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       92320200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       5809860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14716325520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4156686810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  68088893760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   87086553525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.126436                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 176976663750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6225180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3228524750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        17607240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         9358470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       90292440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5700240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14716325520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4210185870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  68043841920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   87093311700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.162686                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 176859244750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6225180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3345943750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5766                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          560                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4734                       # Transaction distribution
system.membus.trans_dist::ReadExReq               653                       # Transaction distribution
system.membus.trans_dist::ReadExResp              653                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5766                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        18132                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        18132                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  18132                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1786624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1786624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1786624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6419                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6419    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6419                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            20678500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          112082500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6601                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11459                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1184                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           748                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5853                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1786                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        20599                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 22385                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       265728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2195200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                2460928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7032                       # Total snoops (count)
system.tol2bus.snoopTraffic                    143360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            14817                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.378282                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.484975                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   9212     62.17%     62.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5605     37.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              14817                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 186430368500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           14612000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3366000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          31666500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
