21:00:15 **** Incremental Build of configuration Debug for project conv_accel_3_sw_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 52652 C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_3_hw/export/conv_accel_3_hw/conv_accel_3_hw.xpfm standalone_domain C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_3_sw_system/Debug/system.bif
sdcard_gen --xpfm C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_3_hw/export/conv_accel_3_hw/conv_accel_3_hw.xpfm --sys_config conv_accel_3_hw --bif C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_3_sw_system/Debug/system.bif --no_bitstream --elf C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_3_sw/Debug/conv_accel_3_sw.elf,ps7_cortexa9_0
Running C:/Xilinx/Vitis/2020.1/bin/bootgen  -image C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_3_sw_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

21:00:20 Build Finished (took 4s.794ms)

