#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002313f880ec0 .scope module, "Phase_3" "Phase_3" 2 304;
 .timescale 0 0;
v000002313f9174f0_0 .net "ALU_Op_CU", 3 0, v000002313f8b06a0_0;  1 drivers
v000002313f918670_0 .net "ALU_Op_EX", 3 0, v000002313f916980_0;  1 drivers
v000002313f918f30_0 .net "B_L", 0 0, v000002313f8b02e0_0;  1 drivers
v000002313f9188f0_0 .net "B_instr_CU", 0 0, v000002313f8b0560_0;  1 drivers
v000002313f917590_0 .var "CLK", 0 0;
v000002313f917630_0 .var "CLR", 0 0;
v000002313f917f90_0 .net "ID_ALU_op", 3 0, v000002313f8b0f60_0;  1 drivers
v000002313f918990_0 .net "ID_RF_enable", 0 0, v000002313f8b1140_0;  1 drivers
v000002313f918c10_0 .net "ID_load_instr", 0 0, v000002313f916700_0;  1 drivers
v000002313f918cb0_0 .net "ID_shift_imm", 0 0, v000002313f9162a0_0;  1 drivers
v000002313f918030_0 .net "Inst_out", 31 0, v000002313f917950_0;  1 drivers
v000002313f9176d0_0 .var "LE", 0 0;
v000002313f917db0_0 .net "Load_Inst_CU", 0 0, v000002313f8b07e0_0;  1 drivers
v000002313f918d50_0 .net "Load_Inst_EX", 0 0, v000002313f915260_0;  1 drivers
v000002313f918710_0 .net "Load_Inst_MEM", 0 0, v000002313f915080_0;  1 drivers
v000002313f917270_0 .net "Load_Inst_WB", 0 0, v000002313f9178b0_0;  1 drivers
v000002313f918530_0 .net "Out", 31 0, v000002313f915760_0;  1 drivers
v000002313f9187b0_0 .net "PC", 31 0, v000002313f8b0380_0;  1 drivers
v000002313f918e90_0 .net "PC_4", 31 0, v000002313f8b0ce0_0;  1 drivers
v000002313f917d10_0 .net "RF_enable_CU", 0 0, v000002313f8b0d80_0;  1 drivers
v000002313f918850_0 .net "RF_enable_EX", 0 0, v000002313f915120_0;  1 drivers
v000002313f918170_0 .net "RF_enable_MEM", 0 0, v000002313f916e80_0;  1 drivers
v000002313f917130_0 .net "RF_enable_WB", 0 0, v000002313f917a90_0;  1 drivers
v000002313f917770_0 .var "addr", 31 0;
v000002313f9180d0_0 .net "change_EX", 0 0, v000002313f915300_0;  1 drivers
v000002313f917450_0 .var/i "code", 31 0;
v000002313f917090_0 .var "data", 31 0;
v000002313f917b30_0 .net "enable_CU", 0 0, v000002313f8b04c0_0;  1 drivers
v000002313f917310_0 .net "enable_EX", 0 0, v000002313f915bc0_0;  1 drivers
v000002313f917bd0_0 .net "enable_ID", 0 0, v000002313f915b20_0;  1 drivers
v000002313f918210_0 .net "enable_MEM", 0 0, v000002313f915da0_0;  1 drivers
v000002313f9182b0_0 .var/i "fi", 31 0;
v000002313f918350_0 .net "rw_CU", 0 0, v000002313f8b0ec0_0;  1 drivers
v000002313f918490_0 .net "rw_EX", 0 0, v000002313f915440_0;  1 drivers
v000002313f918a30_0 .net "rw_ID", 0 0, v000002313f915d00_0;  1 drivers
v000002313f918ad0_0 .net "rw_MEM", 0 0, v000002313f916160_0;  1 drivers
v000002313f9171d0_0 .net "s_CU", 0 0, v000002313f8b0e20_0;  1 drivers
v000002313f917c70_0 .net "s_ID", 0 0, v000002313f915800_0;  1 drivers
L_000002313f980088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002313f9173b0_0 .net "select_mux", 0 0, L_000002313f980088;  1 drivers
v000002313f917e50_0 .net "shift_imm_CU", 0 0, v000002313f8b10a0_0;  1 drivers
v000002313f918b70_0 .net "shift_imm_EX", 0 0, v000002313f916c00_0;  1 drivers
v000002313f917810_0 .net "size_CU", 1 0, v000002313f8b0740_0;  1 drivers
v000002313f917ef0_0 .net "size_EX", 1 0, v000002313f915a80_0;  1 drivers
v000002313f91c9b0_0 .net "size_ID", 1 0, v000002313f9163e0_0;  1 drivers
v000002313f91c730_0 .net "size_MEM", 1 0, v000002313f915580_0;  1 drivers
S_000002313f881050 .scope module, "PC4" "PC_4_Adder" 2 391, 2 150 0, S_000002313f880ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_4";
    .port_info 1 /INPUT 32 "PC";
v000002313f8b0c40_0 .net "PC", 31 0, v000002313f8b0380_0;  alias, 1 drivers
v000002313f8b0ce0_0 .var "PC_4", 31 0;
E_000002313f85bac0 .event anyedge, v000002313f8b0c40_0;
S_000002313f8811e0 .scope module, "PC_R" "reg_PC" 2 390, 2 138 0, S_000002313f880ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_out";
    .port_info 1 /INPUT 32 "PC_in";
    .port_info 2 /INPUT 1 "LE";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "CLR";
v000002313f8b0a60_0 .net "CLK", 0 0, v000002313f917590_0;  1 drivers
v000002313f8b09c0_0 .net "CLR", 0 0, v000002313f917630_0;  1 drivers
v000002313f8b0b00_0 .net "LE", 0 0, v000002313f9176d0_0;  1 drivers
v000002313f8b0ba0_0 .net "PC_in", 31 0, v000002313f8b0ce0_0;  alias, 1 drivers
v000002313f8b0380_0 .var "PC_out", 31 0;
E_000002313f85e840 .event posedge, v000002313f8b09c0_0, v000002313f8b0a60_0;
S_000002313f8b9c30 .scope module, "c_u" "Control_Unit" 2 393, 2 159 0, S_000002313f880ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_shift_imm";
    .port_info 1 /OUTPUT 4 "ID_ALU_Op";
    .port_info 2 /OUTPUT 2 "mem_size";
    .port_info 3 /OUTPUT 1 "mem_enable";
    .port_info 4 /OUTPUT 1 "mem_RW";
    .port_info 5 /OUTPUT 1 "ID_Load_Inst";
    .port_info 6 /OUTPUT 1 "S";
    .port_info 7 /OUTPUT 1 "ID_RF_enable";
    .port_info 8 /OUTPUT 1 "ID_B_instr";
    .port_info 9 /OUTPUT 1 "B_L";
    .port_info 10 /INPUT 32 "I";
v000002313f8b02e0_0 .var "B_L", 0 0;
v000002313f8b0420_0 .net "I", 31 0, v000002313f915760_0;  alias, 1 drivers
v000002313f8b06a0_0 .var "ID_ALU_Op", 3 0;
v000002313f8b0560_0 .var "ID_B_instr", 0 0;
v000002313f8b07e0_0 .var "ID_Load_Inst", 0 0;
v000002313f8b0d80_0 .var "ID_RF_enable", 0 0;
v000002313f8b10a0_0 .var "ID_shift_imm", 0 0;
v000002313f8b0e20_0 .var "S", 0 0;
v000002313f8b0ec0_0 .var "mem_RW", 0 0;
v000002313f8b04c0_0 .var "mem_enable", 0 0;
v000002313f8b0740_0 .var "mem_size", 1 0;
E_000002313f85dd00 .event anyedge, v000002313f8b0420_0;
S_000002313f8b9dc0 .scope module, "c_u_mux" "Mux_CU" 2 394, 3 2 0, S_000002313f880ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Shift_o";
    .port_info 1 /OUTPUT 4 "ALU_o";
    .port_info 2 /OUTPUT 2 "size_o";
    .port_info 3 /OUTPUT 1 "enable_o";
    .port_info 4 /OUTPUT 1 "rw_o";
    .port_info 5 /OUTPUT 1 "load_o";
    .port_info 6 /OUTPUT 1 "S_o";
    .port_info 7 /OUTPUT 1 "RF_o";
    .port_info 8 /INPUT 1 "Shift_i";
    .port_info 9 /INPUT 4 "ALU_i";
    .port_info 10 /INPUT 2 "size_i";
    .port_info 11 /INPUT 1 "enable_i";
    .port_info 12 /INPUT 1 "rw_i";
    .port_info 13 /INPUT 1 "load_i";
    .port_info 14 /INPUT 1 "S_i";
    .port_info 15 /INPUT 1 "RF_i";
    .port_info 16 /INPUT 1 "sel";
v000002313f8b0880_0 .net "ALU_i", 3 0, v000002313f8b06a0_0;  alias, 1 drivers
v000002313f8b0f60_0 .var "ALU_o", 3 0;
v000002313f8b1000_0 .net "RF_i", 0 0, v000002313f8b0d80_0;  alias, 1 drivers
v000002313f8b1140_0 .var "RF_o", 0 0;
v000002313f9160c0_0 .net "S_i", 0 0, v000002313f8b0e20_0;  alias, 1 drivers
v000002313f915800_0 .var "S_o", 0 0;
v000002313f916660_0 .net "Shift_i", 0 0, v000002313f8b10a0_0;  alias, 1 drivers
v000002313f9162a0_0 .var "Shift_o", 0 0;
v000002313f916de0_0 .net "enable_i", 0 0, v000002313f8b04c0_0;  alias, 1 drivers
v000002313f915b20_0 .var "enable_o", 0 0;
v000002313f916520_0 .net "load_i", 0 0, v000002313f8b07e0_0;  alias, 1 drivers
v000002313f916700_0 .var "load_o", 0 0;
v000002313f9156c0_0 .net "rw_i", 0 0, v000002313f8b0ec0_0;  alias, 1 drivers
v000002313f915d00_0 .var "rw_o", 0 0;
v000002313f9167a0_0 .net "sel", 0 0, L_000002313f980088;  alias, 1 drivers
v000002313f916340_0 .net "size_i", 1 0, v000002313f8b0740_0;  alias, 1 drivers
v000002313f9163e0_0 .var "size_o", 1 0;
E_000002313f85e640/0 .event anyedge, v000002313f9167a0_0, v000002313f8b0d80_0, v000002313f8b0e20_0, v000002313f8b07e0_0;
E_000002313f85e640/1 .event anyedge, v000002313f8b0ec0_0, v000002313f8b04c0_0, v000002313f8b0740_0, v000002313f8b06a0_0;
E_000002313f85e640/2 .event anyedge, v000002313f8b10a0_0;
E_000002313f85e640 .event/or E_000002313f85e640/0, E_000002313f85e640/1, E_000002313f85e640/2;
S_000002313f87bb20 .scope module, "ex_mem" "EXMEM_Register" 2 396, 2 74 0, S_000002313f880ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "Size_Out";
    .port_info 1 /OUTPUT 1 "Enable_Out";
    .port_info 2 /OUTPUT 1 "rw_Out";
    .port_info 3 /OUTPUT 1 "Load_Out";
    .port_info 4 /OUTPUT 1 "rf_Out";
    .port_info 5 /INPUT 2 "Size_In";
    .port_info 6 /INPUT 1 "Enable_In";
    .port_info 7 /INPUT 1 "rw_In";
    .port_info 8 /INPUT 1 "Load_In";
    .port_info 9 /INPUT 1 "rf_In";
    .port_info 10 /INPUT 1 "CLK";
    .port_info 11 /INPUT 1 "CLR";
v000002313f916840_0 .net "CLK", 0 0, v000002313f917590_0;  alias, 1 drivers
v000002313f916b60_0 .net "CLR", 0 0, v000002313f917630_0;  alias, 1 drivers
v000002313f916ca0_0 .net "Enable_In", 0 0, v000002313f915bc0_0;  alias, 1 drivers
v000002313f915da0_0 .var "Enable_Out", 0 0;
v000002313f9165c0_0 .net "Load_In", 0 0, v000002313f915260_0;  alias, 1 drivers
v000002313f915080_0 .var "Load_Out", 0 0;
v000002313f9151c0_0 .net "Size_In", 1 0, v000002313f915a80_0;  alias, 1 drivers
v000002313f915580_0 .var "Size_Out", 1 0;
v000002313f9154e0_0 .net "rf_In", 0 0, v000002313f915120_0;  alias, 1 drivers
v000002313f916e80_0 .var "rf_Out", 0 0;
v000002313f916480_0 .net "rw_In", 0 0, v000002313f915440_0;  alias, 1 drivers
v000002313f916160_0 .var "rw_Out", 0 0;
E_000002313f85e7c0 .event posedge, v000002313f8b0a60_0;
S_000002313f87bcb0 .scope module, "id_ex" "IDEX_Register" 2 395, 2 30 0, S_000002313f880ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Shift_Out";
    .port_info 1 /OUTPUT 4 "ALU_Out";
    .port_info 2 /OUTPUT 2 "Size_Out";
    .port_info 3 /OUTPUT 1 "Enable_Out";
    .port_info 4 /OUTPUT 1 "rw_Out";
    .port_info 5 /OUTPUT 1 "Load_Out";
    .port_info 6 /OUTPUT 1 "S_Out";
    .port_info 7 /OUTPUT 1 "rf_Out";
    .port_info 8 /INPUT 1 "Shift_In";
    .port_info 9 /INPUT 4 "ALU_In";
    .port_info 10 /INPUT 2 "Size_In";
    .port_info 11 /INPUT 1 "Enable_In";
    .port_info 12 /INPUT 1 "rw_In";
    .port_info 13 /INPUT 1 "Load_In";
    .port_info 14 /INPUT 1 "S_In";
    .port_info 15 /INPUT 1 "rf_In";
    .port_info 16 /INPUT 1 "CLK";
    .port_info 17 /INPUT 1 "CLR";
v000002313f915e40_0 .net "ALU_In", 3 0, v000002313f8b0f60_0;  alias, 1 drivers
v000002313f916980_0 .var "ALU_Out", 3 0;
v000002313f916200_0 .net "CLK", 0 0, v000002313f917590_0;  alias, 1 drivers
v000002313f916ac0_0 .net "CLR", 0 0, v000002313f917630_0;  alias, 1 drivers
v000002313f915ee0_0 .net "Enable_In", 0 0, v000002313f915b20_0;  alias, 1 drivers
v000002313f915bc0_0 .var "Enable_Out", 0 0;
v000002313f916f20_0 .net "Load_In", 0 0, v000002313f916700_0;  alias, 1 drivers
v000002313f915260_0 .var "Load_Out", 0 0;
v000002313f916a20_0 .net "S_In", 0 0, v000002313f915800_0;  alias, 1 drivers
v000002313f915300_0 .var "S_Out", 0 0;
v000002313f915f80_0 .net "Shift_In", 0 0, v000002313f9162a0_0;  alias, 1 drivers
v000002313f916c00_0 .var "Shift_Out", 0 0;
v000002313f9159e0_0 .net "Size_In", 1 0, v000002313f9163e0_0;  alias, 1 drivers
v000002313f915a80_0 .var "Size_Out", 1 0;
v000002313f916020_0 .net "rf_In", 0 0, v000002313f8b1140_0;  alias, 1 drivers
v000002313f915120_0 .var "rf_Out", 0 0;
v000002313f916d40_0 .net "rw_In", 0 0, v000002313f915d00_0;  alias, 1 drivers
v000002313f915440_0 .var "rw_Out", 0 0;
S_000002313f893de0 .scope module, "if_id" "IFID_Register" 2 392, 2 13 0, S_000002313f880ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "IFID_Out";
    .port_info 1 /INPUT 32 "IFID_In";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
v000002313f9168e0_0 .net "CLK", 0 0, v000002313f917590_0;  alias, 1 drivers
v000002313f9153a0_0 .net "CLR", 0 0, v000002313f917630_0;  alias, 1 drivers
v000002313f915620_0 .net "IFID_In", 31 0, v000002313f917950_0;  alias, 1 drivers
v000002313f915760_0 .var "IFID_Out", 31 0;
S_000002313f881c20 .scope module, "mem_wb" "MEMWB_Register" 2 397, 2 106 0, S_000002313f880ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Load_Out";
    .port_info 1 /OUTPUT 1 "rf_Out";
    .port_info 2 /INPUT 1 "Load_In";
    .port_info 3 /INPUT 1 "rf_In";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "CLR";
v000002313f9158a0_0 .net "CLK", 0 0, v000002313f917590_0;  alias, 1 drivers
v000002313f915940_0 .net "CLR", 0 0, v000002313f917630_0;  alias, 1 drivers
v000002313f9185d0_0 .net "Load_In", 0 0, v000002313f915080_0;  alias, 1 drivers
v000002313f9178b0_0 .var "Load_Out", 0 0;
v000002313f9183f0_0 .net "rf_In", 0 0, v000002313f916e80_0;  alias, 1 drivers
v000002313f917a90_0 .var "rf_Out", 0 0;
S_000002313f881db0 .scope module, "ram1" "inst_ram256x8" 2 377, 2 126 0, S_000002313f880ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v000002313f9179f0_0 .net "Address", 31 0, v000002313f8b0380_0;  alias, 1 drivers
v000002313f917950_0 .var "DataOut", 31 0;
v000002313f918df0 .array "Mem", 255 0, 7 0;
    .scope S_000002313f881db0;
T_0 ;
    %wait E_000002313f85bac0;
    %load/vec4 v000002313f9179f0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %ix/getv 4, v000002313f9179f0_0;
    %load/vec4a v000002313f918df0, 4;
    %load/vec4 v000002313f9179f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002313f918df0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002313f9179f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002313f918df0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002313f9179f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002313f918df0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002313f917950_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v000002313f9179f0_0;
    %load/vec4a v000002313f918df0, 4;
    %pad/u 32;
    %store/vec4 v000002313f917950_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002313f8811e0;
T_1 ;
    %wait E_000002313f85e840;
    %load/vec4 v000002313f8b09c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002313f8b0380_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002313f8b0b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002313f8b0ba0_0;
    %assign/vec4 v000002313f8b0380_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002313f881050;
T_2 ;
    %wait E_000002313f85bac0;
    %load/vec4 v000002313f8b0c40_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002313f8b0ce0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002313f893de0;
T_3 ;
    %wait E_000002313f85e7c0;
    %load/vec4 v000002313f9153a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002313f915760_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002313f915620_0;
    %assign/vec4 v000002313f915760_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002313f8b9c30;
T_4 ;
    %wait E_000002313f85dd00;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000002313f8b0e20_0, 0, 1;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 4, 21, 6;
    %store/vec4 v000002313f8b06a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f8b0d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b02e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f8b10a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002313f8b0740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b04c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b07e0_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000002313f8b0e20_0, 0, 1;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 4, 21, 6;
    %store/vec4 v000002313f8b06a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f8b0d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b02e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b10a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002313f8b0740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b04c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b07e0_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b10a0_0, 0, 1;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000002313f8b07e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b02e0_0, 0, 1;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 2, 21, 6;
    %store/vec4 v000002313f8b0740_0, 0, 2;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 1, 20, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f8b04c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f8b0ec0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f8b0d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b04c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0ec0_0, 0, 1;
T_4.7 ;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002313f8b06a0_0, 0, 4;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002313f8b06a0_0, 0, 4;
T_4.9 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0e20_0, 0, 1;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000002313f8b07e0_0, 0, 1;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 2, 21, 6;
    %store/vec4 v000002313f8b0740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b10a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b02e0_0, 0, 1;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 1, 23, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002313f8b06a0_0, 0, 4;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002313f8b06a0_0, 0, 4;
T_4.11 ;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 1, 20, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f8b0ec0_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f8b0d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0ec0_0, 0, 1;
T_4.13 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f8b0560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b04c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b10a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b07e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0ec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002313f8b0740_0, 0, 2;
    %load/vec4 v000002313f8b0420_0;
    %parti/s 1, 24, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b02e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0d80_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002313f8b06a0_0, 0, 4;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f8b02e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f8b0d80_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002313f8b06a0_0, 0, 4;
T_4.15 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v000002313f8b0420_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0e20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002313f8b06a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b10a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002313f8b0740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b04c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b0ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b07e0_0, 0, 1;
T_4.16 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002313f8b9dc0;
T_5 ;
    %wait E_000002313f85e640;
    %load/vec4 v000002313f9167a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000002313f916660_0;
    %store/vec4 v000002313f9162a0_0, 0, 1;
    %load/vec4 v000002313f8b0880_0;
    %store/vec4 v000002313f8b0f60_0, 0, 4;
    %load/vec4 v000002313f916340_0;
    %store/vec4 v000002313f9163e0_0, 0, 2;
    %load/vec4 v000002313f916de0_0;
    %store/vec4 v000002313f915b20_0, 0, 1;
    %load/vec4 v000002313f9156c0_0;
    %store/vec4 v000002313f915d00_0, 0, 1;
    %load/vec4 v000002313f916520_0;
    %store/vec4 v000002313f916700_0, 0, 1;
    %load/vec4 v000002313f9160c0_0;
    %store/vec4 v000002313f915800_0, 0, 1;
    %load/vec4 v000002313f8b1000_0;
    %store/vec4 v000002313f8b1140_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f9162a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002313f8b0f60_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002313f9163e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f915b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f915d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f916700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f915800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f8b1140_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002313f87bcb0;
T_6 ;
    %wait E_000002313f85e7c0;
    %load/vec4 v000002313f916ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f916c00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002313f916980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f915260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f915300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f915120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002313f915a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f915bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f915440_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002313f915f80_0;
    %assign/vec4 v000002313f916c00_0, 0;
    %load/vec4 v000002313f915e40_0;
    %assign/vec4 v000002313f916980_0, 0;
    %load/vec4 v000002313f916f20_0;
    %assign/vec4 v000002313f915260_0, 0;
    %load/vec4 v000002313f916a20_0;
    %assign/vec4 v000002313f915300_0, 0;
    %load/vec4 v000002313f916020_0;
    %assign/vec4 v000002313f915120_0, 0;
    %load/vec4 v000002313f9159e0_0;
    %assign/vec4 v000002313f915a80_0, 0;
    %load/vec4 v000002313f915ee0_0;
    %assign/vec4 v000002313f915bc0_0, 0;
    %load/vec4 v000002313f916d40_0;
    %assign/vec4 v000002313f915440_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002313f87bb20;
T_7 ;
    %wait E_000002313f85e7c0;
    %load/vec4 v000002313f916b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f915080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f916e80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002313f915580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f915da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f916160_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002313f9165c0_0;
    %assign/vec4 v000002313f915080_0, 0;
    %load/vec4 v000002313f9154e0_0;
    %assign/vec4 v000002313f916e80_0, 0;
    %load/vec4 v000002313f9151c0_0;
    %assign/vec4 v000002313f915580_0, 0;
    %load/vec4 v000002313f916ca0_0;
    %assign/vec4 v000002313f915da0_0, 0;
    %load/vec4 v000002313f916480_0;
    %assign/vec4 v000002313f916160_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002313f881c20;
T_8 ;
    %wait E_000002313f85e7c0;
    %load/vec4 v000002313f915940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f9178b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002313f917a90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002313f9185d0_0;
    %assign/vec4 v000002313f9178b0_0, 0;
    %load/vec4 v000002313f9183f0_0;
    %assign/vec4 v000002313f917a90_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002313f880ec0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f9176d0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000002313f880ec0;
T_10 ;
    %vpi_func 2 379 "$fopen" 32, "Memory/ramintr.txt", "r" {0 0 0};
    %store/vec4 v000002313f9182b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002313f917770_0, 0, 32;
T_10.0 ;
    %vpi_func 2 381 "$feof" 32, v000002313f9182b0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_10.1, 8;
    %vpi_func 2 382 "$fscanf" 32, v000002313f9182b0_0, "%b", v000002313f917090_0 {0 0 0};
    %store/vec4 v000002313f917450_0, 0, 32;
    %load/vec4 v000002313f917090_0;
    %pad/u 8;
    %ix/getv 4, v000002313f917770_0;
    %store/vec4a v000002313f918df0, 4, 0;
    %load/vec4 v000002313f917770_0;
    %addi 1, 0, 32;
    %store/vec4 v000002313f917770_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 386 "$fclose", v000002313f9182b0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002313f917770_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_000002313f880ec0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313f917590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f917630_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000002313f917630_0;
    %inv;
    %store/vec4 v000002313f917630_0, 0, 1;
    %pushi/vec4 11, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v000002313f917590_0;
    %inv;
    %store/vec4 v000002313f917590_0, 0, 1;
    %load/vec4 v000002313f917590_0;
    %inv;
    %store/vec4 v000002313f917590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313f917630_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_000002313f880ec0;
T_12 ;
    %delay 5, 0;
    %vpi_call 2 414 "$display", "\012       Phase 3 Simulation       " {0 0 0};
    %vpi_call 2 415 "$display", "\012      PC+4   IFID_IN                           IFID_OUT                          C_U_OUT SHIFT OPCODE SIZE EN_MEM R/W LOAD S RF B B_L IDEX SHIFT OPCODE SIZE EN_MEM R/W LOAD S RF EXMEM SIZE EN_MEM RW LOAD RF MEMWB LOAD RF" {0 0 0};
    %vpi_call 2 416 "$monitor", "%d   %b  %b        | %b     %b   %b    %b     %b   %b    %b %b  %b  %b     | %b     %b   %b    %b      %b   %b    %b %b      | %b    %b      %b  %b    %b    | %b    %b", v000002313f918e90_0, v000002313f918030_0, v000002313f918530_0, v000002313f917e50_0, v000002313f9174f0_0, v000002313f917810_0, v000002313f917b30_0, v000002313f918350_0, v000002313f917db0_0, v000002313f9171d0_0, v000002313f917d10_0, v000002313f9188f0_0, v000002313f918f30_0, v000002313f918b70_0, v000002313f918670_0, v000002313f917ef0_0, v000002313f917310_0, v000002313f918490_0, v000002313f918d50_0, v000002313f9180d0_0, v000002313f918850_0, v000002313f91c730_0, v000002313f918210_0, v000002313f918ad0_0, v000002313f918710_0, v000002313f918170_0, v000002313f917270_0, v000002313f917130_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Phase_3.v";
    "./Support/Mux_CU.v";
