$date
	Tue Sep 20 09:46:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Processing_Element_test $end
$var wire 32 ! Bout [31:0] $end
$var wire 32 " Aout [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 32 $ B [31:0] $end
$var reg 1 % clk $end
$var reg 1 & clr $end
$var reg 1 ' read $end
$var reg 1 ( write $end
$scope module DUT $end
$var wire 32 ) A [31:0] $end
$var wire 32 * B [31:0] $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 ' read $end
$var wire 1 ( write $end
$var reg 32 + Acc [31:0] $end
$var reg 32 , Aout [31:0] $end
$var reg 32 - Bout [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
bx +
b10 *
b101 )
0(
0'
1&
0%
b10 $
b101 #
bx "
bx !
$end
#5
b0 !
b0 -
b0 "
b0 ,
b0 +
1%
#10
0%
0&
#15
b10 !
b10 -
b101 "
b101 ,
b1010 +
1%
#20
0%
1(
b10100 #
b10100 )
1'
#25
b1010 !
b1010 -
b10 +
1%
#30
0%
0(
0'
#35
b10 !
b10 -
b10100 "
b10100 ,
b101010 +
1%
#40
0%
1&
#45
b0 !
b0 -
b0 "
b0 ,
b0 +
1%
#50
0%
#55
1%
#60
0%
#65
1%
#70
0%
#75
1%
#80
0%
#85
1%
#90
0%
#95
1%
#100
0%
#105
1%
#110
0%
#115
1%
#120
0%
#125
1%
#130
0%
#135
1%
#140
0%
#145
1%
#150
0%
#155
1%
#160
0%
#165
1%
#170
0%
#175
1%
#180
0%
#185
1%
#190
0%
#195
1%
#200
0%
#205
1%
#210
0%
#215
1%
#220
0%
#225
1%
#230
0%
#235
1%
#240
0%
