Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May 22 22:58:10 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_sim_impl/cva6_sim.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.127ns  (logic 0.456ns (40.478%)  route 0.671ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        -8.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.993ns = ( 106.993 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.733   106.993    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X76Y47         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.456   107.449 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.671   108.120    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X76Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X76Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X76Y46         FDCE (Setup_fdce_C_D)       -0.092   108.840    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        108.840    
                         arrival time                        -108.120    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.127ns  (logic 0.456ns (40.478%)  route 0.671ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        -8.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.993ns = ( 106.993 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.733   106.993    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X76Y47         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDCE (Prop_fdce_C_Q)         0.456   107.449 f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.671   108.120    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X76Y46         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X76Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X76Y46         FDCE (Setup_fdce_C_D)       -0.092   108.840    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        108.840    
                         arrival time                        -108.120    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.107ns  (logic 0.456ns (41.205%)  route 0.651ns (58.795%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 106.995 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.735   106.995    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X80Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y43         FDCE (Prop_fdce_C_Q)         0.456   107.451 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.651   108.102    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X80Y42         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X80Y42         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X80Y42         FDCE (Setup_fdce_C_D)       -0.103   108.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.829    
                         arrival time                        -108.102    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.107ns  (logic 0.456ns (41.205%)  route 0.651ns (58.795%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 106.995 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.735   106.995    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X80Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y43         FDCE (Prop_fdce_C_Q)         0.456   107.451 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.651   108.102    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X80Y42         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X80Y42         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X80Y42         FDCE (Setup_fdce_C_D)       -0.103   108.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.829    
                         arrival time                        -108.102    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.576ns  (logic 4.080ns (62.049%)  route 2.496ns (37.951%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846     7.106    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X108Y75        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDCE (Prop_fdce_C_Q)         0.524     7.630 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.496    10.126    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.683 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.683    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.576ns  (logic 4.080ns (62.049%)  route 2.496ns (37.951%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.846     7.106    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X108Y75        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDCE (Prop_fdce_C_Q)         0.524     7.630 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.496    10.126    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.683 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.683    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.278%)  route 0.357ns (42.722%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 109.529 - 111.111 ) 
    Source Clock Delay      (SCD):    6.996ns = ( 106.996 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.736   106.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X86Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.478   107.474 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.357   107.831    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X85Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.562   109.529    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X85Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   109.529    
                         clock uncertainty           -0.595   108.933    
    SLICE_X85Y46         FDCE (Setup_fdce_C_D)       -0.239   108.694    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        108.694    
                         arrival time                        -107.831    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.278%)  route 0.357ns (42.722%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 109.529 - 111.111 ) 
    Source Clock Delay      (SCD):    6.996ns = ( 106.996 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.736   106.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X86Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.478   107.474 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.357   107.831    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X85Y46         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.562   109.529    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X85Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   109.529    
                         clock uncertainty           -0.595   108.933    
    SLICE_X85Y46         FDCE (Setup_fdce_C_D)       -0.239   108.694    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        108.694    
                         arrival time                        -107.831    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.983ns  (logic 0.518ns (52.688%)  route 0.465ns (47.312%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 109.530 - 111.111 ) 
    Source Clock Delay      (SCD):    6.996ns = ( 106.996 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.736   106.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X86Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.518   107.514 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.465   107.980    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X88Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.563   109.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X88Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   109.530    
                         clock uncertainty           -0.595   108.934    
    SLICE_X88Y46         FDCE (Setup_fdce_C_D)       -0.043   108.891    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        108.891    
                         arrival time                        -107.980    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.983ns  (logic 0.518ns (52.688%)  route 0.465ns (47.312%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 109.530 - 111.111 ) 
    Source Clock Delay      (SCD):    6.996ns = ( 106.996 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.736   106.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X86Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.518   107.514 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.465   107.980    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X88Y46         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.563   109.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X88Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   109.530    
                         clock uncertainty           -0.595   108.934    
    SLICE_X88Y46         FDCE (Setup_fdce_C_D)       -0.043   108.891    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        108.891    
                         arrival time                        -107.980    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.916ns  (logic 0.456ns (49.794%)  route 0.460ns (50.206%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.456   107.513 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.460   107.973    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.093   108.900    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        108.900    
                         arrival time                        -107.973    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.916ns  (logic 0.456ns (49.794%)  route 0.460ns (50.206%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.456   107.513 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.460   107.973    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X91Y44         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.093   108.900    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        108.900    
                         arrival time                        -107.973    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.302%)  route 0.472ns (47.698%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 109.529 - 111.111 ) 
    Source Clock Delay      (SCD):    6.996ns = ( 106.996 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.736   106.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X86Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.518   107.514 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.472   107.987    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X82Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.562   109.529    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X82Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   109.529    
                         clock uncertainty           -0.595   108.933    
    SLICE_X82Y44         FDCE (Setup_fdce_C_D)       -0.013   108.920    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        108.920    
                         arrival time                        -107.987    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.302%)  route 0.472ns (47.698%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 109.529 - 111.111 ) 
    Source Clock Delay      (SCD):    6.996ns = ( 106.996 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.736   106.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X86Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.518   107.514 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.472   107.987    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X82Y44         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.562   109.529    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X82Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   109.529    
                         clock uncertainty           -0.595   108.933    
    SLICE_X82Y44         FDCE (Setup_fdce_C_D)       -0.013   108.920    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        108.920    
                         arrival time                        -107.987    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.456   107.515 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.519   108.035    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.028   108.968    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        108.968    
                         arrival time                        -108.035    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.456   107.515 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.519   108.035    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X98Y43         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.028   108.968    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        108.968    
                         arrival time                        -108.035    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.419   107.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.382   107.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.191   108.805    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        108.805    
                         arrival time                        -107.861    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.419   107.478 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.382   107.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X98Y43         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.191   108.805    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        108.805    
                         arrival time                        -107.861    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.419   107.476 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.334   107.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.237   108.756    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        108.756    
                         arrival time                        -107.811    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.419   107.476 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.334   107.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X91Y44         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.237   108.756    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        108.756    
                         arrival time                        -107.811    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.127%)  route 0.491ns (51.873%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.456   107.515 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.491   108.007    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.043   108.953    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        108.953    
                         arrival time                        -108.007    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.127%)  route 0.491ns (51.873%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.456   107.515 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.491   108.007    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X98Y43         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.043   108.953    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        108.953    
                         arrival time                        -108.007    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.419   107.479 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.334   107.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.237   108.760    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        108.760    
                         arrival time                        -107.814    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.419   107.479 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.334   107.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X105Y43        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.237   108.760    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        108.760    
                         arrival time                        -107.814    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.833%)  route 0.441ns (49.167%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456   107.516 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.441   107.958    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.093   108.904    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        108.904    
                         arrival time                        -107.958    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.833%)  route 0.441ns (49.167%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456   107.516 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.441   107.958    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X105Y43        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.093   108.904    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        108.904    
                         arrival time                        -107.958    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.374%)  route 0.299ns (41.626%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.419   107.476 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.299   107.775    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.270   108.723    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        108.723    
                         arrival time                        -107.775    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.374%)  route 0.299ns (41.626%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.419   107.476 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.299   107.775    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X91Y44         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.270   108.723    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        108.723    
                         arrival time                        -107.775    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.374%)  route 0.299ns (41.626%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.419   107.479 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.299   107.778    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.270   108.727    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        108.727    
                         arrival time                        -107.778    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.374%)  route 0.299ns (41.626%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.419   107.479 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.299   107.778    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X105Y43        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.270   108.727    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        108.727    
                         arrival time                        -107.778    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.541%)  route 0.335ns (44.459%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.419   107.411 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.335   107.747    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.235   108.697    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        108.697    
                         arrival time                        -107.747    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.541%)  route 0.335ns (44.459%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.419   107.411 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.335   107.747    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X77Y45         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.235   108.697    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        108.697    
                         arrival time                        -107.747    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.131%)  route 0.472ns (50.869%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.456   107.448 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.472   107.921    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.061   108.871    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        108.871    
                         arrival time                        -107.921    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.131%)  route 0.472ns (50.869%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.456   107.448 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.472   107.921    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X77Y45         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.061   108.871    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        108.871    
                         arrival time                        -107.921    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.374%)  route 0.299ns (41.626%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.419   107.411 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.299   107.710    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.270   108.662    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        108.662    
                         arrival time                        -107.710    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.374%)  route 0.299ns (41.626%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.419   107.411 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.299   107.710    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X77Y45         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.270   108.662    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        108.662    
                         arrival time                        -107.710    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.541%)  route 0.335ns (44.459%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.419   107.476 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.335   107.812    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.216   108.777    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        108.777    
                         arrival time                        -107.812    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.541%)  route 0.335ns (44.459%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.419   107.476 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.335   107.812    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X91Y44         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.216   108.777    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        108.777    
                         arrival time                        -107.812    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.541%)  route 0.335ns (44.459%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.419   107.479 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.335   107.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.216   108.781    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        108.781    
                         arrival time                        -107.815    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.541%)  route 0.335ns (44.459%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.419   107.479 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.335   107.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X105Y43        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.216   108.781    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        108.781    
                         arrival time                        -107.815    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.037%)  route 0.437ns (48.964%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 106.995 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.735   106.995    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X80Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y43         FDCE (Prop_fdce_C_Q)         0.456   107.451 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.437   107.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X78Y43         FDCE (Setup_fdce_C_D)       -0.069   108.863    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        108.863    
                         arrival time                        -107.889    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.037%)  route 0.437ns (48.964%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 106.995 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.735   106.995    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X80Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y43         FDCE (Prop_fdce_C_Q)         0.456   107.451 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.437   107.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X78Y43         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X78Y43         FDCE (Setup_fdce_C_D)       -0.069   108.863    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        108.863    
                         arrival time                        -107.889    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.935ns  (logic 0.518ns (55.391%)  route 0.417ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 109.529 - 111.111 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 106.995 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.735   106.995    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X86Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDCE (Prop_fdce_C_Q)         0.518   107.513 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.417   107.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X86Y42         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.562   109.529    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X86Y42         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   109.529    
                         clock uncertainty           -0.595   108.933    
    SLICE_X86Y42         FDCE (Setup_fdce_C_D)       -0.024   108.909    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        108.909    
                         arrival time                        -107.931    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.935ns  (logic 0.518ns (55.391%)  route 0.417ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 109.529 - 111.111 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 106.995 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.735   106.995    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X86Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDCE (Prop_fdce_C_Q)         0.518   107.513 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.417   107.931    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X86Y42         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.562   109.529    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X86Y42         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   109.529    
                         clock uncertainty           -0.595   108.933    
    SLICE_X86Y42         FDCE (Setup_fdce_C_D)       -0.024   108.909    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        108.909    
                         arrival time                        -107.931    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.755ns  (logic 0.419ns (55.515%)  route 0.336ns (44.485%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.419   107.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.336   107.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.202   108.794    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        108.794    
                         arrival time                        -107.814    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.755ns  (logic 0.419ns (55.515%)  route 0.336ns (44.485%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.419   107.478 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.336   107.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X98Y43         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.202   108.794    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        108.794    
                         arrival time                        -107.814    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.886ns  (logic 0.456ns (51.471%)  route 0.430ns (48.529%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X79Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.456   107.448 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.430   107.878    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X78Y43         FDCE (Setup_fdce_C_D)       -0.072   108.860    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        108.860    
                         arrival time                        -107.878    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.886ns  (logic 0.456ns (51.471%)  route 0.430ns (48.529%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X79Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.456   107.448 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.430   107.878    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X78Y43         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X78Y43         FDCE (Setup_fdce_C_D)       -0.072   108.860    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        108.860    
                         arrival time                        -107.878    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.419   107.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.334   107.813    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.186   108.810    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        108.810    
                         arrival time                        -107.813    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.419   107.478 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.334   107.813    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X98Y43         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.186   108.810    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        108.810    
                         arrival time                        -107.813    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.851ns  (logic 0.518ns (60.852%)  route 0.333ns (39.148%))
  Logic Levels:           0  
  Clock Path Skew:        -8.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 109.531 - 111.111 ) 
    Source Clock Delay      (SCD):    6.996ns = ( 106.996 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.736   106.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X86Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.518   107.514 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.333   107.848    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X86Y47         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.564   109.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X86Y47         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   109.531    
                         clock uncertainty           -0.595   108.935    
    SLICE_X86Y47         FDCE (Setup_fdce_C_D)       -0.013   108.922    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        108.922    
                         arrival time                        -107.848    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.851ns  (logic 0.518ns (60.852%)  route 0.333ns (39.148%))
  Logic Levels:           0  
  Clock Path Skew:        -8.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 109.531 - 111.111 ) 
    Source Clock Delay      (SCD):    6.996ns = ( 106.996 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.736   106.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X86Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDCE (Prop_fdce_C_Q)         0.518   107.514 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.333   107.848    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X86Y47         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.564   109.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X86Y47         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   109.531    
                         clock uncertainty           -0.595   108.935    
    SLICE_X86Y47         FDCE (Setup_fdce_C_D)       -0.013   108.922    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        108.922    
                         arrival time                        -107.848    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.816ns  (logic 0.456ns (55.856%)  route 0.360ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.456   107.515 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.360   107.876    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.045   108.951    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        108.951    
                         arrival time                        -107.876    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.816ns  (logic 0.456ns (55.856%)  route 0.360ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y43         FDCE (Prop_fdce_C_Q)         0.456   107.515 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.360   107.876    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X98Y43         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y43         FDCE (Setup_fdce_C_D)       -0.045   108.951    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        108.951    
                         arrival time                        -107.876    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.618ns  (logic 0.419ns (67.821%)  route 0.199ns (32.179%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 109.530 - 111.111 ) 
    Source Clock Delay      (SCD):    6.996ns = ( 106.996 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.736   106.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X89Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y46         FDCE (Prop_fdce_C_Q)         0.419   107.415 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.199   107.614    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X88Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.563   109.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X88Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   109.530    
                         clock uncertainty           -0.595   108.934    
    SLICE_X88Y46         FDCE (Setup_fdce_C_D)       -0.240   108.694    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        108.694    
                         arrival time                        -107.614    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.618ns  (logic 0.419ns (67.821%)  route 0.199ns (32.179%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 109.530 - 111.111 ) 
    Source Clock Delay      (SCD):    6.996ns = ( 106.996 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.736   106.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X89Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y46         FDCE (Prop_fdce_C_Q)         0.419   107.415 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.199   107.614    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X88Y46         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.563   109.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X88Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   109.530    
                         clock uncertainty           -0.595   108.934    
    SLICE_X88Y46         FDCE (Setup_fdce_C_D)       -0.240   108.694    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        108.694    
                         arrival time                        -107.614    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.644ns  (logic 0.419ns (65.034%)  route 0.225ns (34.966%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.419   107.411 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.225   107.637    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X76Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X76Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X76Y46         FDCE (Setup_fdce_C_D)       -0.212   108.720    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        108.720    
                         arrival time                        -107.637    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.644ns  (logic 0.419ns (65.034%)  route 0.225ns (34.966%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.419   107.411 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.225   107.637    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X76Y46         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X76Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X76Y46         FDCE (Setup_fdce_C_D)       -0.212   108.720    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        108.720    
                         arrival time                        -107.637    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.757ns  (logic 0.456ns (60.224%)  route 0.301ns (39.776%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.456   107.513 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.301   107.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.093   108.900    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        108.900    
                         arrival time                        -107.815    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.757ns  (logic 0.456ns (60.224%)  route 0.301ns (39.776%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.456   107.513 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.301   107.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X91Y44         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.093   108.900    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        108.900    
                         arrival time                        -107.815    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.757ns  (logic 0.456ns (60.224%)  route 0.301ns (39.776%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456   107.516 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.301   107.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.093   108.904    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        108.904    
                         arrival time                        -107.818    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.757ns  (logic 0.456ns (60.224%)  route 0.301ns (39.776%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456   107.516 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.301   107.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X105Y43        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.093   108.904    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        108.904    
                         arrival time                        -107.818    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.757ns  (logic 0.456ns (60.224%)  route 0.301ns (39.776%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.456   107.448 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.301   107.750    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.093   108.839    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        108.839    
                         arrival time                        -107.750    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.757ns  (logic 0.456ns (60.224%)  route 0.301ns (39.776%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.456   107.448 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.301   107.750    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X77Y45         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.093   108.839    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        108.839    
                         arrival time                        -107.750    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.456   107.513 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.331   107.844    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.058   108.935    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        108.935    
                         arrival time                        -107.844    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.456   107.513 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.331   107.844    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X91Y44         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.058   108.935    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        108.935    
                         arrival time                        -107.844    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.806ns  (logic 0.456ns (56.607%)  route 0.350ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 109.527 - 111.111 ) 
    Source Clock Delay      (SCD):    6.994ns = ( 106.994 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.734   106.994    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X81Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDCE (Prop_fdce_C_Q)         0.456   107.450 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.350   107.800    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X79Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.560   109.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X79Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   109.527    
                         clock uncertainty           -0.595   108.931    
    SLICE_X79Y41         FDCE (Setup_fdce_C_D)       -0.040   108.891    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        108.891    
                         arrival time                        -107.800    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.806ns  (logic 0.456ns (56.607%)  route 0.350ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 109.527 - 111.111 ) 
    Source Clock Delay      (SCD):    6.994ns = ( 106.994 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.734   106.994    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X81Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDCE (Prop_fdce_C_Q)         0.456   107.450 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.350   107.800    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X79Y41         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.560   109.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X79Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   109.527    
                         clock uncertainty           -0.595   108.931    
    SLICE_X79Y41         FDCE (Setup_fdce_C_D)       -0.040   108.891    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        108.891    
                         arrival time                        -107.800    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456   107.516 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.331   107.847    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.058   108.939    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        108.939    
                         arrival time                        -107.847    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456   107.516 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.331   107.847    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X105Y43        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.058   108.939    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        108.939    
                         arrival time                        -107.847    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.456   107.448 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.331   107.779    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.058   108.874    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        108.874    
                         arrival time                        -107.780    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.456   107.448 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.331   107.779    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X77Y45         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.058   108.874    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        108.874    
                         arrival time                        -107.780    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.456   107.513 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.331   107.844    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.047   108.946    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        108.946    
                         arrival time                        -107.844    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.456   107.513 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.331   107.844    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X91Y44         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y44         FDCE (Setup_fdce_C_D)       -0.047   108.946    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        108.946    
                         arrival time                        -107.844    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456   107.516 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.331   107.847    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.047   108.950    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        108.950    
                         arrival time                        -107.847    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 109.593 - 111.111 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y44        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDCE (Prop_fdce_C_Q)         0.456   107.516 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.331   107.847    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X105Y43        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.626   109.593    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y43        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   109.593    
                         clock uncertainty           -0.595   108.997    
    SLICE_X105Y43        FDCE (Setup_fdce_C_D)       -0.047   108.950    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        108.950    
                         arrival time                        -107.847    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.456   107.448 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.331   107.779    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.047   108.885    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        108.885    
                         arrival time                        -107.780    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDCE (Prop_fdce_C_Q)         0.456   107.448 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.331   107.779    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X77Y45         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y45         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X77Y45         FDCE (Setup_fdce_C_D)       -0.047   108.885    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        108.885    
                         arrival time                        -107.780    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.778ns  (logic 0.456ns (58.611%)  route 0.322ns (41.389%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 106.995 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.735   106.995    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X83Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y41         FDCE (Prop_fdce_C_Q)         0.456   107.451 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.322   107.773    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X84Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X84Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X84Y41         FDCE (Setup_fdce_C_D)       -0.043   108.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        108.889    
                         arrival time                        -107.773    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.778ns  (logic 0.456ns (58.611%)  route 0.322ns (41.389%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 106.995 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.735   106.995    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X83Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y41         FDCE (Prop_fdce_C_Q)         0.456   107.451 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.322   107.773    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X84Y41         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X84Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X84Y41         FDCE (Setup_fdce_C_D)       -0.043   108.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        108.889    
                         arrival time                        -107.773    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.781ns  (logic 0.456ns (58.391%)  route 0.325ns (41.609%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 109.527 - 111.111 ) 
    Source Clock Delay      (SCD):    6.991ns = ( 106.991 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.731   106.991    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.456   107.447 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.325   107.772    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X78Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.560   109.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.527    
                         clock uncertainty           -0.595   108.931    
    SLICE_X78Y41         FDCE (Setup_fdce_C_D)       -0.040   108.891    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        108.891    
                         arrival time                        -107.772    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.781ns  (logic 0.456ns (58.391%)  route 0.325ns (41.609%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 109.527 - 111.111 ) 
    Source Clock Delay      (SCD):    6.991ns = ( 106.991 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.731   106.991    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X77Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.456   107.447 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.325   107.772    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X78Y41         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.560   109.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.527    
                         clock uncertainty           -0.595   108.931    
    SLICE_X78Y41         FDCE (Setup_fdce_C_D)       -0.040   108.891    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        108.891    
                         arrival time                        -107.772    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.799ns  (logic 0.456ns (57.066%)  route 0.343ns (42.934%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 109.529 - 111.111 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 106.995 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.735   106.995    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X88Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDCE (Prop_fdce_C_Q)         0.456   107.451 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.343   107.795    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X86Y42         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.562   109.529    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X86Y42         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   109.529    
                         clock uncertainty           -0.595   108.933    
    SLICE_X86Y42         FDCE (Setup_fdce_C_D)       -0.013   108.920    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        108.920    
                         arrival time                        -107.795    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.799ns  (logic 0.456ns (57.066%)  route 0.343ns (42.934%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 109.529 - 111.111 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 106.995 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.735   106.995    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X88Y41         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDCE (Prop_fdce_C_Q)         0.456   107.451 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.343   107.795    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X86Y42         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.562   109.529    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X86Y42         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   109.529    
                         clock uncertainty           -0.595   108.933    
    SLICE_X86Y42         FDCE (Setup_fdce_C_D)       -0.013   108.920    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        108.920    
                         arrival time                        -107.795    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.736ns  (logic 0.456ns (61.981%)  route 0.280ns (38.019%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X79Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.456   107.448 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.280   107.728    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X78Y43         FDCE (Setup_fdce_C_D)       -0.075   108.857    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        108.857    
                         arrival time                        -107.728    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.736ns  (logic 0.456ns (61.981%)  route 0.280ns (38.019%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X79Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.456   107.448 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.280   107.728    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X78Y43         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X78Y43         FDCE (Setup_fdce_C_D)       -0.075   108.857    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        108.857    
                         arrival time                        -107.728    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.732ns  (logic 0.456ns (62.306%)  route 0.276ns (37.694%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X79Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.456   107.448 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.276   107.724    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X78Y43         FDCE (Setup_fdce_C_D)       -0.071   108.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        108.861    
                         arrival time                        -107.724    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.732ns  (logic 0.456ns (62.306%)  route 0.276ns (37.694%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 109.528 - 111.111 ) 
    Source Clock Delay      (SCD):    6.992ns = ( 106.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.732   106.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X79Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.456   107.448 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.276   107.724    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X78Y43         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.561   109.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y43         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   109.528    
                         clock uncertainty           -0.595   108.932    
    SLICE_X78Y43         FDCE (Setup_fdce_C_D)       -0.071   108.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        108.861    
                         arrival time                        -107.724    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.711ns  (logic 5.175ns (24.986%)  route 15.536ns (75.014%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.660     0.073    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.793     0.990    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.114 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8/O
                         net (fo=1, routed)           0.669     1.783    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.907 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=22, routed)          0.600     2.507    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124     2.631 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.385    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.535 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.355    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.681 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.875    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.999 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.294    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.418 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.092    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.216 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.379    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.503 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.127    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.247 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.755    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.075 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.368    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.699 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.374    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.498 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.176    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.324 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.984    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.306 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.916    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.242 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.873    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.989 f  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.795    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.123 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.790    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.914 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.078    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.202 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.368    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.492 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.283    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.407 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.177    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.301 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.990    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.114 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.417    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.541 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.092    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.216 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.544    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.668 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.668    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.711ns  (logic 5.175ns (24.986%)  route 15.536ns (75.014%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.660     0.073    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.793     0.990    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.114 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8/O
                         net (fo=1, routed)           0.669     1.783    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.907 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=22, routed)          0.600     2.507    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124     2.631 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.385    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.535 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.355    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.681 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.875    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.999 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.294    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.418 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.092    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.216 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.379    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.503 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.127    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.247 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.755    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.075 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.368    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.699 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.374    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.498 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.176    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.324 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.984    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.306 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.916    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.242 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.873    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.989 f  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.795    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.123 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.790    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.914 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.078    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.202 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.368    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.492 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.283    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.407 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.177    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.301 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.990    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.114 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.417    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.541 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.092    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.216 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.544    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.668 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.668    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.711ns  (logic 5.175ns (24.986%)  route 15.536ns (75.014%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.660     0.073    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.793     0.990    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.114 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8/O
                         net (fo=1, routed)           0.669     1.783    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.907 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=22, routed)          0.600     2.507    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124     2.631 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.385    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.535 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.355    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.681 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.875    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.999 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.294    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.418 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.092    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.216 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.379    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.503 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.127    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.247 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.755    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.075 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.368    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.699 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.374    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.176    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.324 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.984    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.306 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.916    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.242 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.873    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.989 r  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.795    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.123 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.790    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.914 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.078    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.202 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.368    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.283    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.407 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.177    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.301 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.990    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.114 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.417    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.541 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.092    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.216 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.544    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.668 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.668    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.711ns  (logic 5.175ns (24.986%)  route 15.536ns (75.014%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.660     0.073    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.793     0.990    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.114 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8/O
                         net (fo=1, routed)           0.669     1.783    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.907 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=22, routed)          0.600     2.507    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124     2.631 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.385    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.535 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.355    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.681 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.875    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.999 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.294    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.418 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.092    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.216 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.379    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.503 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.127    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.247 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.755    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.075 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.368    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.699 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.374    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.176    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.324 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.984    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.306 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.916    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.242 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.873    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.989 r  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.795    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.123 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.790    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.914 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.078    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.202 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.368    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.283    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.407 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.177    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.301 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.990    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.114 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.417    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.541 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.092    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.216 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.544    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.668 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.668    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.711ns  (logic 5.175ns (24.986%)  route 15.536ns (75.014%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.660     0.073    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.793     0.990    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.114 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8/O
                         net (fo=1, routed)           0.669     1.783    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.907 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=22, routed)          0.600     2.507    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124     2.631 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.385    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.535 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.355    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.681 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.875    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.999 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.294    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.418 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.092    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.216 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.379    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.503 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.127    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.247 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.755    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.075 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.368    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.699 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.374    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.498 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.176    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.324 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.984    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.306 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.916    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.242 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.873    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.989 f  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.795    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.123 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.790    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.914 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.078    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.202 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.368    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.492 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.283    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.407 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.177    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.301 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.990    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.114 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.417    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.541 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.092    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.216 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.544    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.668 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.668    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.711ns  (logic 5.175ns (24.986%)  route 15.536ns (75.014%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.660     0.073    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.793     0.990    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.114 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8/O
                         net (fo=1, routed)           0.669     1.783    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.907 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=22, routed)          0.600     2.507    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124     2.631 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.385    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.535 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.355    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.681 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.875    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.999 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.294    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.418 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.092    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.216 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.379    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.503 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.127    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.247 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.755    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.075 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.368    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.699 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.374    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.498 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.176    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.324 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.984    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.306 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.916    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.242 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.873    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.989 f  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.795    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.123 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.790    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.914 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.078    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.202 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.368    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.492 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.283    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.407 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.177    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.301 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.990    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.114 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.417    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.541 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.092    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.216 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.544    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.668 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.668    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.711ns  (logic 5.175ns (24.986%)  route 15.536ns (75.014%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.660     0.073    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.793     0.990    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.114 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8/O
                         net (fo=1, routed)           0.669     1.783    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.907 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=22, routed)          0.600     2.507    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124     2.631 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.385    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.535 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.355    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.681 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.875    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.999 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.294    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.418 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.092    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.216 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.379    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.503 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.127    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.247 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.755    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.075 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.368    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.699 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.374    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.176    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.324 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.984    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.306 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.916    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.242 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.873    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.989 r  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.795    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.123 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.790    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.914 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.078    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.202 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.368    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.283    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.407 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.177    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.301 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.990    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.114 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.417    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.541 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.092    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.216 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.544    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.668 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.668    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.711ns  (logic 5.175ns (24.986%)  route 15.536ns (75.014%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.660     0.073    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.793     0.990    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124     1.114 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8/O
                         net (fo=1, routed)           0.669     1.783    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.907 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=22, routed)          0.600     2.507    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124     2.631 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.385    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.535 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.355    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.681 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.875    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.999 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.294    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.418 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.092    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.216 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.379    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.503 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.127    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.247 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.755    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.075 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.368    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.699 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.374    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.176    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.324 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.984    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.306 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.916    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.242 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.873    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.989 r  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.795    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.123 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.790    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.914 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.078    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.202 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.368    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.283    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.407 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.177    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.301 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.990    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.114 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.417    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.541 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.092    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.216 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.544    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.668 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.668    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.671ns  (logic 5.175ns (25.036%)  route 15.496ns (74.964%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.665     0.077    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.201 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.572     0.773    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.897 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.577     1.474    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.598 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_6/O
                         net (fo=22, routed)          0.868     2.466    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.124     2.590 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.344    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.494 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.314    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.640 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.834    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.254    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.378 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.052    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.176 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.339    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.463 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.086    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.206 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.715    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.035 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.327    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.658 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.333    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.457 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.135    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.283 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.943    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.265 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.876    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.202 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.832    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.948 f  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.755    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.083 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.749    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.873 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.037    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.161 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.327    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.451 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.242    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.366 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.136    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.260 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.949    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.073 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.376    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.500 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.051    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.175 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.503    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.627 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.627    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.627    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.671ns  (logic 5.175ns (25.036%)  route 15.496ns (74.964%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.665     0.077    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.201 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.572     0.773    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.897 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.577     1.474    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.598 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_6/O
                         net (fo=22, routed)          0.868     2.466    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.124     2.590 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.344    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.494 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.314    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.640 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.834    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.958 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.254    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.378 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.052    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.176 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.339    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.463 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.086    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.206 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.715    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.035 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.327    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.658 r  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.333    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.457 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.135    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.283 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.943    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.265 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.876    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.202 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.832    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.948 f  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.755    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.083 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.749    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.873 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.037    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.161 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.327    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.451 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.242    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.366 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.136    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.260 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.949    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.073 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.376    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.500 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.051    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.175 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.503    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.627 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.627    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.627    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.671ns  (logic 5.175ns (25.036%)  route 15.496ns (74.964%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.665     0.077    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.201 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.572     0.773    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.897 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.577     1.474    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.598 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_6/O
                         net (fo=22, routed)          0.868     2.466    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.124     2.590 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.344    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.494 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.314    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.640 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.834    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.958 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.254    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.378 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.052    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.339    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.463 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.086    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.206 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.715    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.035 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.327    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.658 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.333    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.457 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.135    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.283 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.943    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.265 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.876    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.202 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.832    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.948 r  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.755    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.083 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.749    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.873 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.037    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.161 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.327    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.451 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.242    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.366 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.136    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.260 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.949    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.073 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.376    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.500 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.051    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.175 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.503    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.627 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.627    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.627    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.671ns  (logic 5.175ns (25.036%)  route 15.496ns (74.964%))
  Logic Levels:           28  (LUT2=4 LUT3=1 LUT4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.548 - 22.222 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.649    -1.043    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y91         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.587 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.665     0.077    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.201 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.572     0.773    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.897 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10/O
                         net (fo=1, routed)           0.577     1.474    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_10_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I4_O)        0.124     1.598 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_6/O
                         net (fo=22, routed)          0.868     2.466    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.124     2.590 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.754     3.344    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.150     3.494 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_8/O
                         net (fo=12, routed)          0.820     4.314    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.326     4.640 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.194     4.834    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.958 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.295     5.254    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.378 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.674     6.052    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.176 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.163     6.339    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.463 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.624     7.086    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.120     7.206 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.508     7.715    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I3_O)        0.320     8.035 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7/O
                         net (fo=2, routed)           0.292     8.327    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_7_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.331     8.658 f  i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_inv_i_3/O
                         net (fo=3, routed)           0.675     9.333    i_ariane/csr_regfile_i/debug_mode_q_reg_inv_10
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.457 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.678    10.135    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.148    10.283 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.660    10.943    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.322    11.265 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.610    11.876    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X54Y88         LUT4 (Prop_lut4_I3_O)        0.326    12.202 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=6, routed)           0.631    12.832    i_ariane/issue_stage_i/i_issue_read_operands/flu_valid_ex_id
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.116    12.948 r  i_ariane/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_37/O
                         net (fo=1, routed)           0.807    13.755    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.328    14.083 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.667    14.749    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.873 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.164    15.037    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    15.161 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.166    15.327    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.451 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.791    16.242    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.366 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.770    17.136    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.124    17.260 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.689    17.949    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.073 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.303    18.376    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.500 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.551    19.051    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    19.175 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.328    19.503    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124    19.627 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.627    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.471    20.548    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X38Y82         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.115    
                         clock uncertainty           -0.077    21.038    
    SLICE_X38Y82         FDCE (Setup_fdce_C_D)        0.081    21.119    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -19.627    
  -------------------------------------------------------------------
                         slack                                  1.492    




