Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\matth\Documents\VHDL\QuartusPrimeProjects\Sequenced_Components_POC_2\Internal_Oscillator.qsys --block-symbol-file --output-directory=C:\Users\matth\Documents\VHDL\QuartusPrimeProjects\Sequenced_Components_POC_2\Internal_Oscillator --family="MAX 10" --part=10M50SCE144C8G
Progress: Loading Sequenced_Components_POC_2/Internal_Oscillator.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 22.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\matth\Documents\VHDL\QuartusPrimeProjects\Sequenced_Components_POC_2\Internal_Oscillator.qsys --synthesis=VHDL --output-directory=C:\Users\matth\Documents\VHDL\QuartusPrimeProjects\Sequenced_Components_POC_2\Internal_Oscillator\synthesis --family="MAX 10" --part=10M50SCE144C8G
Progress: Loading Sequenced_Components_POC_2/Internal_Oscillator.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 22.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Internal_Oscillator: Generating Internal_Oscillator "Internal_Oscillator" for QUARTUS_SYNTH
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "Internal_Oscillator" instantiated altera_int_osc "int_osc_0"
Info: Internal_Oscillator: Done "Internal_Oscillator" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
