$date
	Sat Apr 26 20:22:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ParityGenerator_tb $end
$var wire 1 ! odd $end
$var wire 1 " even $end
$var reg 4 # a [3:0] $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var wire 1 ! odd $end
$var wire 1 " even $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
0"
1!
$end
#10
b1010 #
b1010 $
#20
1"
0!
b1 #
b1 $
#30
b1011 #
b1011 $
#40
