;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, -0
	SUB #276, @201
	DJN -1, @-20
	SUB 700, 600
	SUB -7, <-420
	SUB @127, 106
	ADD -130, 3
	ADD -130, 3
	SUB @127, 100
	CMP 12, @10
	SUB @127, 100
	MOV -7, <-20
	SUB @127, 100
	MOV -7, <-20
	JMP -1, @-20
	SPL 0, <-982
	ADD 130, 9
	SUB 700, 600
	SUB @127, 100
	SUB 0, -0
	SUB -130, 3
	SPL <127, 100
	SUB -7, <-420
	MOV -7, <-20
	SPL 300, 90
	SUB @127, 106
	SUB @127, 100
	SPL 0, <-2
	CMP @121, 106
	SLT 0, -982
	SPL 300, 90
	SPL 300, 90
	ADD -130, 3
	ADD 210, 60
	ADD 210, 60
	DJN 0, <-982
	ADD -130, 3
	CMP 12, @10
	CMP 12, @10
	SUB #276, @200
	ADD 270, 60
	SUB #276, @200
	SUB #276, @200
	JMP -1, @-20
	SPL 0, <-2
