============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Wed Aug 14 10:26:24 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.410822s wall, 3.135620s user + 0.202801s system = 3.338421s CPU (97.9%)

RUN-1004 : used memory is 250 MB, reserved memory is 230 MB, peak memory is 250 MB
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.724315s wall, 3.619223s user + 0.093601s system = 3.712824s CPU (99.7%)

RUN-1004 : used memory is 328 MB, reserved memory is 295 MB, peak memory is 328 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010011101010011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2225
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5994, pip num: 57063
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 941 valid insts, and 161042 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010011101010011001 -f Quick_Start.btc" in  11.216395s wall, 21.247336s user + 0.124801s system = 21.372137s CPU (190.5%)

RUN-1004 : used memory is 358 MB, reserved memory is 325 MB, peak memory is 366 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.719169s wall, 2.698817s user + 0.031200s system = 2.730018s CPU (100.4%)

RUN-1004 : used memory is 277 MB, reserved memory is 244 MB, peak memory is 366 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.146678s wall, 1.092007s user + 0.031200s system = 1.123207s CPU (98.0%)

RUN-1004 : used memory is 308 MB, reserved memory is 273 MB, peak memory is 366 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7701/0 useful/useless nets, 6838/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10157/0 useful/useless nets, 9294/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10155/0 useful/useless nets, 9292/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11003/0 useful/useless nets, 10140/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 41355, tnet num: 10994, tinst num: 10115, tnode num: 76786, tedge num: 78199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.279964s wall, 1.201208s user + 0.062400s system = 1.263608s CPU (98.7%)

RUN-1004 : used memory is 425 MB, reserved memory is 389 MB, peak memory is 425 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7482/0 useful/useless nets, 6619/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3437 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.306706s wall, 13.634487s user + 0.187201s system = 13.821689s CPU (96.6%)

RUN-1004 : used memory is 409 MB, reserved memory is 382 MB, peak memory is 486 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.374953s wall, 2.230814s user + 0.140401s system = 2.371215s CPU (99.8%)

RUN-1004 : used memory is 411 MB, reserved memory is 384 MB, peak memory is 486 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 1 trigger nets, 44 data nets.
KIT-1004 : Chipwatcher code = 0011101010011001
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.411484s wall, 3.338421s user + 0.015600s system = 3.354021s CPU (98.3%)

RUN-1004 : used memory is 412 MB, reserved memory is 384 MB, peak memory is 486 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6045/0 useful/useless nets, 2376/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6096/1 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6096/0 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6236/6 useful/useless nets, 2568/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26600, tnet num: 6237, tinst num: 2563, tnode num: 33832, tedge num: 45322.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6237 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6131/0 useful/useless nets, 2463/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1673 nodes)...
SYN-4004 : #2: Packed 45 SEQ (1946 nodes)...
SYN-4004 : #3: Packed 52 SEQ (2248 nodes)...
SYN-4004 : #4: Packed 59 SEQ (3519 nodes)...
SYN-4004 : #5: Packed 59 SEQ (4781 nodes)...
SYN-4004 : #6: Packed 79 SEQ (13277 nodes)...
SYN-4004 : #7: Packed 82 SEQ (7256 nodes)...
SYN-4004 : #8: Packed 91 SEQ (1047 nodes)...
SYN-4004 : #9: Packed 91 SEQ (0 nodes)...
SYN-4005 : Packed 91 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 95/2235 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.852862s wall, 2.730018s user + 0.031200s system = 2.761218s CPU (96.8%)

RUN-1004 : used memory is 471 MB, reserved memory is 435 MB, peak memory is 486 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.607455s wall, 6.396041s user + 0.062400s system = 6.458441s CPU (97.7%)

RUN-1004 : used memory is 471 MB, reserved memory is 435 MB, peak memory is 486 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2191 instances
RUN-1001 : 1042 mslices, 1042 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3068 nets have 2 pins
RUN-1001 : 2184 nets have [3 - 5] pins
RUN-1001 : 527 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2189 instances, 2084 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25769, tnet num: 5992, tinst num: 2189, tnode num: 31456, tedge num: 43306.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.230729s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (101.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 955940
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.441786
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 575253, overlap = 200.25
PHY-3002 : Step(2): len = 406145, overlap = 269
PHY-3002 : Step(3): len = 316029, overlap = 295.5
PHY-3002 : Step(4): len = 255179, overlap = 312
PHY-3002 : Step(5): len = 208752, overlap = 327.75
PHY-3002 : Step(6): len = 169679, overlap = 344
PHY-3002 : Step(7): len = 139526, overlap = 365
PHY-3002 : Step(8): len = 121021, overlap = 374.5
PHY-3002 : Step(9): len = 96617.7, overlap = 385.5
PHY-3002 : Step(10): len = 90904.1, overlap = 387.25
PHY-3002 : Step(11): len = 82763.2, overlap = 390.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.40839e-07
PHY-3002 : Step(12): len = 81079.3, overlap = 389.5
PHY-3002 : Step(13): len = 82788.3, overlap = 388
PHY-3002 : Step(14): len = 90833.4, overlap = 381.5
PHY-3002 : Step(15): len = 88941.8, overlap = 377.75
PHY-3002 : Step(16): len = 88322.1, overlap = 374.25
PHY-3002 : Step(17): len = 91347.8, overlap = 364.75
PHY-3002 : Step(18): len = 91761.2, overlap = 359
PHY-3002 : Step(19): len = 96089.7, overlap = 351.5
PHY-3002 : Step(20): len = 94440.3, overlap = 350.5
PHY-3002 : Step(21): len = 94653.4, overlap = 349.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.68168e-06
PHY-3002 : Step(22): len = 96023.9, overlap = 347.25
PHY-3002 : Step(23): len = 100551, overlap = 344
PHY-3002 : Step(24): len = 105616, overlap = 336.5
PHY-3002 : Step(25): len = 106060, overlap = 315.75
PHY-3002 : Step(26): len = 109621, overlap = 307
PHY-3002 : Step(27): len = 112688, overlap = 299.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.36336e-06
PHY-3002 : Step(28): len = 111724, overlap = 297.5
PHY-3002 : Step(29): len = 114555, overlap = 293.5
PHY-3002 : Step(30): len = 119560, overlap = 287.5
PHY-3002 : Step(31): len = 124541, overlap = 275
PHY-3002 : Step(32): len = 124592, overlap = 268
PHY-3002 : Step(33): len = 124306, overlap = 265.75
PHY-3002 : Step(34): len = 124678, overlap = 263
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.72672e-06
PHY-3002 : Step(35): len = 126272, overlap = 259.75
PHY-3002 : Step(36): len = 129470, overlap = 253.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.22316e-05
PHY-3002 : Step(37): len = 131951, overlap = 252.25
PHY-3002 : Step(38): len = 143879, overlap = 228.25
PHY-3002 : Step(39): len = 144764, overlap = 198.75
PHY-3002 : Step(40): len = 144977, overlap = 197.25
PHY-3002 : Step(41): len = 145914, overlap = 195.5
PHY-3002 : Step(42): len = 147311, overlap = 198.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.44631e-05
PHY-3002 : Step(43): len = 148583, overlap = 195
PHY-3002 : Step(44): len = 150940, overlap = 194.25
PHY-3002 : Step(45): len = 154797, overlap = 184.75
PHY-3002 : Step(46): len = 159375, overlap = 176
PHY-3002 : Step(47): len = 162525, overlap = 169.25
PHY-3002 : Step(48): len = 161941, overlap = 163
PHY-3002 : Step(49): len = 161601, overlap = 162.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.89262e-05
PHY-3002 : Step(50): len = 162350, overlap = 166.75
PHY-3002 : Step(51): len = 164633, overlap = 163.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006467s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.039287s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (100.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.701624s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.38829e-06
PHY-3002 : Step(52): len = 165986, overlap = 152.5
PHY-3002 : Step(53): len = 165458, overlap = 147.25
PHY-3002 : Step(54): len = 165439, overlap = 151.25
PHY-3002 : Step(55): len = 164246, overlap = 157
PHY-3002 : Step(56): len = 162120, overlap = 163.75
PHY-3002 : Step(57): len = 159155, overlap = 170.25
PHY-3002 : Step(58): len = 155693, overlap = 169.5
PHY-3002 : Step(59): len = 153269, overlap = 171.75
PHY-3002 : Step(60): len = 150707, overlap = 178
PHY-3002 : Step(61): len = 149070, overlap = 179.75
PHY-3002 : Step(62): len = 147819, overlap = 183.5
PHY-3002 : Step(63): len = 147227, overlap = 187.25
PHY-3002 : Step(64): len = 147378, overlap = 189.25
PHY-3002 : Step(65): len = 146748, overlap = 188.5
PHY-3002 : Step(66): len = 146742, overlap = 187.25
PHY-3002 : Step(67): len = 147355, overlap = 188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67766e-05
PHY-3002 : Step(68): len = 150575, overlap = 180.25
PHY-3002 : Step(69): len = 155791, overlap = 178.25
PHY-3002 : Step(70): len = 155919, overlap = 172.5
PHY-3002 : Step(71): len = 156571, overlap = 171
PHY-3002 : Step(72): len = 157958, overlap = 167.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.35532e-05
PHY-3002 : Step(73): len = 164232, overlap = 156
PHY-3002 : Step(74): len = 173748, overlap = 136.75
PHY-3002 : Step(75): len = 173164, overlap = 132.5
PHY-3002 : Step(76): len = 173245, overlap = 128
PHY-3002 : Step(77): len = 173440, overlap = 123.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.71063e-05
PHY-3002 : Step(78): len = 178806, overlap = 120.25
PHY-3002 : Step(79): len = 188011, overlap = 110
PHY-3002 : Step(80): len = 187120, overlap = 107.5
PHY-3002 : Step(81): len = 186031, overlap = 108.5
PHY-3002 : Step(82): len = 185560, overlap = 109
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000123635
PHY-3002 : Step(83): len = 192738, overlap = 109.5
PHY-3002 : Step(84): len = 196338, overlap = 113
PHY-3002 : Step(85): len = 196851, overlap = 114
PHY-3002 : Step(86): len = 197262, overlap = 115.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.047815s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (98.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.697945s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.99762e-05
PHY-3002 : Step(87): len = 201268, overlap = 204.5
PHY-3002 : Step(88): len = 200836, overlap = 184
PHY-3002 : Step(89): len = 197803, overlap = 181
PHY-3002 : Step(90): len = 193040, overlap = 185.5
PHY-3002 : Step(91): len = 188448, overlap = 191
PHY-3002 : Step(92): len = 183944, overlap = 203
PHY-3002 : Step(93): len = 179513, overlap = 207.5
PHY-3002 : Step(94): len = 176685, overlap = 213
PHY-3002 : Step(95): len = 173730, overlap = 216
PHY-3002 : Step(96): len = 172284, overlap = 215.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000119952
PHY-3002 : Step(97): len = 179768, overlap = 203
PHY-3002 : Step(98): len = 184580, overlap = 193.5
PHY-3002 : Step(99): len = 186743, overlap = 188.5
PHY-3002 : Step(100): len = 185951, overlap = 193.25
PHY-3002 : Step(101): len = 185681, overlap = 191.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000236975
PHY-3002 : Step(102): len = 192630, overlap = 180.75
PHY-3002 : Step(103): len = 195930, overlap = 169.25
PHY-3002 : Step(104): len = 200528, overlap = 164.75
PHY-3002 : Step(105): len = 200862, overlap = 159.5
PHY-3002 : Step(106): len = 199702, overlap = 162.25
PHY-3002 : Step(107): len = 199242, overlap = 162.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000412512
PHY-3002 : Step(108): len = 204039, overlap = 158.75
PHY-3002 : Step(109): len = 205993, overlap = 157
PHY-3002 : Step(110): len = 208567, overlap = 156
PHY-3002 : Step(111): len = 211196, overlap = 153.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000825024
PHY-3002 : Step(112): len = 213646, overlap = 152.25
PHY-3002 : Step(113): len = 214660, overlap = 153.75
PHY-3002 : Step(114): len = 216936, overlap = 153.75
PHY-3002 : Step(115): len = 217663, overlap = 148.25
PHY-3002 : Step(116): len = 217841, overlap = 149.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00144039
PHY-3002 : Step(117): len = 219583, overlap = 149
PHY-3002 : Step(118): len = 220547, overlap = 148.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00192462
PHY-3002 : Step(119): len = 221334, overlap = 149.25
PHY-3002 : Step(120): len = 222560, overlap = 145.25
PHY-3002 : Step(121): len = 223800, overlap = 145.5
PHY-3002 : Step(122): len = 224197, overlap = 144.5
PHY-3002 : Step(123): len = 225074, overlap = 146.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00279791
PHY-3002 : Step(124): len = 225370, overlap = 145.75
PHY-3002 : Step(125): len = 227434, overlap = 147.25
PHY-3002 : Step(126): len = 227797, overlap = 147.25
PHY-3002 : Step(127): len = 227958, overlap = 145.5
PHY-3002 : Step(128): len = 228078, overlap = 146
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00405927
PHY-3002 : Step(129): len = 228666, overlap = 145.5
PHY-3002 : Step(130): len = 229115, overlap = 145.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00492237
PHY-3002 : Step(131): len = 229383, overlap = 146.25
PHY-3002 : Step(132): len = 230056, overlap = 145.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00494135
PHY-3002 : Step(133): len = 230276, overlap = 144.5
PHY-3002 : Step(134): len = 230711, overlap = 146.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00556333
PHY-3002 : Step(135): len = 230916, overlap = 145.75
PHY-3002 : Step(136): len = 231313, overlap = 146.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00601656
PHY-3002 : Step(137): len = 231514, overlap = 146.75
PHY-3002 : Step(138): len = 231882, overlap = 147.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00625705
PHY-3002 : Step(139): len = 232028, overlap = 147
PHY-3002 : Step(140): len = 232533, overlap = 146.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00663379
PHY-3002 : Step(141): len = 232665, overlap = 145.5
PHY-3002 : Step(142): len = 232979, overlap = 146
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00713694
PHY-3002 : Step(143): len = 233087, overlap = 146
PHY-3002 : Step(144): len = 233792, overlap = 145.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.324092s wall, 0.187201s user + 0.124801s system = 0.312002s CPU (96.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.012455s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.730326s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000303279
PHY-3002 : Step(145): len = 229672, overlap = 110
PHY-3002 : Step(146): len = 226187, overlap = 112.5
PHY-3002 : Step(147): len = 220946, overlap = 128.25
PHY-3002 : Step(148): len = 218786, overlap = 140
PHY-3002 : Step(149): len = 216622, overlap = 141.75
PHY-3002 : Step(150): len = 215405, overlap = 145.25
PHY-3002 : Step(151): len = 214760, overlap = 146.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000606558
PHY-3002 : Step(152): len = 218456, overlap = 136.25
PHY-3002 : Step(153): len = 218892, overlap = 136.75
PHY-3002 : Step(154): len = 219780, overlap = 132.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00108211
PHY-3002 : Step(155): len = 221767, overlap = 132.75
PHY-3002 : Step(156): len = 222596, overlap = 129
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00154898
PHY-3002 : Step(157): len = 223570, overlap = 128.5
PHY-3002 : Step(158): len = 224673, overlap = 129
PHY-3002 : Step(159): len = 225221, overlap = 128
PHY-3002 : Step(160): len = 225723, overlap = 126
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00210009
PHY-3002 : Step(161): len = 226398, overlap = 125.5
PHY-3002 : Step(162): len = 227175, overlap = 124.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00250496
PHY-3002 : Step(163): len = 227513, overlap = 123.25
PHY-3002 : Step(164): len = 228323, overlap = 123.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00265617
PHY-3002 : Step(165): len = 228505, overlap = 122.5
PHY-3002 : Step(166): len = 229494, overlap = 120.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00282028
PHY-3002 : Step(167): len = 229634, overlap = 120.75
PHY-3002 : Step(168): len = 230163, overlap = 121.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00318736
PHY-3002 : Step(169): len = 230375, overlap = 120.75
PHY-3002 : Step(170): len = 230823, overlap = 122
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00349897
PHY-3002 : Step(171): len = 231023, overlap = 122.75
PHY-3002 : Step(172): len = 231443, overlap = 122.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00364425
PHY-3002 : Step(173): len = 231549, overlap = 123.5
PHY-3002 : Step(174): len = 232293, overlap = 124
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024795s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (125.8%)

PHY-3001 : Legalized: Len = 243671, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 750 tiles.
PHY-3001 : 33 instances has been re-located, deltaX = 38, deltaY = 29.
PHY-3001 : Final: Len = 244795, Over = 0
RUN-1003 : finish command "place" in  24.363457s wall, 35.147025s user + 1.622410s system = 36.769436s CPU (150.9%)

RUN-1004 : used memory is 483 MB, reserved memory is 445 MB, peak memory is 486 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3032 to 2295
PHY-1001 : Pin misalignment score is improved from 2295 to 2258
PHY-1001 : Pin misalignment score is improved from 2258 to 2254
PHY-1001 : Pin misalignment score is improved from 2254 to 2254
PHY-1001 : Pin local connectivity score is improved from 274 to 0
PHY-1001 : Pin misalignment score is improved from 2377 to 2313
PHY-1001 : Pin misalignment score is improved from 2313 to 2301
PHY-1001 : Pin misalignment score is improved from 2301 to 2300
PHY-1001 : Pin misalignment score is improved from 2300 to 2300
PHY-1001 : Pin local connectivity score is improved from 51 to 0
PHY-1001 : End pin swap;  3.547865s wall, 3.541223s user + 0.000000s system = 3.541223s CPU (99.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2191 instances
RUN-1001 : 1042 mslices, 1042 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3068 nets have 2 pins
RUN-1001 : 2184 nets have [3 - 5] pins
RUN-1001 : 527 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 307832, over cnt = 1685(21%), over = 3187, worst = 9
PHY-1002 : len = 316232, over cnt = 1405(17%), over = 2208, worst = 5
PHY-1002 : len = 323400, over cnt = 1324(16%), over = 1795, worst = 4
PHY-1002 : len = 345240, over cnt = 906(11%), over = 955, worst = 3
PHY-1002 : len = 360120, over cnt = 634(7%), over = 643, worst = 2
PHY-1002 : len = 371104, over cnt = 544(6%), over = 547, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25769, tnet num: 5992, tinst num: 2189, tnode num: 31456, tedge num: 43306.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 41 out of 5994 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.105389s wall, 5.116833s user + 0.046800s system = 5.163633s CPU (101.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.219392s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 49128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.254249s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (98.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.005035s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (309.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 670680, over cnt = 1831(1%), over = 1888, worst = 3
PHY-1001 : End Routed; 23.004221s wall, 28.033380s user + 0.218401s system = 28.251781s CPU (122.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 616056, over cnt = 1019(0%), over = 1025, worst = 2
PHY-1001 : End DR Iter 1; 13.739998s wall, 14.164891s user + 0.156001s system = 14.320892s CPU (104.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 605816, over cnt = 399(0%), over = 399, worst = 1
PHY-1001 : End DR Iter 2; 6.099117s wall, 6.286840s user + 0.000000s system = 6.286840s CPU (103.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 606072, over cnt = 156(0%), over = 156, worst = 1
PHY-1001 : End DR Iter 3; 2.426486s wall, 2.418016s user + 0.015600s system = 2.433616s CPU (100.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 608248, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 4; 1.026771s wall, 1.419609s user + 0.078001s system = 1.497610s CPU (145.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 5; 0.745668s wall, 0.811205s user + 0.015600s system = 0.826805s CPU (110.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 611336, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 6; 1.182310s wall, 1.560010s user + 0.078001s system = 1.638011s CPU (138.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 611512, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.574598s wall, 2.121614s user + 0.078001s system = 2.199614s CPU (139.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 611656, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 8; 1.828523s wall, 1.965613s user + 0.031200s system = 1.996813s CPU (109.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 611656, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 9; 1.719582s wall, 1.856412s user + 0.031200s system = 1.887612s CPU (109.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 611656, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 10; 1.689166s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (98.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 611656, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 9; 1.679953s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (99.4%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 611656, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.700829s wall, 1.700411s user + 0.000000s system = 1.700411s CPU (100.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 611656, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.738148s wall, 1.716011s user + 0.031200s system = 1.747211s CPU (100.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 611656, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.735614s wall, 1.778411s user + 0.000000s system = 1.778411s CPU (102.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 611656, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.737136s wall, 1.731611s user + 0.015600s system = 1.747211s CPU (100.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 611936, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.735701s wall, 1.731611s user + 0.031200s system = 1.762811s CPU (101.6%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 611968, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.491865s wall, 2.464816s user + 0.000000s system = 2.464816s CPU (98.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 611936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611936
PHY-1001 : End DC Iter 3; 0.228408s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (109.3%)

PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  78.358508s wall, 85.550948s user + 0.842405s system = 86.393354s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  87.151702s wall, 94.349405s user + 0.920406s system = 95.269811s CPU (109.3%)

RUN-1004 : used memory is 560 MB, reserved memory is 563 MB, peak memory is 622 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4146   out of   4480   92.54%
#reg                 2800   out of   4480   62.50%
#le                  4146
  #lut only          1346   out of   4146   32.47%
  #reg only             0   out of   4146    0.00%
  #lut&reg           2800   out of   4146   67.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.889242s wall, 2.636417s user + 0.109201s system = 2.745618s CPU (95.0%)

RUN-1004 : used memory is 561 MB, reserved memory is 563 MB, peak memory is 622 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25769, tnet num: 5992, tinst num: 2191, tnode num: 31456, tedge num: 43306.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.825717s wall, 3.822024s user + 0.046800s system = 3.868825s CPU (101.1%)

RUN-1004 : used memory is 562 MB, reserved memory is 597 MB, peak memory is 622 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010011101010011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2193
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5994, pip num: 56884
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 942 valid insts, and 160626 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010011101010011001 -f Quick_Start.btc" in  13.278687s wall, 24.507757s user + 0.031200s system = 24.538957s CPU (184.8%)

RUN-1004 : used memory is 593 MB, reserved memory is 622 MB, peak memory is 622 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.352223s wall, 1.326008s user + 0.015600s system = 1.341609s CPU (99.2%)

RUN-1004 : used memory is 692 MB, reserved memory is 725 MB, peak memory is 695 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.061775s wall, 2.948419s user + 0.312002s system = 3.260421s CPU (12.0%)

RUN-1004 : used memory is 660 MB, reserved memory is 727 MB, peak memory is 696 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.704384s wall, 0.405603s user + 0.062400s system = 0.468003s CPU (7.0%)

RUN-1004 : used memory is 644 MB, reserved memory is 710 MB, peak memory is 696 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.965436s wall, 5.226033s user + 0.421203s system = 5.647236s CPU (15.7%)

RUN-1004 : used memory is 633 MB, reserved memory is 699 MB, peak memory is 696 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000000100110011
KIT-1004 : ChipWatcher: the value of status register = 010000001101101011
KIT-1004 : ChipWatcher: the value of status register = 010000001100011100
KIT-1004 : ChipWatcher: the value of status register = 010000001100111010
KIT-1004 : ChipWatcher: the value of status register = 010000001010100111
KIT-1004 : ChipWatcher: the value of status register = 010000000110010011
KIT-1004 : ChipWatcher: the value of status register = 010000000100110101
KIT-1004 : ChipWatcher: the value of status register = 010000001001100100
KIT-1004 : ChipWatcher: the value of status register = 010000000000010111
KIT-1004 : ChipWatcher: the value of status register = 010000000111010111
KIT-1004 : ChipWatcher: the value of status register = 010000001001000010
KIT-1004 : ChipWatcher: the value of status register = 010000000110010010
KIT-1004 : ChipWatcher: the value of status register = 010000001001001101
KIT-1004 : ChipWatcher: the value of status register = 010000001110100111
KIT-1004 : ChipWatcher: the value of status register = 010000001001000101
KIT-1004 : ChipWatcher: the value of status register = 010000001001000011
KIT-1004 : ChipWatcher: the value of status register = 010000001100111000
KIT-1004 : ChipWatcher: the value of status register = 010000001110101001
KIT-1004 : ChipWatcher: the value of status register = 010000001001100100
KIT-1004 : ChipWatcher: the value of status register = 010000001000000000
KIT-1004 : ChipWatcher: the value of status register = 010000000100000101
KIT-1004 : ChipWatcher: the value of status register = 010000000111101001
KIT-1004 : ChipWatcher: the value of status register = 010000000001001001
KIT-1004 : ChipWatcher: the value of status register = 010000001001100001
KIT-1004 : ChipWatcher: the value of status register = 010000001111010000
KIT-1004 : ChipWatcher: the value of status register = 010000001010000000
KIT-1004 : ChipWatcher: the value of status register = 010000001010011111
KIT-1004 : ChipWatcher: the value of status register = 010000000000001001
KIT-1004 : ChipWatcher: the value of status register = 010000000010111100
KIT-1004 : ChipWatcher: the value of status register = 010000001010000001
KIT-1004 : ChipWatcher: the value of status register = 010000001011000111
KIT-1004 : ChipWatcher: the value of status register = 010000000110111100
KIT-1004 : ChipWatcher: the value of status register = 010000000100110101
KIT-1004 : ChipWatcher: the value of status register = 010000000001001110
KIT-1004 : ChipWatcher: the value of status register = 010000000100101101
KIT-1004 : ChipWatcher: the value of status register = 010000001110001010
KIT-1004 : ChipWatcher: the value of status register = 010000000110010101
KIT-1004 : ChipWatcher: the value of status register = 010000001011100011
KIT-1004 : ChipWatcher: the value of status register = 010000000101001010
KIT-1004 : ChipWatcher: the value of status register = 010000000110010110
KIT-1004 : ChipWatcher: the value of status register = 010000000111101010
KIT-1004 : ChipWatcher: the value of status register = 010000000011010111
KIT-1004 : ChipWatcher: the value of status register = 010000000001001101
KIT-1004 : ChipWatcher: the value of status register = 010000000111111110
KIT-1004 : ChipWatcher: the value of status register = 010000000110101100
KIT-1004 : ChipWatcher: the value of status register = 010000000100101011
KIT-1004 : ChipWatcher: the value of status register = 010000000101001010
KIT-1004 : ChipWatcher: the value of status register = 010000000110000111
KIT-1004 : ChipWatcher: the value of status register = 010000001001010111
KIT-1004 : ChipWatcher: the value of status register = 010000001110101100
KIT-1004 : ChipWatcher: the value of status register = 010000000101101011
KIT-1004 : ChipWatcher: the value of status register = 010000001101111101
KIT-1004 : ChipWatcher: the value of status register = 010000001100110010
KIT-1004 : ChipWatcher: the value of status register = 010000000000010101
KIT-1004 : ChipWatcher: the value of status register = 010000000100100010
KIT-1004 : ChipWatcher: the value of status register = 010000001110100101
KIT-1004 : ChipWatcher: the value of status register = 010000001110111110
KIT-1004 : ChipWatcher: the value of status register = 010000000010101101
KIT-1004 : ChipWatcher: the value of status register = 010000000110011001
KIT-1004 : ChipWatcher: the value of status register = 010000001111010101
KIT-1004 : ChipWatcher: the value of status register = 010000001000101001
KIT-1004 : ChipWatcher: the value of status register = 010000000101000001
KIT-1004 : ChipWatcher: the value of status register = 010000000000000010
KIT-1004 : ChipWatcher: the value of status register = 010000000100101101
KIT-1004 : ChipWatcher: the value of status register = 010000000010110101
KIT-1004 : ChipWatcher: the value of status register = 010000001010001111
KIT-1004 : ChipWatcher: the value of status register = 010000000111111010
KIT-1004 : ChipWatcher: the value of status register = 010000000011011001
KIT-1004 : ChipWatcher: the value of status register = 010000000100111000
KIT-1004 : ChipWatcher: the value of status register = 010000000000110001
KIT-1004 : ChipWatcher: the value of status register = 010000000111011000
KIT-1004 : ChipWatcher: the value of status register = 010000001111110011
KIT-1004 : ChipWatcher: the value of status register = 010000000000101110
KIT-1004 : ChipWatcher: the value of status register = 010000001000101001
KIT-1004 : ChipWatcher: the value of status register = 010000000010010010
KIT-1004 : ChipWatcher: the value of status register = 010000000101001101
KIT-1004 : ChipWatcher: the value of status register = 010000001000010101
KIT-1004 : ChipWatcher: the value of status register = 010000000111100110
KIT-1004 : ChipWatcher: the value of status register = 010000001101111101
KIT-1004 : ChipWatcher: the value of status register = 010000001100101110
KIT-1004 : ChipWatcher: the value of status register = 010000001000000100
KIT-1004 : ChipWatcher: the value of status register = 010000000111101110
KIT-1004 : ChipWatcher: the value of status register = 010000001110000110
KIT-1004 : ChipWatcher: the value of status register = 010000000110111111
KIT-1004 : ChipWatcher: the value of status register = 010000001101000110
KIT-1004 : ChipWatcher: the value of status register = 010000000010001010
KIT-1004 : ChipWatcher: the value of status register = 010000000101000011
KIT-1004 : ChipWatcher: the value of status register = 010000000001000011
KIT-1004 : ChipWatcher: the value of status register = 010000000011101011
KIT-1004 : ChipWatcher: the value of status register = 010000001011000010
KIT-1004 : ChipWatcher: the value of status register = 010000000111010110
KIT-1004 : ChipWatcher: the value of status register = 010000000011001010
KIT-1004 : ChipWatcher: the value of status register = 010000000010010001
KIT-1004 : ChipWatcher: the value of status register = 010000001110001100
KIT-1004 : ChipWatcher: the value of status register = 010000000000010001
KIT-1004 : ChipWatcher: the value of status register = 010000001111010110
KIT-1004 : ChipWatcher: the value of status register = 010000000001010000
KIT-1004 : ChipWatcher: the value of status register = 010000000100100000
KIT-1004 : ChipWatcher: the value of status register = 010000000111010011
KIT-1004 : ChipWatcher: the value of status register = 010000000110001000
KIT-1004 : ChipWatcher: the value of status register = 010000001101001100
KIT-1004 : ChipWatcher: the value of status register = 010000000001100011
KIT-1004 : ChipWatcher: the value of status register = 010000000000011011
KIT-1004 : ChipWatcher: the value of status register = 010000000010111110
KIT-1004 : ChipWatcher: the value of status register = 010000001001101000
KIT-1004 : ChipWatcher: the value of status register = 010000000000010010
KIT-1004 : ChipWatcher: the value of status register = 010000000101010010
KIT-1004 : ChipWatcher: the value of status register = 010000001101001000
KIT-1004 : ChipWatcher: the value of status register = 010000001011110001
KIT-1004 : ChipWatcher: the value of status register = 010000001110101010
KIT-1004 : ChipWatcher: the value of status register = 010000001101111111
KIT-1004 : ChipWatcher: the value of status register = 010000001011100011
KIT-1004 : ChipWatcher: the value of status register = 010000001000100100
KIT-1004 : ChipWatcher: the value of status register = 010000000001001001
KIT-1004 : ChipWatcher: the value of status register = 010000000100111101
KIT-1004 : ChipWatcher: the value of status register = 010000001011011100
KIT-1004 : ChipWatcher: the value of status register = 010000001001000101
KIT-1004 : ChipWatcher: the value of status register = 010000000100011110
KIT-1004 : ChipWatcher: the value of status register = 010000000000111111
KIT-1004 : ChipWatcher: the value of status register = 010000000111110111
KIT-1004 : ChipWatcher: the value of status register = 010000001111001100
KIT-1004 : ChipWatcher: the value of status register = 010000000100000011
KIT-1004 : ChipWatcher: the value of status register = 010000000001100010
KIT-1004 : ChipWatcher: the value of status register = 010000000001001100
KIT-1004 : ChipWatcher: the value of status register = 010000001110001010
KIT-1004 : ChipWatcher: the value of status register = 010000001000001010
KIT-1004 : ChipWatcher: the value of status register = 010000001110110111
KIT-1004 : ChipWatcher: the value of status register = 010000001111010001
KIT-1004 : ChipWatcher: the value of status register = 010000000111111010
KIT-1004 : ChipWatcher: the value of status register = 010000000000010111
KIT-1004 : ChipWatcher: the value of status register = 010000001010011111
KIT-1004 : ChipWatcher: the value of status register = 010000000110110010
KIT-1004 : ChipWatcher: the value of status register = 010000001100101011
KIT-1004 : ChipWatcher: the value of status register = 010000000010101001
KIT-1004 : ChipWatcher: the value of status register = 010000000000010101
KIT-1004 : ChipWatcher: the value of status register = 010000000100010010
KIT-1004 : ChipWatcher: the value of status register = 010000000110000110
KIT-1004 : ChipWatcher: the value of status register = 010000001010100111
KIT-1004 : ChipWatcher: the value of status register = 010000000110101001
KIT-1004 : ChipWatcher: the value of status register = 010000001101111001
KIT-1004 : ChipWatcher: the value of status register = 010000001111101010
KIT-1004 : ChipWatcher: the value of status register = 010000000101011011
KIT-1004 : ChipWatcher: the value of status register = 010000000000111111
KIT-1004 : ChipWatcher: the value of status register = 010000001101111111
KIT-1004 : ChipWatcher: the value of status register = 010000000101000100
KIT-1004 : ChipWatcher: the value of status register = 010000001000001100
KIT-1004 : ChipWatcher: the value of status register = 010000001110000100
KIT-1004 : ChipWatcher: the value of status register = 010000001100001011
KIT-1004 : ChipWatcher: the value of status register = 010000001100100110
KIT-1004 : ChipWatcher: the value of status register = 010000000000001011
KIT-1004 : ChipWatcher: the value of status register = 010000000111100110
KIT-1004 : ChipWatcher: the value of status register = 010000000010000011
KIT-1004 : ChipWatcher: the value of status register = 010000001111100001
KIT-1004 : ChipWatcher: the value of status register = 010000000011001111
KIT-1004 : ChipWatcher: the value of status register = 010000001000111100
KIT-1004 : ChipWatcher: the value of status register = 010000001011100000
KIT-1004 : ChipWatcher: the value of status register = 010000001000100001
KIT-1004 : ChipWatcher: the value of status register = 010000001000011000
KIT-1004 : ChipWatcher: the value of status register = 010000000011100011
KIT-1004 : ChipWatcher: the value of status register = 010000001111111000
KIT-1004 : ChipWatcher: the value of status register = 010000000011100001
KIT-1004 : ChipWatcher: the value of status register = 010000001111011111
KIT-1004 : ChipWatcher: the value of status register = 010000001111100011
KIT-1004 : ChipWatcher: the value of status register = 010000001001111110
KIT-1004 : ChipWatcher: the value of status register = 010000000001101100
KIT-1004 : ChipWatcher: the value of status register = 010000000101001100
KIT-1004 : ChipWatcher: the value of status register = 010000001000110011
KIT-1004 : ChipWatcher: the value of status register = 010000000101111100
KIT-1004 : ChipWatcher: the value of status register = 010000000001010001
KIT-1004 : ChipWatcher: the value of status register = 010000000001001111
KIT-1004 : ChipWatcher: the value of status register = 010000001100101011
KIT-1004 : ChipWatcher: the value of status register = 010000001010001110
KIT-1004 : ChipWatcher: the value of status register = 010000000100111111
KIT-1004 : ChipWatcher: the value of status register = 010000001100000100
KIT-1004 : ChipWatcher: the value of status register = 010000001101101111
KIT-1004 : ChipWatcher: the value of status register = 010000000001000111
KIT-1004 : ChipWatcher: the value of status register = 010000000111110110
KIT-1004 : ChipWatcher: the value of status register = 010000001000111101
KIT-1004 : ChipWatcher: the value of status register = 010000000101110010
KIT-1004 : ChipWatcher: the value of status register = 010000001010000000
KIT-1004 : ChipWatcher: the value of status register = 010000001000110001
KIT-1004 : ChipWatcher: the value of status register = 010000000110100101
KIT-1004 : ChipWatcher: the value of status register = 010000000001000110
KIT-1004 : ChipWatcher: the value of status register = 010000000010101111
KIT-1004 : ChipWatcher: the value of status register = 010000000011011010
KIT-1004 : ChipWatcher: the value of status register = 010000001000100000
KIT-1004 : ChipWatcher: the value of status register = 010000001001010101
KIT-1004 : ChipWatcher: the value of status register = 010000000100000001
KIT-1004 : ChipWatcher: the value of status register = 010000000101110000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000000011110010
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x44_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x44_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x44_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000000000000
GUI-1001 : Disable net trigger pwm_start_stop[0] success
GUI-1001 : Enable net trigger h2h_hwrite success
GUI-1001 : Disable net trigger h2h_hwrite success
GUI-1001 : Enable bus trigger h2h_haddr success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  4.186531s wall, 3.463222s user + 0.280802s system = 3.744024s CPU (89.4%)

RUN-1004 : used memory is 367 MB, reserved memory is 415 MB, peak memory is 696 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 13 trigger nets, 44 data nets.
KIT-1004 : Chipwatcher code = 0110110110111100
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6271/177 useful/useless nets, 2600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 6087/184 useful/useless nets, 2416/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6087/0 useful/useless nets, 2416/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.547109s wall, 2.589617s user + 0.015600s system = 2.605217s CPU (102.3%)

RUN-1004 : used memory is 384 MB, reserved memory is 432 MB, peak memory is 696 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6120/0 useful/useless nets, 2451/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6115/0 useful/useless nets, 2446/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6209/1 useful/useless nets, 2541/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 6196/0 useful/useless nets, 2528/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6364/6 useful/useless nets, 2696/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27264, tnet num: 6365, tinst num: 2691, tnode num: 35588, tedge num: 47050.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 208 instances into 102 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6252/0 useful/useless nets, 2584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 230 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 102 LUT to BLE ...
SYN-4008 : Packed 102 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 175 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (175 nodes)...
SYN-4004 : #1: Packed 37 SEQ (2066 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 175 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 240/2392 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.654030s wall, 2.480416s user + 0.124801s system = 2.605217s CPU (98.2%)

RUN-1004 : used memory is 485 MB, reserved memory is 523 MB, peak memory is 696 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.575737s wall, 5.366434s user + 0.202801s system = 5.569236s CPU (99.9%)

RUN-1004 : used memory is 485 MB, reserved memory is 523 MB, peak memory is 696 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (81 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2277 instances
RUN-1001 : 1085 mslices, 1085 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3130 nets have 2 pins
RUN-1001 : 2225 nets have [3 - 5] pins
RUN-1001 : 527 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2275 instances, 2170 slices, 42 macros(386 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26209, tnet num: 6095, tinst num: 2275, tnode num: 32122, tedge num: 44030.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.242446s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (97.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 990109
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.418750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(175): len = 610256, overlap = 201
PHY-3002 : Step(176): len = 429251, overlap = 266.75
PHY-3002 : Step(177): len = 351465, overlap = 293.5
PHY-3002 : Step(178): len = 249879, overlap = 332.25
PHY-3002 : Step(179): len = 206764, overlap = 347
PHY-3002 : Step(180): len = 182761, overlap = 354
PHY-3002 : Step(181): len = 151941, overlap = 374
PHY-3002 : Step(182): len = 135703, overlap = 383.25
PHY-3002 : Step(183): len = 120255, overlap = 392.25
PHY-3002 : Step(184): len = 104268, overlap = 401.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1417e-06
PHY-3002 : Step(185): len = 102143, overlap = 402.5
PHY-3002 : Step(186): len = 101634, overlap = 399.25
PHY-3002 : Step(187): len = 106089, overlap = 387.5
PHY-3002 : Step(188): len = 101093, overlap = 386.5
PHY-3002 : Step(189): len = 99022.2, overlap = 383.5
PHY-3002 : Step(190): len = 103380, overlap = 367.25
PHY-3002 : Step(191): len = 101125, overlap = 364.25
PHY-3002 : Step(192): len = 101800, overlap = 362.25
PHY-3002 : Step(193): len = 101284, overlap = 359.5
PHY-3002 : Step(194): len = 104431, overlap = 358
PHY-3002 : Step(195): len = 105387, overlap = 355
PHY-3002 : Step(196): len = 106207, overlap = 353
PHY-3002 : Step(197): len = 106977, overlap = 350.75
PHY-3002 : Step(198): len = 108512, overlap = 348.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.2834e-06
PHY-3002 : Step(199): len = 108098, overlap = 348.25
PHY-3002 : Step(200): len = 108855, overlap = 347.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.34525e-06
PHY-3002 : Step(201): len = 110201, overlap = 345
PHY-3002 : Step(202): len = 113722, overlap = 335.5
PHY-3002 : Step(203): len = 116655, overlap = 317.5
PHY-3002 : Step(204): len = 119817, overlap = 301
PHY-3002 : Step(205): len = 121999, overlap = 285
PHY-3002 : Step(206): len = 126068, overlap = 266.5
PHY-3002 : Step(207): len = 128198, overlap = 262.25
PHY-3002 : Step(208): len = 128489, overlap = 263
PHY-3002 : Step(209): len = 128836, overlap = 262.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.6905e-06
PHY-3002 : Step(210): len = 129363, overlap = 260
PHY-3002 : Step(211): len = 131007, overlap = 259
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.92852e-06
PHY-3002 : Step(212): len = 130935, overlap = 259.75
PHY-3002 : Step(213): len = 134875, overlap = 257.25
PHY-3002 : Step(214): len = 142104, overlap = 234.5
PHY-3002 : Step(215): len = 143331, overlap = 220.75
PHY-3002 : Step(216): len = 144706, overlap = 214.25
PHY-3002 : Step(217): len = 145481, overlap = 209.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.9857e-05
PHY-3002 : Step(218): len = 147134, overlap = 201
PHY-3002 : Step(219): len = 150033, overlap = 193
PHY-3002 : Step(220): len = 153663, overlap = 180
PHY-3002 : Step(221): len = 154909, overlap = 179
PHY-3002 : Step(222): len = 154116, overlap = 179.75
PHY-3002 : Step(223): len = 154722, overlap = 178.25
PHY-3002 : Step(224): len = 155575, overlap = 178.5
PHY-3002 : Step(225): len = 156425, overlap = 179.25
PHY-3002 : Step(226): len = 156632, overlap = 179.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.64439e-05
PHY-3002 : Step(227): len = 157110, overlap = 178.75
PHY-3002 : Step(228): len = 159383, overlap = 174.25
PHY-3002 : Step(229): len = 162612, overlap = 174.25
PHY-3002 : Step(230): len = 162297, overlap = 175.75
PHY-3002 : Step(231): len = 162767, overlap = 178.75
PHY-3002 : Step(232): len = 163141, overlap = 179.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.97893e-05
PHY-3002 : Step(233): len = 164745, overlap = 175.25
PHY-3002 : Step(234): len = 167754, overlap = 178
PHY-3002 : Step(235): len = 172892, overlap = 163.25
PHY-3002 : Step(236): len = 173522, overlap = 162.75
PHY-3002 : Step(237): len = 172427, overlap = 161.5
PHY-3002 : Step(238): len = 172523, overlap = 161.5
PHY-3002 : Step(239): len = 171962, overlap = 161.25
PHY-3002 : Step(240): len = 171975, overlap = 160.25
PHY-3002 : Step(241): len = 172061, overlap = 160
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005548s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (281.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.152989s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.702683s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (97.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.83543e-06
PHY-3002 : Step(242): len = 173594, overlap = 153.5
PHY-3002 : Step(243): len = 172341, overlap = 157.5
PHY-3002 : Step(244): len = 170214, overlap = 161
PHY-3002 : Step(245): len = 168222, overlap = 158.75
PHY-3002 : Step(246): len = 166079, overlap = 169.25
PHY-3002 : Step(247): len = 163289, overlap = 172.75
PHY-3002 : Step(248): len = 159821, overlap = 176.75
PHY-3002 : Step(249): len = 156630, overlap = 185.5
PHY-3002 : Step(250): len = 154224, overlap = 191
PHY-3002 : Step(251): len = 152492, overlap = 194.25
PHY-3002 : Step(252): len = 151431, overlap = 194.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96709e-05
PHY-3002 : Step(253): len = 156982, overlap = 180.75
PHY-3002 : Step(254): len = 164720, overlap = 163.5
PHY-3002 : Step(255): len = 163505, overlap = 164.5
PHY-3002 : Step(256): len = 163545, overlap = 168.5
PHY-3002 : Step(257): len = 164001, overlap = 166.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.78687e-05
PHY-3002 : Step(258): len = 168603, overlap = 156.75
PHY-3002 : Step(259): len = 177392, overlap = 151.25
PHY-3002 : Step(260): len = 176404, overlap = 150.5
PHY-3002 : Step(261): len = 176257, overlap = 149
PHY-3002 : Step(262): len = 176183, overlap = 148
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.20297e-05
PHY-3002 : Step(263): len = 181544, overlap = 140.5
PHY-3002 : Step(264): len = 188588, overlap = 136
PHY-3002 : Step(265): len = 187849, overlap = 133.5
PHY-3002 : Step(266): len = 187673, overlap = 130.75
PHY-3002 : Step(267): len = 187790, overlap = 132
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000144059
PHY-3002 : Step(268): len = 192613, overlap = 131.75
PHY-3002 : Step(269): len = 196062, overlap = 130.75
PHY-3002 : Step(270): len = 196736, overlap = 126.5
PHY-3002 : Step(271): len = 196991, overlap = 126
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.265229s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.726721s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.68315e-05
PHY-3002 : Step(272): len = 203276, overlap = 199.25
PHY-3002 : Step(273): len = 204484, overlap = 185.25
PHY-3002 : Step(274): len = 201734, overlap = 181.75
PHY-3002 : Step(275): len = 196595, overlap = 186
PHY-3002 : Step(276): len = 191004, overlap = 201
PHY-3002 : Step(277): len = 186312, overlap = 210.5
PHY-3002 : Step(278): len = 182551, overlap = 210.75
PHY-3002 : Step(279): len = 180050, overlap = 216
PHY-3002 : Step(280): len = 177989, overlap = 227.25
PHY-3002 : Step(281): len = 176331, overlap = 228.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000113663
PHY-3002 : Step(282): len = 182904, overlap = 214.5
PHY-3002 : Step(283): len = 186923, overlap = 203.25
PHY-3002 : Step(284): len = 189564, overlap = 194
PHY-3002 : Step(285): len = 189296, overlap = 194.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000227326
PHY-3002 : Step(286): len = 195526, overlap = 184
PHY-3002 : Step(287): len = 199820, overlap = 187
PHY-3002 : Step(288): len = 203717, overlap = 181.5
PHY-3002 : Step(289): len = 203110, overlap = 176.25
PHY-3002 : Step(290): len = 201857, overlap = 177.75
PHY-3002 : Step(291): len = 201999, overlap = 179.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000411732
PHY-3002 : Step(292): len = 206796, overlap = 175.25
PHY-3002 : Step(293): len = 209324, overlap = 168.25
PHY-3002 : Step(294): len = 211886, overlap = 163
PHY-3002 : Step(295): len = 213029, overlap = 159.75
PHY-3002 : Step(296): len = 212607, overlap = 159.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000773047
PHY-3002 : Step(297): len = 215601, overlap = 155.75
PHY-3002 : Step(298): len = 217065, overlap = 154.5
PHY-3002 : Step(299): len = 218979, overlap = 156
PHY-3002 : Step(300): len = 219201, overlap = 156.5
PHY-3002 : Step(301): len = 219045, overlap = 152.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00137153
PHY-3002 : Step(302): len = 220842, overlap = 151.5
PHY-3002 : Step(303): len = 221460, overlap = 151.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00194106
PHY-3002 : Step(304): len = 222346, overlap = 151.75
PHY-3002 : Step(305): len = 223044, overlap = 154.5
PHY-3002 : Step(306): len = 223902, overlap = 154.25
PHY-3002 : Step(307): len = 224215, overlap = 153.25
PHY-3002 : Step(308): len = 224641, overlap = 151.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00286778
PHY-3002 : Step(309): len = 225080, overlap = 153
PHY-3002 : Step(310): len = 226058, overlap = 153.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00370718
PHY-3002 : Step(311): len = 226246, overlap = 153
PHY-3002 : Step(312): len = 226971, overlap = 153.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00401705
PHY-3002 : Step(313): len = 227114, overlap = 153.75
PHY-3002 : Step(314): len = 228118, overlap = 154.75
PHY-3002 : Step(315): len = 228339, overlap = 153.75
PHY-3002 : Step(316): len = 228570, overlap = 154
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00513812
PHY-3002 : Step(317): len = 228767, overlap = 153.75
PHY-3002 : Step(318): len = 229339, overlap = 153.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00564177
PHY-3002 : Step(319): len = 229403, overlap = 152.75
PHY-3002 : Step(320): len = 230130, overlap = 154.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.314439s wall, 0.187201s user + 0.187201s system = 0.374402s CPU (119.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.281915s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (99.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.769704s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000332695
PHY-3002 : Step(321): len = 232998, overlap = 122.75
PHY-3002 : Step(322): len = 230491, overlap = 119.75
PHY-3002 : Step(323): len = 225003, overlap = 124
PHY-3002 : Step(324): len = 222690, overlap = 134
PHY-3002 : Step(325): len = 220393, overlap = 141
PHY-3002 : Step(326): len = 219037, overlap = 146.5
PHY-3002 : Step(327): len = 218551, overlap = 147.5
PHY-3002 : Step(328): len = 217888, overlap = 149
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000665391
PHY-3002 : Step(329): len = 221352, overlap = 144
PHY-3002 : Step(330): len = 221519, overlap = 145.75
PHY-3002 : Step(331): len = 222723, overlap = 145.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00117495
PHY-3002 : Step(332): len = 224279, overlap = 144.75
PHY-3002 : Step(333): len = 225354, overlap = 143.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00164494
PHY-3002 : Step(334): len = 226172, overlap = 142.25
PHY-3002 : Step(335): len = 227293, overlap = 142.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00191619
PHY-3002 : Step(336): len = 227641, overlap = 140
PHY-3002 : Step(337): len = 228827, overlap = 137.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00210732
PHY-3002 : Step(338): len = 228953, overlap = 136
PHY-3002 : Step(339): len = 229759, overlap = 134.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00244546
PHY-3002 : Step(340): len = 229927, overlap = 135.25
PHY-3002 : Step(341): len = 230812, overlap = 133.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00272742
PHY-3002 : Step(342): len = 230899, overlap = 133
PHY-3002 : Step(343): len = 233063, overlap = 132
PHY-3002 : Step(344): len = 233027, overlap = 132.75
PHY-3002 : Step(345): len = 233060, overlap = 133.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00358976
PHY-3002 : Step(346): len = 233592, overlap = 133.5
PHY-3002 : Step(347): len = 233708, overlap = 134.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00391783
PHY-3002 : Step(348): len = 233892, overlap = 133.25
PHY-3002 : Step(349): len = 234074, overlap = 134
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00410856
PHY-3002 : Step(350): len = 234240, overlap = 133
PHY-3002 : Step(351): len = 234413, overlap = 133.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00423107
PHY-3002 : Step(352): len = 234555, overlap = 133.25
PHY-3002 : Step(353): len = 234723, overlap = 133.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00432105
PHY-3002 : Step(354): len = 234840, overlap = 132.75
PHY-3002 : Step(355): len = 234983, overlap = 132.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00441025
PHY-3002 : Step(356): len = 235065, overlap = 132.25
PHY-3002 : Step(357): len = 235271, overlap = 130.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00446875
PHY-3002 : Step(358): len = 235326, overlap = 129
PHY-3002 : Step(359): len = 236230, overlap = 132.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.092394s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (101.3%)

PHY-3001 : Legalized: Len = 246700, Over = 0
PHY-3001 : Spreading special nets. 33 overflows in 750 tiles.
PHY-3001 : 60 instances has been re-located, deltaX = 78, deltaY = 34.
PHY-3001 : Final: Len = 248127, Over = 0
RUN-1003 : finish command "place" in  28.004951s wall, 39.359052s user + 2.074813s system = 41.433866s CPU (148.0%)

RUN-1004 : used memory is 497 MB, reserved memory is 531 MB, peak memory is 696 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3011 to 2280
PHY-1001 : Pin misalignment score is improved from 2280 to 2238
PHY-1001 : Pin misalignment score is improved from 2238 to 2236
PHY-1001 : Pin misalignment score is improved from 2236 to 2236
PHY-1001 : Pin local connectivity score is improved from 271 to 0
PHY-1001 : Pin misalignment score is improved from 2355 to 2288
PHY-1001 : Pin misalignment score is improved from 2288 to 2279
PHY-1001 : Pin misalignment score is improved from 2279 to 2279
PHY-1001 : Pin local connectivity score is improved from 41 to 0
PHY-1001 : End pin swap;  2.942513s wall, 2.886019s user + 0.015600s system = 2.901619s CPU (98.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2277 instances
RUN-1001 : 1085 mslices, 1085 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3130 nets have 2 pins
RUN-1001 : 2225 nets have [3 - 5] pins
RUN-1001 : 527 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 315112, over cnt = 1756(21%), over = 3369, worst = 8
PHY-1002 : len = 322632, over cnt = 1516(18%), over = 2411, worst = 5
PHY-1002 : len = 330616, over cnt = 1447(18%), over = 1957, worst = 4
PHY-1002 : len = 353752, over cnt = 1058(13%), over = 1145, worst = 3
PHY-1002 : len = 369256, over cnt = 839(10%), over = 854, worst = 2
PHY-1002 : len = 383576, over cnt = 723(9%), over = 729, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26209, tnet num: 6095, tinst num: 2275, tnode num: 32122, tedge num: 44030.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 35 out of 6097 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.545246s wall, 5.569236s user + 0.031200s system = 5.600436s CPU (101.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.224699s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (97.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 57712, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.506064s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (98.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57632, over cnt = 4(0%), over = 5, worst = 2
PHY-1001 : End DR Iter 1; 0.015945s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (195.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 57608, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.018108s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (86.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 57608, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.011274s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (138.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 57608, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.013706s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (113.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 57608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.010691s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (291.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 680328, over cnt = 2045(1%), over = 2125, worst = 3
PHY-1001 : End Routed; 24.337656s wall, 29.062986s user + 0.187201s system = 29.250187s CPU (120.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 623368, over cnt = 1097(0%), over = 1102, worst = 2
PHY-1001 : End DR Iter 1; 16.125424s wall, 16.629707s user + 0.171601s system = 16.801308s CPU (104.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 610592, over cnt = 471(0%), over = 472, worst = 2
PHY-1001 : End DR Iter 2; 11.510174s wall, 11.809276s user + 0.234002s system = 12.043277s CPU (104.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 614392, over cnt = 184(0%), over = 184, worst = 1
PHY-1001 : End DR Iter 3; 1.983943s wall, 2.605217s user + 0.093601s system = 2.698817s CPU (136.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 618928, over cnt = 64(0%), over = 64, worst = 1
PHY-1001 : End DR Iter 4; 1.088815s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (120.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 621560, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 5; 0.493316s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (104.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 622856, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 6; 0.679075s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (105.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 623448, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 1.068904s wall, 1.513210s user + 0.109201s system = 1.622410s CPU (151.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 623624, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 1.031496s wall, 1.357209s user + 0.046800s system = 1.404009s CPU (136.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 623624, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.881110s wall, 0.858005s user + 0.015600s system = 0.873606s CPU (99.1%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 623624, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 10; 0.883898s wall, 0.904806s user + 0.031200s system = 0.936006s CPU (105.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 623624, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.874500s wall, 0.873606s user + 0.015600s system = 0.889206s CPU (101.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 623624, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.924716s wall, 1.232408s user + 0.046800s system = 1.279208s CPU (138.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 623624, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.887015s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (119.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 623624, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.893303s wall, 1.045207s user + 0.046800s system = 1.092007s CPU (122.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 623624, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.880550s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (99.2%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 623696, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.428938s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (110.3%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 623744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.375105s wall, 2.371215s user + 0.015600s system = 2.386815s CPU (100.5%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 623784, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 0.930870s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (98.9%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 623784, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.113124s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.9%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 623848, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 623848
PHY-1001 : End DC Iter 5; 0.072166s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (129.7%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  78.829827s wall, 87.656962s user + 1.279208s system = 88.936170s CPU (112.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  87.456809s wall, 96.299417s user + 1.357209s system = 97.656626s CPU (111.7%)

RUN-1004 : used memory is 613 MB, reserved memory is 616 MB, peak memory is 696 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4181   out of   4480   93.33%
#reg                 2884   out of   4480   64.38%
#le                  4318
  #lut only          1434   out of   4318   33.21%
  #reg only           137   out of   4318    3.17%
  #lut&reg           2747   out of   4318   63.62%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.582660s wall, 2.527216s user + 0.062400s system = 2.589617s CPU (100.3%)

RUN-1004 : used memory is 613 MB, reserved memory is 616 MB, peak memory is 696 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26209, tnet num: 6095, tinst num: 2276, tnode num: 32122, tedge num: 44030.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.784719s wall, 3.759624s user + 0.031200s system = 3.790824s CPU (100.2%)

RUN-1004 : used memory is 669 MB, reserved memory is 674 MB, peak memory is 696 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010110110110111100 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2278
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6097, pip num: 57947
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 941 valid insts, and 163079 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010110110110111100 -f Quick_Start.btc" in  10.748125s wall, 20.046128s user + 0.078001s system = 20.124129s CPU (187.2%)

RUN-1004 : used memory is 693 MB, reserved memory is 697 MB, peak memory is 702 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.678620s wall, 0.296402s user + 0.187201s system = 0.483603s CPU (7.2%)

RUN-1004 : used memory is 731 MB, reserved memory is 734 MB, peak memory is 731 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.214635s wall, 1.310408s user + 0.280802s system = 1.591210s CPU (19.4%)

RUN-1004 : used memory is 720 MB, reserved memory is 723 MB, peak memory is 731 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000111101111
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x44_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x44_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x44_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000001110111110
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x44_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x44_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x44_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000010000000000100000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 010000001100101010
KIT-1004 : ChipWatcher: the value of status register = 010000001101100011
KIT-1004 : ChipWatcher: the value of status register = 010000001010000110
KIT-1004 : ChipWatcher: the value of status register = 010000000111110100
KIT-1004 : ChipWatcher: the value of status register = 010000001110101000
KIT-1004 : ChipWatcher: the value of status register = 010000001001110100
KIT-1004 : ChipWatcher: the value of status register = 010000000011101111
KIT-1004 : ChipWatcher: the value of status register = 010000000001011101
KIT-1004 : ChipWatcher: the value of status register = 010000000111010110
KIT-1004 : ChipWatcher: the value of status register = 010000001000111000
KIT-1004 : ChipWatcher: the value of status register = 010000000101001111
KIT-1004 : ChipWatcher: the value of status register = 010000000101010010
KIT-1004 : ChipWatcher: the value of status register = 010000000111010111
KIT-1004 : ChipWatcher: the value of status register = 010000000100111000
KIT-1004 : ChipWatcher: the value of status register = 010000001001001101
KIT-1004 : ChipWatcher: the value of status register = 010000001011001111
KIT-1004 : ChipWatcher: the value of status register = 010000000101111110
KIT-1004 : ChipWatcher: the value of status register = 010000001110011010
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000010000000000100000000000000110000000
KIT-1004 : ChipWatcher: the value of status register = 010000000010110001
GUI-1001 : Delete h2h_haddr successfully
GUI-001 : Delete h2h_hwrite successfully
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.609892s wall, 3.432022s user + 0.140401s system = 3.572423s CPU (99.0%)

RUN-1004 : used memory is 483 MB, reserved memory is 522 MB, peak memory is 731 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 13 trigger nets, 43 data nets.
KIT-1004 : Chipwatcher code = 0101001100111010
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6271/177 useful/useless nets, 2600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 6087/184 useful/useless nets, 2416/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6087/0 useful/useless nets, 2416/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.568842s wall, 2.558416s user + 0.015600s system = 2.574016s CPU (100.2%)

RUN-1004 : used memory is 497 MB, reserved memory is 536 MB, peak memory is 731 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6120/0 useful/useless nets, 2451/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6115/0 useful/useless nets, 2446/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6209/1 useful/useless nets, 2541/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 6196/0 useful/useless nets, 2528/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6364/6 useful/useless nets, 2696/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27263, tnet num: 6365, tinst num: 2691, tnode num: 35587, tedge num: 47048.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 208 instances into 102 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6252/0 useful/useless nets, 2584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 230 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 102 LUT to BLE ...
SYN-4008 : Packed 102 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 175 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (175 nodes)...
SYN-4004 : #1: Packed 37 SEQ (1986 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 175 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 240/2392 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.625060s wall, 2.698817s user + 0.031200s system = 2.730018s CPU (104.0%)

RUN-1004 : used memory is 563 MB, reserved memory is 596 MB, peak memory is 731 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.508270s wall, 5.584836s user + 0.078001s system = 5.662836s CPU (102.8%)

RUN-1004 : used memory is 563 MB, reserved memory is 596 MB, peak memory is 731 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (81 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2277 instances
RUN-1001 : 1085 mslices, 1085 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3119 nets have 2 pins
RUN-1001 : 2237 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2275 instances, 2170 slices, 42 macros(386 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26208, tnet num: 6095, tinst num: 2275, tnode num: 32121, tedge num: 44028.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.182469s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (101.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 978158
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.418750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(360): len = 600894, overlap = 204.5
PHY-3002 : Step(361): len = 419539, overlap = 272.75
PHY-3002 : Step(362): len = 340156, overlap = 295.25
PHY-3002 : Step(363): len = 254893, overlap = 332.25
PHY-3002 : Step(364): len = 205641, overlap = 348.25
PHY-3002 : Step(365): len = 179540, overlap = 354.5
PHY-3002 : Step(366): len = 145755, overlap = 376.5
PHY-3002 : Step(367): len = 131426, overlap = 384.25
PHY-3002 : Step(368): len = 114112, overlap = 390
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.40015e-06
PHY-3002 : Step(369): len = 111147, overlap = 390.25
PHY-3002 : Step(370): len = 111437, overlap = 387.25
PHY-3002 : Step(371): len = 116050, overlap = 376.75
PHY-3002 : Step(372): len = 110396, overlap = 376.5
PHY-3002 : Step(373): len = 108220, overlap = 376.75
PHY-3002 : Step(374): len = 111060, overlap = 366.25
PHY-3002 : Step(375): len = 115413, overlap = 353.75
PHY-3002 : Step(376): len = 113230, overlap = 346
PHY-3002 : Step(377): len = 111806, overlap = 340.75
PHY-3002 : Step(378): len = 113909, overlap = 331.75
PHY-3002 : Step(379): len = 116326, overlap = 328.25
PHY-3002 : Step(380): len = 114793, overlap = 325.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.80031e-06
PHY-3002 : Step(381): len = 114519, overlap = 325.25
PHY-3002 : Step(382): len = 115467, overlap = 324.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.63314e-06
PHY-3002 : Step(383): len = 116901, overlap = 318.75
PHY-3002 : Step(384): len = 123884, overlap = 305.75
PHY-3002 : Step(385): len = 128777, overlap = 289.5
PHY-3002 : Step(386): len = 129205, overlap = 285.5
PHY-3002 : Step(387): len = 131741, overlap = 277.75
PHY-3002 : Step(388): len = 134117, overlap = 272.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.26629e-06
PHY-3002 : Step(389): len = 134444, overlap = 270
PHY-3002 : Step(390): len = 140558, overlap = 260.75
PHY-3002 : Step(391): len = 147367, overlap = 225.75
PHY-3002 : Step(392): len = 146770, overlap = 218
PHY-3002 : Step(393): len = 146915, overlap = 216.5
PHY-3002 : Step(394): len = 146556, overlap = 215
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.63595e-05
PHY-3002 : Step(395): len = 147670, overlap = 209.25
PHY-3002 : Step(396): len = 148577, overlap = 208
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004229s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (368.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.445909s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.715302s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.56989e-06
PHY-3002 : Step(397): len = 154125, overlap = 201.5
PHY-3002 : Step(398): len = 156153, overlap = 201.25
PHY-3002 : Step(399): len = 154755, overlap = 213.75
PHY-3002 : Step(400): len = 151668, overlap = 223.25
PHY-3002 : Step(401): len = 148160, overlap = 230
PHY-3002 : Step(402): len = 144109, overlap = 235
PHY-3002 : Step(403): len = 138980, overlap = 239.25
PHY-3002 : Step(404): len = 135810, overlap = 239
PHY-3002 : Step(405): len = 133000, overlap = 242.75
PHY-3002 : Step(406): len = 130561, overlap = 245.25
PHY-3002 : Step(407): len = 128644, overlap = 243.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.13978e-06
PHY-3002 : Step(408): len = 129208, overlap = 239
PHY-3002 : Step(409): len = 132088, overlap = 234.25
PHY-3002 : Step(410): len = 136030, overlap = 229.25
PHY-3002 : Step(411): len = 136476, overlap = 225.5
PHY-3002 : Step(412): len = 137542, overlap = 224.5
PHY-3002 : Step(413): len = 138377, overlap = 215.75
PHY-3002 : Step(414): len = 139584, overlap = 213
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.02796e-05
PHY-3002 : Step(415): len = 140762, overlap = 207.25
PHY-3002 : Step(416): len = 143862, overlap = 199.25
PHY-3002 : Step(417): len = 145386, overlap = 195
PHY-3002 : Step(418): len = 146966, overlap = 191.75
PHY-3002 : Step(419): len = 150214, overlap = 183
PHY-3002 : Step(420): len = 151517, overlap = 181.25
PHY-3002 : Step(421): len = 152074, overlap = 181
PHY-3002 : Step(422): len = 152734, overlap = 182.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.05591e-05
PHY-3002 : Step(423): len = 155261, overlap = 178.5
PHY-3002 : Step(424): len = 159263, overlap = 168.75
PHY-3002 : Step(425): len = 159862, overlap = 161.75
PHY-3002 : Step(426): len = 161329, overlap = 156
PHY-3002 : Step(427): len = 163463, overlap = 151.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.11182e-05
PHY-3002 : Step(428): len = 165975, overlap = 147.25
PHY-3002 : Step(429): len = 173248, overlap = 139.25
PHY-3002 : Step(430): len = 174012, overlap = 139.75
PHY-3002 : Step(431): len = 174202, overlap = 136.5
PHY-3002 : Step(432): len = 174766, overlap = 131
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.265884s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (97.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.732138s wall, 0.748805s user + 0.015600s system = 0.764405s CPU (104.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.29097e-05
PHY-3002 : Step(433): len = 180934, overlap = 239.75
PHY-3002 : Step(434): len = 185427, overlap = 211.75
PHY-3002 : Step(435): len = 186470, overlap = 203.5
PHY-3002 : Step(436): len = 184246, overlap = 202
PHY-3002 : Step(437): len = 179257, overlap = 213.75
PHY-3002 : Step(438): len = 175024, overlap = 220.25
PHY-3002 : Step(439): len = 170976, overlap = 229.75
PHY-3002 : Step(440): len = 166825, overlap = 231
PHY-3002 : Step(441): len = 163599, overlap = 239.75
PHY-3002 : Step(442): len = 161565, overlap = 240.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.58195e-05
PHY-3002 : Step(443): len = 168597, overlap = 223.5
PHY-3002 : Step(444): len = 173849, overlap = 218.5
PHY-3002 : Step(445): len = 174860, overlap = 210
PHY-3002 : Step(446): len = 175022, overlap = 210.25
PHY-3002 : Step(447): len = 175809, overlap = 212
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000171639
PHY-3002 : Step(448): len = 183372, overlap = 200.5
PHY-3002 : Step(449): len = 188798, overlap = 188
PHY-3002 : Step(450): len = 192350, overlap = 187
PHY-3002 : Step(451): len = 191695, overlap = 187.25
PHY-3002 : Step(452): len = 191028, overlap = 186.75
PHY-3002 : Step(453): len = 191084, overlap = 189
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000304441
PHY-3002 : Step(454): len = 195830, overlap = 181.75
PHY-3002 : Step(455): len = 199815, overlap = 177.5
PHY-3002 : Step(456): len = 204270, overlap = 175.5
PHY-3002 : Step(457): len = 203738, overlap = 175.75
PHY-3002 : Step(458): len = 202439, overlap = 172.5
PHY-3002 : Step(459): len = 202816, overlap = 172.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000535719
PHY-3002 : Step(460): len = 206984, overlap = 169
PHY-3002 : Step(461): len = 209083, overlap = 165.25
PHY-3002 : Step(462): len = 209911, overlap = 164
PHY-3002 : Step(463): len = 211405, overlap = 161.25
PHY-3002 : Step(464): len = 212113, overlap = 162.25
PHY-3002 : Step(465): len = 212906, overlap = 162.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00106445
PHY-3002 : Step(466): len = 215157, overlap = 162
PHY-3002 : Step(467): len = 216149, overlap = 159.75
PHY-3002 : Step(468): len = 217565, overlap = 158.5
PHY-3002 : Step(469): len = 218477, overlap = 156.5
PHY-3002 : Step(470): len = 218664, overlap = 157.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00186973
PHY-3002 : Step(471): len = 219696, overlap = 156.5
PHY-3002 : Step(472): len = 220565, overlap = 156.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00253844
PHY-3002 : Step(473): len = 221068, overlap = 157.5
PHY-3002 : Step(474): len = 222124, overlap = 157
PHY-3002 : Step(475): len = 223039, overlap = 157.75
PHY-3002 : Step(476): len = 223326, overlap = 157
PHY-3002 : Step(477): len = 223882, overlap = 155
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00338128
PHY-3002 : Step(478): len = 224233, overlap = 155.75
PHY-3002 : Step(479): len = 225349, overlap = 155.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.004161
PHY-3002 : Step(480): len = 225434, overlap = 155.5
PHY-3002 : Step(481): len = 226188, overlap = 154.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00418327
PHY-3002 : Step(482): len = 226308, overlap = 152.75
PHY-3002 : Step(483): len = 226852, overlap = 152.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00515752
PHY-3002 : Step(484): len = 226981, overlap = 151.75
PHY-3002 : Step(485): len = 227641, overlap = 153.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00560577
PHY-3002 : Step(486): len = 227700, overlap = 152
PHY-3002 : Step(487): len = 228141, overlap = 153
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00623683
PHY-3002 : Step(488): len = 228245, overlap = 152.75
PHY-3002 : Step(489): len = 228616, overlap = 153.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00709131
PHY-3002 : Step(490): len = 228735, overlap = 153
PHY-3002 : Step(491): len = 229239, overlap = 151.75
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00733341
PHY-3002 : Step(492): len = 229298, overlap = 151.75
PHY-3002 : Step(493): len = 229710, overlap = 150.75
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00762212
PHY-3002 : Step(494): len = 229783, overlap = 150.75
PHY-3002 : Step(495): len = 230237, overlap = 152.75
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.0079505
PHY-3002 : Step(496): len = 230274, overlap = 152
PHY-3002 : Step(497): len = 230615, overlap = 152.5
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00859206
PHY-3002 : Step(498): len = 230683, overlap = 152.25
PHY-3002 : Step(499): len = 231223, overlap = 153.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.210482s wall, 0.156001s user + 0.093601s system = 0.249602s CPU (118.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.182398s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (99.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.762330s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (104.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000378794
PHY-3002 : Step(500): len = 236177, overlap = 115
PHY-3002 : Step(501): len = 233781, overlap = 119
PHY-3002 : Step(502): len = 226333, overlap = 130
PHY-3002 : Step(503): len = 223896, overlap = 134.5
PHY-3002 : Step(504): len = 220906, overlap = 138.25
PHY-3002 : Step(505): len = 219212, overlap = 139.5
PHY-3002 : Step(506): len = 218450, overlap = 143
PHY-3002 : Step(507): len = 217347, overlap = 146.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000725528
PHY-3002 : Step(508): len = 219903, overlap = 142.75
PHY-3002 : Step(509): len = 220499, overlap = 143.5
PHY-3002 : Step(510): len = 221403, overlap = 140.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00136419
PHY-3002 : Step(511): len = 222814, overlap = 138
PHY-3002 : Step(512): len = 223467, overlap = 138.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00191339
PHY-3002 : Step(513): len = 224113, overlap = 136.5
PHY-3002 : Step(514): len = 224839, overlap = 135.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00226547
PHY-3002 : Step(515): len = 225237, overlap = 134.5
PHY-3002 : Step(516): len = 225872, overlap = 136.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00255485
PHY-3002 : Step(517): len = 226124, overlap = 135.75
PHY-3002 : Step(518): len = 227073, overlap = 135.25
PHY-3002 : Step(519): len = 227298, overlap = 135
PHY-3002 : Step(520): len = 227526, overlap = 135
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00303274
PHY-3002 : Step(521): len = 227813, overlap = 136
PHY-3002 : Step(522): len = 228209, overlap = 135
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00338522
PHY-3002 : Step(523): len = 228408, overlap = 133.75
PHY-3002 : Step(524): len = 228735, overlap = 132.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00346768
PHY-3002 : Step(525): len = 228824, overlap = 133.25
PHY-3002 : Step(526): len = 229548, overlap = 132.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00348566
PHY-3002 : Step(527): len = 229547, overlap = 132
PHY-3002 : Step(528): len = 230022, overlap = 129
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00356254
PHY-3002 : Step(529): len = 230057, overlap = 129.25
PHY-3002 : Step(530): len = 230250, overlap = 128
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00412818
PHY-3002 : Step(531): len = 230336, overlap = 128.5
PHY-3002 : Step(532): len = 230696, overlap = 129
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00425591
PHY-3002 : Step(533): len = 230702, overlap = 129
PHY-3002 : Step(534): len = 230887, overlap = 129.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00454191
PHY-3002 : Step(535): len = 230936, overlap = 128.5
PHY-3002 : Step(536): len = 231178, overlap = 126.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00467601
PHY-3002 : Step(537): len = 231183, overlap = 127
PHY-3002 : Step(538): len = 231403, overlap = 126.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00470675
PHY-3002 : Step(539): len = 231397, overlap = 126.75
PHY-3002 : Step(540): len = 231940, overlap = 128
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.149931s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (104.0%)

PHY-3001 : Legalized: Len = 246709, Over = 0
PHY-3001 : Spreading special nets. 22 overflows in 750 tiles.
PHY-3001 : 42 instances has been re-located, deltaX = 57, deltaY = 45.
PHY-3001 : Final: Len = 248841, Over = 0
RUN-1003 : finish command "place" in  27.742768s wall, 38.766249s user + 2.012413s system = 40.778661s CPU (147.0%)

RUN-1004 : used memory is 567 MB, reserved memory is 596 MB, peak memory is 731 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3041 to 2297
PHY-1001 : Pin misalignment score is improved from 2297 to 2255
PHY-1001 : Pin misalignment score is improved from 2255 to 2254
PHY-1001 : Pin misalignment score is improved from 2254 to 2254
PHY-1001 : Pin local connectivity score is improved from 256 to 0
PHY-1001 : Pin misalignment score is improved from 2363 to 2298
PHY-1001 : Pin misalignment score is improved from 2298 to 2293
PHY-1001 : Pin misalignment score is improved from 2293 to 2292
PHY-1001 : Pin misalignment score is improved from 2292 to 2292
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  3.666066s wall, 3.369622s user + 0.000000s system = 3.369622s CPU (91.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2277 instances
RUN-1001 : 1085 mslices, 1085 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3119 nets have 2 pins
RUN-1001 : 2237 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 311536, over cnt = 1719(21%), over = 3508, worst = 10
PHY-1002 : len = 320352, over cnt = 1493(18%), over = 2456, worst = 5
PHY-1002 : len = 328016, over cnt = 1425(17%), over = 2002, worst = 4
PHY-1002 : len = 351736, over cnt = 1097(13%), over = 1198, worst = 3
PHY-1002 : len = 369080, over cnt = 857(10%), over = 885, worst = 2
PHY-1002 : len = 382288, over cnt = 751(9%), over = 763, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26208, tnet num: 6095, tinst num: 2275, tnode num: 32121, tedge num: 44028.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 113 out of 6097 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.566630s wall, 5.584836s user + 0.000000s system = 5.584836s CPU (100.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.217469s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 59600, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.657209s wall, 0.670804s user + 0.000000s system = 0.670804s CPU (102.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 59472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.031702s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (98.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 59472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.011817s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (132.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 691328, over cnt = 2190(1%), over = 2281, worst = 3
PHY-1001 : End Routed; 25.654102s wall, 30.217394s user + 0.265202s system = 30.482595s CPU (118.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 629880, over cnt = 1172(0%), over = 1182, worst = 2
PHY-1001 : End DR Iter 1; 16.735845s wall, 16.614106s user + 0.000000s system = 16.614106s CPU (99.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 618128, over cnt = 539(0%), over = 542, worst = 2
PHY-1001 : End DR Iter 2; 8.604834s wall, 8.595655s user + 0.015600s system = 8.611255s CPU (100.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 620520, over cnt = 221(0%), over = 221, worst = 1
PHY-1001 : End DR Iter 3; 2.724058s wall, 2.698817s user + 0.015600s system = 2.714417s CPU (99.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 625016, over cnt = 93(0%), over = 93, worst = 1
PHY-1001 : End DR Iter 4; 1.613284s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (99.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 628712, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 5; 0.815160s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (97.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 631000, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 6; 0.930564s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (102.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 631544, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.734761s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (97.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 631808, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.626295s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (99.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 631808, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.309928s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (95.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 631808, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.300979s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (103.7%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 631808, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.306605s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (101.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 631808, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.305255s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (97.1%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 631808, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.302858s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (97.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 631808, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.320915s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (102.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 631808, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.328705s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (99.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 631864, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 631864
PHY-1001 : End DC Iter 1; 0.148827s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (115.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  69.083632s wall, 73.242469s user + 0.374402s system = 73.616872s CPU (106.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  78.453729s wall, 82.352928s user + 0.374402s system = 82.727330s CPU (105.4%)

RUN-1004 : used memory is 637 MB, reserved memory is 638 MB, peak memory is 731 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4180   out of   4480   93.30%
#reg                 2884   out of   4480   64.38%
#le                  4317
  #lut only          1433   out of   4317   33.19%
  #reg only           137   out of   4317    3.17%
  #lut&reg           2747   out of   4317   63.63%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.816637s wall, 2.620817s user + 0.124801s system = 2.745618s CPU (97.5%)

RUN-1004 : used memory is 637 MB, reserved memory is 638 MB, peak memory is 731 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26208, tnet num: 6095, tinst num: 2275, tnode num: 32121, tedge num: 44028.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.082476s wall, 3.900025s user + 0.124801s system = 4.024826s CPU (98.6%)

RUN-1004 : used memory is 690 MB, reserved memory is 693 MB, peak memory is 731 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000111010100101001100111010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2277
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6097, pip num: 58135
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 942 valid insts, and 163472 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000111010100101001100111010 -f Quick_Start.btc" in  10.998559s wall, 20.592132s user + 0.140401s system = 20.732533s CPU (188.5%)

RUN-1004 : used memory is 715 MB, reserved memory is 717 MB, peak memory is 731 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.693493s wall, 0.452403s user + 0.218401s system = 0.670804s CPU (10.0%)

RUN-1004 : used memory is 757 MB, reserved memory is 762 MB, peak memory is 757 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.225577s wall, 1.497610s user + 0.358802s system = 1.856412s CPU (22.6%)

RUN-1004 : used memory is 747 MB, reserved memory is 752 MB, peak memory is 757 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000001000111010
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x43_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x43_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x43_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000001001100100
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x43_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x43_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x43_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000010000000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x43_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x43_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x43_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000000000000
GUI-1001 : Disable net trigger pwm[0] success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.794647s wall, 3.556823s user + 0.078001s system = 3.634823s CPU (95.8%)

RUN-1004 : used memory is 457 MB, reserved memory is 535 MB, peak memory is 757 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 13 trigger nets, 44 data nets.
KIT-1004 : Chipwatcher code = 0101010100111000
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6271/177 useful/useless nets, 2600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 6087/184 useful/useless nets, 2416/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6087/0 useful/useless nets, 2416/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.654901s wall, 2.652017s user + 0.046800s system = 2.698817s CPU (101.7%)

RUN-1004 : used memory is 472 MB, reserved memory is 549 MB, peak memory is 757 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6120/0 useful/useless nets, 2451/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6115/0 useful/useless nets, 2446/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6209/1 useful/useless nets, 2541/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 6196/0 useful/useless nets, 2528/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6364/6 useful/useless nets, 2696/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27264, tnet num: 6365, tinst num: 2691, tnode num: 35588, tedge num: 47050.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 208 instances into 102 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6252/0 useful/useless nets, 2584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 230 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 102 LUT to BLE ...
SYN-4008 : Packed 102 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 175 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (175 nodes)...
SYN-4004 : #1: Packed 37 SEQ (1986 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 175 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 240/2392 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.492355s wall, 2.542816s user + 0.078001s system = 2.620817s CPU (105.2%)

RUN-1004 : used memory is 562 MB, reserved memory is 638 MB, peak memory is 757 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.471449s wall, 5.491235s user + 0.156001s system = 5.647236s CPU (103.2%)

RUN-1004 : used memory is 562 MB, reserved memory is 638 MB, peak memory is 757 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (81 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2277 instances
RUN-1001 : 1085 mslices, 1085 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3119 nets have 2 pins
RUN-1001 : 2237 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2275 instances, 2170 slices, 42 macros(386 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26209, tnet num: 6095, tinst num: 2275, tnode num: 32122, tedge num: 44030.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.230704s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (102.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 978158
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.418750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(541): len = 600895, overlap = 204.5
PHY-3002 : Step(542): len = 419541, overlap = 272.75
PHY-3002 : Step(543): len = 340155, overlap = 295.25
PHY-3002 : Step(544): len = 254885, overlap = 332.25
PHY-3002 : Step(545): len = 205642, overlap = 348.25
PHY-3002 : Step(546): len = 179543, overlap = 354.5
PHY-3002 : Step(547): len = 144612, overlap = 378
PHY-3002 : Step(548): len = 130788, overlap = 386
PHY-3002 : Step(549): len = 117380, overlap = 390
PHY-3002 : Step(550): len = 105061, overlap = 396.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.50546e-06
PHY-3002 : Step(551): len = 99790.7, overlap = 394.25
PHY-3002 : Step(552): len = 106649, overlap = 388.5
PHY-3002 : Step(553): len = 106898, overlap = 380.25
PHY-3002 : Step(554): len = 109817, overlap = 372.75
PHY-3002 : Step(555): len = 108535, overlap = 364
PHY-3002 : Step(556): len = 108947, overlap = 360.5
PHY-3002 : Step(557): len = 111898, overlap = 355
PHY-3002 : Step(558): len = 116158, overlap = 328
PHY-3002 : Step(559): len = 115497, overlap = 322.5
PHY-3002 : Step(560): len = 115615, overlap = 321
PHY-3002 : Step(561): len = 117106, overlap = 316.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.01091e-06
PHY-3002 : Step(562): len = 116804, overlap = 316.25
PHY-3002 : Step(563): len = 117612, overlap = 315.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.75638e-06
PHY-3002 : Step(564): len = 118648, overlap = 318
PHY-3002 : Step(565): len = 124069, overlap = 300.5
PHY-3002 : Step(566): len = 129361, overlap = 286
PHY-3002 : Step(567): len = 130780, overlap = 279.5
PHY-3002 : Step(568): len = 134092, overlap = 274.75
PHY-3002 : Step(569): len = 138195, overlap = 261.25
PHY-3002 : Step(570): len = 139332, overlap = 253
PHY-3002 : Step(571): len = 138732, overlap = 252.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.51277e-06
PHY-3002 : Step(572): len = 139473, overlap = 252
PHY-3002 : Step(573): len = 139941, overlap = 251.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.18763e-05
PHY-3002 : Step(574): len = 139927, overlap = 247.5
PHY-3002 : Step(575): len = 144302, overlap = 223.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.62645e-05
PHY-3002 : Step(576): len = 145267, overlap = 221
PHY-3002 : Step(577): len = 158640, overlap = 194.25
PHY-3002 : Step(578): len = 166787, overlap = 188.5
PHY-3002 : Step(579): len = 162582, overlap = 189.75
PHY-3002 : Step(580): len = 162403, overlap = 190.5
PHY-3002 : Step(581): len = 162215, overlap = 190.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.2529e-05
PHY-3002 : Step(582): len = 163375, overlap = 189
PHY-3002 : Step(583): len = 164773, overlap = 188.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.369066s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.730829s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.53247e-06
PHY-3002 : Step(584): len = 168869, overlap = 173.5
PHY-3002 : Step(585): len = 168806, overlap = 174
PHY-3002 : Step(586): len = 167406, overlap = 182
PHY-3002 : Step(587): len = 163838, overlap = 189.5
PHY-3002 : Step(588): len = 159124, overlap = 185.75
PHY-3002 : Step(589): len = 155170, overlap = 192.25
PHY-3002 : Step(590): len = 151702, overlap = 200.25
PHY-3002 : Step(591): len = 148542, overlap = 201.75
PHY-3002 : Step(592): len = 145698, overlap = 210
PHY-3002 : Step(593): len = 142708, overlap = 215.5
PHY-3002 : Step(594): len = 140790, overlap = 217.25
PHY-3002 : Step(595): len = 139608, overlap = 216.25
PHY-3002 : Step(596): len = 138441, overlap = 219.75
PHY-3002 : Step(597): len = 137993, overlap = 217.75
PHY-3002 : Step(598): len = 137881, overlap = 212.25
PHY-3002 : Step(599): len = 138284, overlap = 215.75
PHY-3002 : Step(600): len = 138047, overlap = 214.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10649e-05
PHY-3002 : Step(601): len = 140242, overlap = 209.5
PHY-3002 : Step(602): len = 143381, overlap = 201
PHY-3002 : Step(603): len = 144141, overlap = 194.75
PHY-3002 : Step(604): len = 144958, overlap = 192
PHY-3002 : Step(605): len = 146964, overlap = 184.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.21299e-05
PHY-3002 : Step(606): len = 148763, overlap = 182.75
PHY-3002 : Step(607): len = 156638, overlap = 173.25
PHY-3002 : Step(608): len = 158334, overlap = 169
PHY-3002 : Step(609): len = 158412, overlap = 165.25
PHY-3002 : Step(610): len = 159889, overlap = 158.75
PHY-3002 : Step(611): len = 161661, overlap = 156.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.42598e-05
PHY-3002 : Step(612): len = 165824, overlap = 155.25
PHY-3002 : Step(613): len = 171351, overlap = 153
PHY-3002 : Step(614): len = 170090, overlap = 150.25
PHY-3002 : Step(615): len = 170209, overlap = 147
PHY-3002 : Step(616): len = 170643, overlap = 143.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.81096e-05
PHY-3002 : Step(617): len = 175648, overlap = 147
PHY-3002 : Step(618): len = 182043, overlap = 150.5
PHY-3002 : Step(619): len = 181239, overlap = 144.25
PHY-3002 : Step(620): len = 181002, overlap = 143.25
PHY-3002 : Step(621): len = 181897, overlap = 139.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000169259
PHY-3002 : Step(622): len = 185688, overlap = 141.5
PHY-3002 : Step(623): len = 188148, overlap = 142
PHY-3002 : Step(624): len = 190591, overlap = 141
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000338517
PHY-3002 : Step(625): len = 192948, overlap = 140.75
PHY-3002 : Step(626): len = 197148, overlap = 138.5
PHY-3002 : Step(627): len = 198460, overlap = 135.5
PHY-3002 : Step(628): len = 198382, overlap = 133.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.316072s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (97.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.748888s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.26529e-05
PHY-3002 : Step(629): len = 201959, overlap = 207.25
PHY-3002 : Step(630): len = 199656, overlap = 194
PHY-3002 : Step(631): len = 196787, overlap = 190.25
PHY-3002 : Step(632): len = 192240, overlap = 194.25
PHY-3002 : Step(633): len = 186596, overlap = 200.25
PHY-3002 : Step(634): len = 181367, overlap = 205.5
PHY-3002 : Step(635): len = 177036, overlap = 216.5
PHY-3002 : Step(636): len = 173161, overlap = 222.25
PHY-3002 : Step(637): len = 169984, overlap = 222.75
PHY-3002 : Step(638): len = 167591, overlap = 229
PHY-3002 : Step(639): len = 165361, overlap = 235.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000105306
PHY-3002 : Step(640): len = 172986, overlap = 219.75
PHY-3002 : Step(641): len = 179039, overlap = 200.25
PHY-3002 : Step(642): len = 178517, overlap = 199
PHY-3002 : Step(643): len = 178871, overlap = 201.75
PHY-3002 : Step(644): len = 180268, overlap = 200.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000210612
PHY-3002 : Step(645): len = 187635, overlap = 188.25
PHY-3002 : Step(646): len = 192506, overlap = 180.75
PHY-3002 : Step(647): len = 193606, overlap = 180.5
PHY-3002 : Step(648): len = 193933, overlap = 182.5
PHY-3002 : Step(649): len = 194304, overlap = 185
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000421223
PHY-3002 : Step(650): len = 199003, overlap = 181.5
PHY-3002 : Step(651): len = 201813, overlap = 176.75
PHY-3002 : Step(652): len = 204347, overlap = 174
PHY-3002 : Step(653): len = 205681, overlap = 166.25
PHY-3002 : Step(654): len = 206264, overlap = 170.75
PHY-3002 : Step(655): len = 207024, overlap = 165
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000810027
PHY-3002 : Step(656): len = 210112, overlap = 163.75
PHY-3002 : Step(657): len = 211359, overlap = 161.75
PHY-3002 : Step(658): len = 212903, overlap = 160
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00139408
PHY-3002 : Step(659): len = 214270, overlap = 160.75
PHY-3002 : Step(660): len = 215361, overlap = 158.5
PHY-3002 : Step(661): len = 216930, overlap = 157.5
PHY-3002 : Step(662): len = 217475, overlap = 153.75
PHY-3002 : Step(663): len = 218118, overlap = 154.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00225319
PHY-3002 : Step(664): len = 218731, overlap = 154.75
PHY-3002 : Step(665): len = 219822, overlap = 155.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00292499
PHY-3002 : Step(666): len = 220087, overlap = 155.5
PHY-3002 : Step(667): len = 221479, overlap = 157.5
PHY-3002 : Step(668): len = 222258, overlap = 156.75
PHY-3002 : Step(669): len = 222390, overlap = 157.25
PHY-3002 : Step(670): len = 222758, overlap = 158.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00436126
PHY-3002 : Step(671): len = 223069, overlap = 158.5
PHY-3002 : Step(672): len = 223675, overlap = 157.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0049152
PHY-3002 : Step(673): len = 223749, overlap = 158
PHY-3002 : Step(674): len = 224566, overlap = 159.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.208696s wall, 0.140401s user + 0.140401s system = 0.280802s CPU (134.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.247335s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (98.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.776651s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000364761
PHY-3002 : Step(675): len = 227311, overlap = 130.25
PHY-3002 : Step(676): len = 224977, overlap = 125.5
PHY-3002 : Step(677): len = 219049, overlap = 131.75
PHY-3002 : Step(678): len = 217333, overlap = 136.25
PHY-3002 : Step(679): len = 215328, overlap = 135.75
PHY-3002 : Step(680): len = 213804, overlap = 139.25
PHY-3002 : Step(681): len = 213097, overlap = 142.25
PHY-3002 : Step(682): len = 212302, overlap = 148
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000721558
PHY-3002 : Step(683): len = 215389, overlap = 142.75
PHY-3002 : Step(684): len = 215871, overlap = 145.5
PHY-3002 : Step(685): len = 217063, overlap = 142.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131213
PHY-3002 : Step(686): len = 218895, overlap = 138.75
PHY-3002 : Step(687): len = 219444, overlap = 138.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00183899
PHY-3002 : Step(688): len = 220412, overlap = 139
PHY-3002 : Step(689): len = 220988, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00221032
PHY-3002 : Step(690): len = 221547, overlap = 137
PHY-3002 : Step(691): len = 222232, overlap = 135.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00237573
PHY-3002 : Step(692): len = 222570, overlap = 135.25
PHY-3002 : Step(693): len = 223171, overlap = 134.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00258242
PHY-3002 : Step(694): len = 223402, overlap = 134.5
PHY-3002 : Step(695): len = 224544, overlap = 137.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00274251
PHY-3002 : Step(696): len = 224663, overlap = 137
PHY-3002 : Step(697): len = 225486, overlap = 139.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00281786
PHY-3002 : Step(698): len = 225613, overlap = 137.5
PHY-3002 : Step(699): len = 225836, overlap = 137.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00346615
PHY-3002 : Step(700): len = 226170, overlap = 137
PHY-3002 : Step(701): len = 226474, overlap = 135.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00355992
PHY-3002 : Step(702): len = 226617, overlap = 135.5
PHY-3002 : Step(703): len = 227032, overlap = 134.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00368187
PHY-3002 : Step(704): len = 227157, overlap = 134.75
PHY-3002 : Step(705): len = 227395, overlap = 134.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00409086
PHY-3002 : Step(706): len = 227554, overlap = 133.75
PHY-3002 : Step(707): len = 227822, overlap = 132.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00416216
PHY-3002 : Step(708): len = 227903, overlap = 133.25
PHY-3002 : Step(709): len = 228584, overlap = 134.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034525s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (90.4%)

PHY-3001 : Legalized: Len = 249712, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 750 tiles.
PHY-3001 : 47 instances has been re-located, deltaX = 62, deltaY = 49.
PHY-3001 : Final: Len = 251207, Over = 0
RUN-1003 : finish command "place" in  27.855556s wall, 38.813049s user + 1.840812s system = 40.653861s CPU (145.9%)

RUN-1004 : used memory is 566 MB, reserved memory is 641 MB, peak memory is 757 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3039 to 2325
PHY-1001 : Pin misalignment score is improved from 2325 to 2284
PHY-1001 : Pin misalignment score is improved from 2284 to 2283
PHY-1001 : Pin misalignment score is improved from 2283 to 2282
PHY-1001 : Pin misalignment score is improved from 2282 to 2282
PHY-1001 : Pin local connectivity score is improved from 257 to 0
PHY-1001 : Pin misalignment score is improved from 2378 to 2309
PHY-1001 : Pin misalignment score is improved from 2309 to 2303
PHY-1001 : Pin misalignment score is improved from 2303 to 2302
PHY-1001 : Pin misalignment score is improved from 2302 to 2300
PHY-1001 : Pin misalignment score is improved from 2300 to 2300
PHY-1001 : Pin local connectivity score is improved from 44 to 0
PHY-1001 : End pin swap;  3.967153s wall, 3.900025s user + 0.000000s system = 3.900025s CPU (98.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2277 instances
RUN-1001 : 1085 mslices, 1085 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3119 nets have 2 pins
RUN-1001 : 2237 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 317488, over cnt = 1769(22%), over = 3571, worst = 10
PHY-1002 : len = 324848, over cnt = 1525(19%), over = 2519, worst = 6
PHY-1002 : len = 332696, over cnt = 1471(18%), over = 2055, worst = 4
PHY-1002 : len = 356848, over cnt = 1146(14%), over = 1253, worst = 3
PHY-1002 : len = 374728, over cnt = 928(11%), over = 959, worst = 2
PHY-1002 : len = 391120, over cnt = 831(10%), over = 845, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26209, tnet num: 6095, tinst num: 2275, tnode num: 32122, tedge num: 44030.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 64 out of 6097 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.692818s wall, 5.631636s user + 0.000000s system = 5.631636s CPU (98.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.213556s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (109.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 51136, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.412983s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (98.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006888s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (453.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 697184, over cnt = 2232(1%), over = 2312, worst = 3
PHY-1001 : End Routed; 25.915633s wall, 29.983392s user + 0.187201s system = 30.170593s CPU (116.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 631824, over cnt = 1150(0%), over = 1152, worst = 2
PHY-1001 : End DR Iter 1; 18.847326s wall, 18.673320s user + 0.000000s system = 18.673320s CPU (99.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 620392, over cnt = 470(0%), over = 470, worst = 1
PHY-1001 : End DR Iter 2; 7.110599s wall, 7.129246s user + 0.000000s system = 7.129246s CPU (100.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 624136, over cnt = 189(0%), over = 189, worst = 1
PHY-1001 : End DR Iter 3; 1.951182s wall, 1.903212s user + 0.000000s system = 1.903212s CPU (97.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 628448, over cnt = 73(0%), over = 73, worst = 1
PHY-1001 : End DR Iter 4; 1.275658s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (97.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 630792, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 5; 0.815333s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (97.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 633200, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 0.983575s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (99.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 633904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 1.015339s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (96.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 633904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 1.033338s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (99.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 633904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 9; 1.088453s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (100.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 633904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 9; 1.067174s wall, 1.060807s user + 0.015600s system = 1.076407s CPU (100.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 633904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 10; 1.100061s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (99.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 633904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 11; 1.103645s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (97.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 633904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 12; 1.115540s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (97.9%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 633904, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 13; 1.129576s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (96.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 634112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.009841s wall, 1.996813s user + 0.015600s system = 2.012413s CPU (100.1%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 634144, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.375226s wall, 3.322821s user + 0.031200s system = 3.354021s CPU (99.4%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 634224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.048583s wall, 1.029607s user + 0.031200s system = 1.060807s CPU (101.2%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 634224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.241806s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (99.2%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 634224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 6; 0.681996s wall, 0.670804s user + 0.015600s system = 0.686404s CPU (100.6%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 634224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 7; 1.406101s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (99.9%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 634304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 634304
PHY-1001 : End DC Iter 8; 0.549289s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (99.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  83.846967s wall, 87.469761s user + 0.327602s system = 87.797363s CPU (104.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  93.641927s wall, 97.157423s user + 0.327602s system = 97.485025s CPU (104.1%)

RUN-1004 : used memory is 630 MB, reserved memory is 701 MB, peak memory is 757 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4180   out of   4480   93.30%
#reg                 2884   out of   4480   64.38%
#le                  4317
  #lut only          1433   out of   4317   33.19%
  #reg only           137   out of   4317    3.17%
  #lut&reg           2747   out of   4317   63.63%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.602585s wall, 2.511616s user + 0.093601s system = 2.605217s CPU (100.1%)

RUN-1004 : used memory is 630 MB, reserved memory is 701 MB, peak memory is 757 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26209, tnet num: 6095, tinst num: 2275, tnode num: 32122, tedge num: 44030.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.853941s wall, 3.822024s user + 0.031200s system = 3.853225s CPU (100.0%)

RUN-1004 : used memory is 689 MB, reserved memory is 760 MB, peak memory is 757 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010101010100111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2277
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6097, pip num: 58466
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 942 valid insts, and 164161 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010101010100111000 -f Quick_Start.btc" in  11.249461s wall, 20.982135s user + 0.156001s system = 21.138136s CPU (187.9%)

RUN-1004 : used memory is 715 MB, reserved memory is 786 MB, peak memory is 757 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.673598s wall, 0.514803s user + 0.109201s system = 0.624004s CPU (9.4%)

RUN-1004 : used memory is 749 MB, reserved memory is 820 MB, peak memory is 757 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.204690s wall, 1.497610s user + 0.218401s system = 1.716011s CPU (20.9%)

RUN-1004 : used memory is 739 MB, reserved memory is 809 MB, peak memory is 757 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000001000100011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x44_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x44_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x44_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000000000000
GUI-001 : Delete pwm[0] successfully
GUI-1001 : Disable bus trigger net pwm success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.605617s wall, 3.369622s user + 0.062400s system = 3.432022s CPU (95.2%)

RUN-1004 : used memory is 507 MB, reserved memory is 625 MB, peak memory is 757 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 13 trigger nets, 58 data nets.
KIT-1004 : Chipwatcher code = 0000101101111000
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6271/177 useful/useless nets, 2600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 6087/184 useful/useless nets, 2416/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6087/0 useful/useless nets, 2416/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.703746s wall, 2.745618s user + 0.015600s system = 2.761218s CPU (102.1%)

RUN-1004 : used memory is 508 MB, reserved memory is 625 MB, peak memory is 757 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6122/0 useful/useless nets, 2454/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6115/0 useful/useless nets, 2447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6209/1 useful/useless nets, 2542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 6196/0 useful/useless nets, 2529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6364/6 useful/useless nets, 2697/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27293, tnet num: 6365, tinst num: 2692, tnode num: 35619, tedge num: 47105.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 208 instances into 102 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6252/0 useful/useless nets, 2585/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 230 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 102 LUT to BLE ...
SYN-4008 : Packed 102 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 175 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (175 nodes)...
SYN-4004 : #1: Packed 37 SEQ (1994 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 175 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 240/2393 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.539705s wall, 2.558416s user + 0.078001s system = 2.636417s CPU (103.8%)

RUN-1004 : used memory is 564 MB, reserved memory is 681 MB, peak memory is 757 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.560262s wall, 5.616036s user + 0.124801s system = 5.740837s CPU (103.2%)

RUN-1004 : used memory is 564 MB, reserved memory is 681 MB, peak memory is 757 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (81 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2278 instances
RUN-1001 : 1085 mslices, 1085 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3119 nets have 2 pins
RUN-1001 : 2237 nets have [3 - 5] pins
RUN-1001 : 524 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2276 instances, 2170 slices, 42 macros(386 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26238, tnet num: 6095, tinst num: 2276, tnode num: 32153, tedge num: 44085.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.251605s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 980148
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.418750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(710): len = 603890, overlap = 201.25
PHY-3002 : Step(711): len = 426415, overlap = 269.25
PHY-3002 : Step(712): len = 345706, overlap = 293.75
PHY-3002 : Step(713): len = 254249, overlap = 333.5
PHY-3002 : Step(714): len = 206231, overlap = 347.25
PHY-3002 : Step(715): len = 183059, overlap = 354
PHY-3002 : Step(716): len = 152068, overlap = 370.25
PHY-3002 : Step(717): len = 133549, overlap = 382.75
PHY-3002 : Step(718): len = 119959, overlap = 388.25
PHY-3002 : Step(719): len = 103949, overlap = 395.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.42856e-06
PHY-3002 : Step(720): len = 100407, overlap = 394.5
PHY-3002 : Step(721): len = 104765, overlap = 389.5
PHY-3002 : Step(722): len = 107443, overlap = 381
PHY-3002 : Step(723): len = 105321, overlap = 369
PHY-3002 : Step(724): len = 105911, overlap = 367.25
PHY-3002 : Step(725): len = 111176, overlap = 355
PHY-3002 : Step(726): len = 115493, overlap = 347.25
PHY-3002 : Step(727): len = 114026, overlap = 343.5
PHY-3002 : Step(728): len = 115009, overlap = 337.75
PHY-3002 : Step(729): len = 117133, overlap = 326.75
PHY-3002 : Step(730): len = 117357, overlap = 318.75
PHY-3002 : Step(731): len = 116782, overlap = 314
PHY-3002 : Step(732): len = 117296, overlap = 307.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.85711e-06
PHY-3002 : Step(733): len = 117343, overlap = 294.75
PHY-3002 : Step(734): len = 117682, overlap = 293
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.3327e-06
PHY-3002 : Step(735): len = 119222, overlap = 287.75
PHY-3002 : Step(736): len = 121593, overlap = 287.75
PHY-3002 : Step(737): len = 123216, overlap = 280
PHY-3002 : Step(738): len = 126985, overlap = 270
PHY-3002 : Step(739): len = 132314, overlap = 253.25
PHY-3002 : Step(740): len = 132720, overlap = 246
PHY-3002 : Step(741): len = 132817, overlap = 246.75
PHY-3002 : Step(742): len = 132817, overlap = 246.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.6654e-06
PHY-3002 : Step(743): len = 133734, overlap = 251.75
PHY-3002 : Step(744): len = 134812, overlap = 249.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.10336e-05
PHY-3002 : Step(745): len = 134728, overlap = 243.75
PHY-3002 : Step(746): len = 136551, overlap = 236.25
PHY-3002 : Step(747): len = 141893, overlap = 232.75
PHY-3002 : Step(748): len = 144150, overlap = 226.75
PHY-3002 : Step(749): len = 144989, overlap = 225
PHY-3002 : Step(750): len = 145133, overlap = 217.75
PHY-3002 : Step(751): len = 145383, overlap = 214.5
PHY-3002 : Step(752): len = 145363, overlap = 210.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004942s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.319499s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (98.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.759643s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.58979e-06
PHY-3002 : Step(753): len = 149366, overlap = 196.25
PHY-3002 : Step(754): len = 150323, overlap = 201
PHY-3002 : Step(755): len = 149876, overlap = 207.75
PHY-3002 : Step(756): len = 147982, overlap = 219.25
PHY-3002 : Step(757): len = 145561, overlap = 225.75
PHY-3002 : Step(758): len = 142494, overlap = 233.25
PHY-3002 : Step(759): len = 139429, overlap = 240
PHY-3002 : Step(760): len = 135825, overlap = 245.75
PHY-3002 : Step(761): len = 132115, overlap = 251.75
PHY-3002 : Step(762): len = 129460, overlap = 255.25
PHY-3002 : Step(763): len = 126813, overlap = 259.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.17958e-06
PHY-3002 : Step(764): len = 128277, overlap = 254.5
PHY-3002 : Step(765): len = 130408, overlap = 250.75
PHY-3002 : Step(766): len = 131532, overlap = 240.5
PHY-3002 : Step(767): len = 133035, overlap = 233
PHY-3002 : Step(768): len = 134100, overlap = 231.75
PHY-3002 : Step(769): len = 134784, overlap = 232.25
PHY-3002 : Step(770): len = 136233, overlap = 228.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.03592e-05
PHY-3002 : Step(771): len = 138131, overlap = 223.25
PHY-3002 : Step(772): len = 142332, overlap = 214.75
PHY-3002 : Step(773): len = 143480, overlap = 205.25
PHY-3002 : Step(774): len = 144800, overlap = 203
PHY-3002 : Step(775): len = 148279, overlap = 198.5
PHY-3002 : Step(776): len = 150661, overlap = 196
PHY-3002 : Step(777): len = 151781, overlap = 195.5
PHY-3002 : Step(778): len = 153715, overlap = 199.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.07183e-05
PHY-3002 : Step(779): len = 155287, overlap = 198.75
PHY-3002 : Step(780): len = 159061, overlap = 190
PHY-3002 : Step(781): len = 160431, overlap = 181.75
PHY-3002 : Step(782): len = 161989, overlap = 171.5
PHY-3002 : Step(783): len = 164155, overlap = 162.75
PHY-3002 : Step(784): len = 166650, overlap = 164.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.14366e-05
PHY-3002 : Step(785): len = 168066, overlap = 162.25
PHY-3002 : Step(786): len = 173192, overlap = 155.75
PHY-3002 : Step(787): len = 176754, overlap = 153.25
PHY-3002 : Step(788): len = 177857, overlap = 151.25
PHY-3002 : Step(789): len = 178714, overlap = 147.5
PHY-3002 : Step(790): len = 178619, overlap = 148.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.060682s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (101.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.699911s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (104.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.78153e-05
PHY-3002 : Step(791): len = 185986, overlap = 233.5
PHY-3002 : Step(792): len = 188835, overlap = 225
PHY-3002 : Step(793): len = 188967, overlap = 215.25
PHY-3002 : Step(794): len = 187255, overlap = 211.25
PHY-3002 : Step(795): len = 182609, overlap = 215.25
PHY-3002 : Step(796): len = 177023, overlap = 221.5
PHY-3002 : Step(797): len = 172329, overlap = 232
PHY-3002 : Step(798): len = 168080, overlap = 239.5
PHY-3002 : Step(799): len = 164485, overlap = 247.25
PHY-3002 : Step(800): len = 162548, overlap = 248
PHY-3002 : Step(801): len = 160861, overlap = 252.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.56306e-05
PHY-3002 : Step(802): len = 166915, overlap = 238.5
PHY-3002 : Step(803): len = 172717, overlap = 224
PHY-3002 : Step(804): len = 174873, overlap = 216.5
PHY-3002 : Step(805): len = 175222, overlap = 217
PHY-3002 : Step(806): len = 175536, overlap = 218.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000151175
PHY-3002 : Step(807): len = 183126, overlap = 200.75
PHY-3002 : Step(808): len = 189435, overlap = 192.75
PHY-3002 : Step(809): len = 191329, overlap = 188.25
PHY-3002 : Step(810): len = 192025, overlap = 187.25
PHY-3002 : Step(811): len = 192697, overlap = 188.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00030235
PHY-3002 : Step(812): len = 198567, overlap = 185.25
PHY-3002 : Step(813): len = 200833, overlap = 179.5
PHY-3002 : Step(814): len = 204308, overlap = 177
PHY-3002 : Step(815): len = 206468, overlap = 170.25
PHY-3002 : Step(816): len = 206003, overlap = 171
PHY-3002 : Step(817): len = 205939, overlap = 168.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00057159
PHY-3002 : Step(818): len = 209920, overlap = 161.5
PHY-3002 : Step(819): len = 211415, overlap = 160.75
PHY-3002 : Step(820): len = 214127, overlap = 162.5
PHY-3002 : Step(821): len = 214980, overlap = 160
PHY-3002 : Step(822): len = 214563, overlap = 159.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000990025
PHY-3002 : Step(823): len = 216298, overlap = 160
PHY-3002 : Step(824): len = 218058, overlap = 158.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00142826
PHY-3002 : Step(825): len = 218733, overlap = 160.25
PHY-3002 : Step(826): len = 220511, overlap = 155
PHY-3002 : Step(827): len = 222659, overlap = 153
PHY-3002 : Step(828): len = 222933, overlap = 152
PHY-3002 : Step(829): len = 223477, overlap = 147.75
PHY-3002 : Step(830): len = 223807, overlap = 145.75
PHY-3002 : Step(831): len = 224428, overlap = 148.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00239143
PHY-3002 : Step(832): len = 225034, overlap = 147.75
PHY-3002 : Step(833): len = 226169, overlap = 146.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00326932
PHY-3002 : Step(834): len = 226436, overlap = 146.75
PHY-3002 : Step(835): len = 227601, overlap = 149
PHY-3002 : Step(836): len = 228366, overlap = 150
PHY-3002 : Step(837): len = 228536, overlap = 148.5
PHY-3002 : Step(838): len = 228773, overlap = 148
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00445893
PHY-3002 : Step(839): len = 228951, overlap = 147.75
PHY-3002 : Step(840): len = 229998, overlap = 151.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.210932s wall, 0.202801s user + 0.062400s system = 0.265202s CPU (125.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.049385s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.731324s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00040588
PHY-3002 : Step(841): len = 238331, overlap = 134.5
PHY-3002 : Step(842): len = 235508, overlap = 126.5
PHY-3002 : Step(843): len = 229440, overlap = 130.75
PHY-3002 : Step(844): len = 226376, overlap = 132
PHY-3002 : Step(845): len = 223647, overlap = 137.25
PHY-3002 : Step(846): len = 221712, overlap = 144.5
PHY-3002 : Step(847): len = 220659, overlap = 142.75
PHY-3002 : Step(848): len = 219569, overlap = 145.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000787892
PHY-3002 : Step(849): len = 222171, overlap = 140.75
PHY-3002 : Step(850): len = 223021, overlap = 138.5
PHY-3002 : Step(851): len = 224103, overlap = 136.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144858
PHY-3002 : Step(852): len = 226000, overlap = 137
PHY-3002 : Step(853): len = 226775, overlap = 136.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00185514
PHY-3002 : Step(854): len = 227417, overlap = 137
PHY-3002 : Step(855): len = 228770, overlap = 134.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00214832
PHY-3002 : Step(856): len = 229087, overlap = 135.25
PHY-3002 : Step(857): len = 230212, overlap = 135.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00244003
PHY-3002 : Step(858): len = 230432, overlap = 134.5
PHY-3002 : Step(859): len = 232176, overlap = 137.5
PHY-3002 : Step(860): len = 232410, overlap = 134.75
PHY-3002 : Step(861): len = 232392, overlap = 136
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00327746
PHY-3002 : Step(862): len = 232848, overlap = 136
PHY-3002 : Step(863): len = 233350, overlap = 137
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00366126
PHY-3002 : Step(864): len = 233525, overlap = 136.25
PHY-3002 : Step(865): len = 234436, overlap = 136.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00370346
PHY-3002 : Step(866): len = 234516, overlap = 136.75
PHY-3002 : Step(867): len = 234916, overlap = 135.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00410238
PHY-3002 : Step(868): len = 235065, overlap = 134.75
PHY-3002 : Step(869): len = 235451, overlap = 136.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0045599
PHY-3002 : Step(870): len = 235576, overlap = 135.75
PHY-3002 : Step(871): len = 235914, overlap = 135.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00467421
PHY-3002 : Step(872): len = 236026, overlap = 135.5
PHY-3002 : Step(873): len = 236230, overlap = 133.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00498618
PHY-3002 : Step(874): len = 236363, overlap = 132.5
PHY-3002 : Step(875): len = 236579, overlap = 133.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00516547
PHY-3002 : Step(876): len = 236651, overlap = 133
PHY-3002 : Step(877): len = 237622, overlap = 133.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038186s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (40.9%)

PHY-3001 : Legalized: Len = 252057, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 750 tiles.
PHY-3001 : 64 instances has been re-located, deltaX = 84, deltaY = 69.
PHY-3001 : Final: Len = 254577, Over = 0
RUN-1003 : finish command "place" in  26.510441s wall, 34.913024s user + 1.653611s system = 36.566634s CPU (137.9%)

RUN-1004 : used memory is 577 MB, reserved memory is 693 MB, peak memory is 757 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3004 to 2305
PHY-1001 : Pin misalignment score is improved from 2305 to 2271
PHY-1001 : Pin misalignment score is improved from 2271 to 2270
PHY-1001 : Pin misalignment score is improved from 2270 to 2270
PHY-1001 : Pin local connectivity score is improved from 257 to 0
PHY-1001 : Pin misalignment score is improved from 2377 to 2326
PHY-1001 : Pin misalignment score is improved from 2326 to 2312
PHY-1001 : Pin misalignment score is improved from 2312 to 2311
PHY-1001 : Pin misalignment score is improved from 2311 to 2311
PHY-1001 : Pin local connectivity score is improved from 35 to 0
PHY-1001 : End pin swap;  3.303732s wall, 3.276021s user + 0.000000s system = 3.276021s CPU (99.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2278 instances
RUN-1001 : 1085 mslices, 1085 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3119 nets have 2 pins
RUN-1001 : 2237 nets have [3 - 5] pins
RUN-1001 : 524 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 319344, over cnt = 1784(22%), over = 3471, worst = 11
PHY-1002 : len = 327520, over cnt = 1518(18%), over = 2401, worst = 5
PHY-1002 : len = 334976, over cnt = 1457(18%), over = 2010, worst = 4
PHY-1002 : len = 359008, over cnt = 1077(13%), over = 1170, worst = 3
PHY-1002 : len = 377232, over cnt = 826(10%), over = 847, worst = 2
PHY-1002 : len = 393456, over cnt = 716(8%), over = 725, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26238, tnet num: 6095, tinst num: 2276, tnode num: 32153, tedge num: 44085.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 29 out of 6097 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.406980s wall, 5.538036s user + 0.046800s system = 5.584836s CPU (103.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.218080s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 47144, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End Routed; 0.238674s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (98.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47072, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.015935s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47072, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.009595s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 47072, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 3; 0.008257s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 47072, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 4; 0.009051s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (344.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 47064, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.007690s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (405.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 47064, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.006717s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 47064, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.005976s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 47080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 8; 0.008069s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (386.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
GUI-1001 : User closes chip watcher ...
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 683496, over cnt = 2213(1%), over = 2314, worst = 3
PHY-1001 : End Routed; 25.388099s wall, 30.217394s user + 0.140401s system = 30.357795s CPU (119.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 622864, over cnt = 1145(0%), over = 1150, worst = 2
PHY-1001 : End DR Iter 1; 16.912727s wall, 16.941709s user + 0.000000s system = 16.941709s CPU (100.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 608744, over cnt = 533(0%), over = 533, worst = 1
PHY-1001 : End DR Iter 2; 9.820611s wall, 9.796863s user + 0.000000s system = 9.796863s CPU (99.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 613200, over cnt = 216(0%), over = 216, worst = 1
PHY-1001 : End DR Iter 3; 2.069389s wall, 2.074813s user + 0.000000s system = 2.074813s CPU (100.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 617720, over cnt = 85(0%), over = 85, worst = 1
PHY-1001 : End DR Iter 4; 1.489060s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (101.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 620984, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 5; 0.907254s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (99.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 622824, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 6; 1.277367s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (100.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 1.124959s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (102.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 1.062680s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (102.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 9; 1.082637s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (102.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 9; 1.077687s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (99.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 10; 1.089882s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (100.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 11; 1.090181s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (100.2%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 12; 1.105027s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (101.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 13; 1.091698s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (100.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 623864, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.410456s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (99.5%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 623888, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.289157s wall, 2.277615s user + 0.015600s system = 2.293215s CPU (100.2%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 623864, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 1.399170s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (100.3%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 623896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 5; 1.895002s wall, 1.918812s user + 0.000000s system = 1.918812s CPU (101.3%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 623864, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 6; 1.352227s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (99.2%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 623864, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 7; 2.954703s wall, 2.948419s user + 0.031200s system = 2.979619s CPU (100.8%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 623888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 8; 1.198277s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (98.9%)

PHY-1001 : ==== DC Iter 8 ====
PHY-1002 : len = 623888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 9; 1.389351s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (90.9%)

PHY-1001 : ==== DC Iter 9 ====
PHY-1002 : len = 623968, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 623968
PHY-1001 : End DC Iter 10; 0.923947s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (94.6%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  89.608643s wall, 93.990602s user + 0.327602s system = 94.318205s CPU (105.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  98.450958s wall, 102.976260s user + 0.405603s system = 103.381863s CPU (105.0%)

RUN-1004 : used memory is 649 MB, reserved memory is 750 MB, peak memory is 757 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4181   out of   4480   93.33%
#reg                 2884   out of   4480   64.38%
#le                  4318
  #lut only          1434   out of   4318   33.21%
  #reg only           137   out of   4318    3.17%
  #lut&reg           2747   out of   4318   63.62%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.337812s wall, 2.745618s user + 0.140401s system = 2.886019s CPU (86.5%)

RUN-1004 : used memory is 617 MB, reserved memory is 752 MB, peak memory is 757 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26238, tnet num: 6095, tinst num: 2276, tnode num: 32153, tedge num: 44085.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.987348s wall, 3.993626s user + 0.062400s system = 4.056026s CPU (81.3%)

RUN-1004 : used memory is 627 MB, reserved memory is 806 MB, peak memory is 757 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000110101000000101101111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2278
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6097, pip num: 58056
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 941 valid insts, and 163288 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000110101000000101101111000 -f Quick_Start.btc" in  13.251603s wall, 20.701333s user + 0.124801s system = 20.826134s CPU (157.2%)

RUN-1004 : used memory is 649 MB, reserved memory is 830 MB, peak memory is 757 MB
GUI-8501 ERROR: Bit file code (0101010100111000) does not match with the chipwatcher's (0000101101111000).
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  2.198273s wall, 0.982806s user + 0.078001s system = 1.060807s CPU (48.3%)

RUN-1004 : used memory is 677 MB, reserved memory is 863 MB, peak memory is 757 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.606211s wall, 0.312002s user + 0.093601s system = 0.405603s CPU (6.1%)

RUN-1004 : used memory is 666 MB, reserved memory is 872 MB, peak memory is 757 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  9.560114s wall, 1.341609s user + 0.249602s system = 1.591210s CPU (16.6%)

RUN-1004 : used memory is 656 MB, reserved memory is 861 MB, peak memory is 757 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000100000100
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x58_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x58_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x58_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_1024x58_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000000000000
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  4.297501s wall, 3.603623s user + 0.124801s system = 3.728424s CPU (86.8%)

RUN-1004 : used memory is 531 MB, reserved memory is 738 MB, peak memory is 757 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 13 trigger nets, 58 data nets.
KIT-1004 : Chipwatcher code = 0000101101111000
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6271/177 useful/useless nets, 2600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 6087/184 useful/useless nets, 2416/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6087/0 useful/useless nets, 2416/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.088124s wall, 2.776818s user + 0.031200s system = 2.808018s CPU (90.9%)

RUN-1004 : used memory is 532 MB, reserved memory is 739 MB, peak memory is 757 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6122/0 useful/useless nets, 2454/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6115/0 useful/useless nets, 2447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6209/1 useful/useless nets, 2542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 6196/0 useful/useless nets, 2529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6364/6 useful/useless nets, 2697/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27293, tnet num: 6365, tinst num: 2692, tnode num: 35619, tedge num: 47105.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 208 instances into 102 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6252/0 useful/useless nets, 2585/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 230 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 102 LUT to BLE ...
SYN-4008 : Packed 102 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 175 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (175 nodes)...
SYN-4004 : #1: Packed 37 SEQ (1994 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 175 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 240/2393 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.872155s wall, 2.776818s user + 0.031200s system = 2.808018s CPU (97.8%)

RUN-1004 : used memory is 539 MB, reserved memory is 745 MB, peak memory is 757 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.326684s wall, 5.865638s user + 0.093601s system = 5.959238s CPU (94.2%)

RUN-1004 : used memory is 539 MB, reserved memory is 745 MB, peak memory is 757 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (81 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2278 instances
RUN-1001 : 1085 mslices, 1085 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3119 nets have 2 pins
RUN-1001 : 2237 nets have [3 - 5] pins
RUN-1001 : 524 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2276 instances, 2170 slices, 42 macros(386 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26238, tnet num: 6095, tinst num: 2276, tnode num: 32153, tedge num: 44085.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.456607s wall, 1.263608s user + 0.031200s system = 1.294808s CPU (88.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 980148
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.418750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(878): len = 603890, overlap = 201.25
PHY-3002 : Step(879): len = 426415, overlap = 269.25
PHY-3002 : Step(880): len = 345706, overlap = 293.75
PHY-3002 : Step(881): len = 254249, overlap = 333.5
PHY-3002 : Step(882): len = 206231, overlap = 347.25
PHY-3002 : Step(883): len = 183059, overlap = 354
PHY-3002 : Step(884): len = 152068, overlap = 370.25
PHY-3002 : Step(885): len = 133549, overlap = 382.75
PHY-3002 : Step(886): len = 119959, overlap = 388.25
PHY-3002 : Step(887): len = 103949, overlap = 395.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.42856e-06
PHY-3002 : Step(888): len = 100407, overlap = 394.5
PHY-3002 : Step(889): len = 104765, overlap = 389.5
PHY-3002 : Step(890): len = 107443, overlap = 381
PHY-3002 : Step(891): len = 105321, overlap = 369
PHY-3002 : Step(892): len = 105911, overlap = 367.25
PHY-3002 : Step(893): len = 111176, overlap = 355
PHY-3002 : Step(894): len = 115493, overlap = 347.25
PHY-3002 : Step(895): len = 114026, overlap = 343.5
PHY-3002 : Step(896): len = 115009, overlap = 337.75
PHY-3002 : Step(897): len = 117133, overlap = 326.75
PHY-3002 : Step(898): len = 117357, overlap = 318.75
PHY-3002 : Step(899): len = 116782, overlap = 314
PHY-3002 : Step(900): len = 117296, overlap = 307.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.85711e-06
PHY-3002 : Step(901): len = 117343, overlap = 294.75
PHY-3002 : Step(902): len = 117682, overlap = 293
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.3327e-06
PHY-3002 : Step(903): len = 119222, overlap = 287.75
PHY-3002 : Step(904): len = 121593, overlap = 287.75
PHY-3002 : Step(905): len = 123216, overlap = 280
PHY-3002 : Step(906): len = 126985, overlap = 270
PHY-3002 : Step(907): len = 132314, overlap = 253.25
PHY-3002 : Step(908): len = 132720, overlap = 246
PHY-3002 : Step(909): len = 132817, overlap = 246.75
PHY-3002 : Step(910): len = 132817, overlap = 246.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.6654e-06
PHY-3002 : Step(911): len = 133734, overlap = 251.75
PHY-3002 : Step(912): len = 134812, overlap = 249.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.10336e-05
PHY-3002 : Step(913): len = 134728, overlap = 243.75
PHY-3002 : Step(914): len = 136551, overlap = 236.25
PHY-3002 : Step(915): len = 141893, overlap = 232.75
PHY-3002 : Step(916): len = 144150, overlap = 226.75
PHY-3002 : Step(917): len = 144989, overlap = 225
PHY-3002 : Step(918): len = 145133, overlap = 217.75
PHY-3002 : Step(919): len = 145383, overlap = 214.5
PHY-3002 : Step(920): len = 145363, overlap = 210.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006672s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (233.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.381265s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (91.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.825923s wall, 0.764405s user + 0.015600s system = 0.780005s CPU (94.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.58979e-06
PHY-3002 : Step(921): len = 149366, overlap = 196.25
PHY-3002 : Step(922): len = 150323, overlap = 201
PHY-3002 : Step(923): len = 149876, overlap = 207.75
PHY-3002 : Step(924): len = 147982, overlap = 219.25
PHY-3002 : Step(925): len = 145561, overlap = 225.75
PHY-3002 : Step(926): len = 142494, overlap = 233.25
PHY-3002 : Step(927): len = 139429, overlap = 240
PHY-3002 : Step(928): len = 135825, overlap = 245.75
PHY-3002 : Step(929): len = 132115, overlap = 251.75
PHY-3002 : Step(930): len = 129460, overlap = 255.25
PHY-3002 : Step(931): len = 126813, overlap = 259.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.17958e-06
PHY-3002 : Step(932): len = 128277, overlap = 254.5
PHY-3002 : Step(933): len = 130408, overlap = 250.75
PHY-3002 : Step(934): len = 131532, overlap = 240.5
PHY-3002 : Step(935): len = 133035, overlap = 233
PHY-3002 : Step(936): len = 134100, overlap = 231.75
PHY-3002 : Step(937): len = 134784, overlap = 232.25
PHY-3002 : Step(938): len = 136233, overlap = 228.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.03592e-05
PHY-3002 : Step(939): len = 138131, overlap = 223.25
PHY-3002 : Step(940): len = 142332, overlap = 214.75
PHY-3002 : Step(941): len = 143480, overlap = 205.25
PHY-3002 : Step(942): len = 144800, overlap = 203
PHY-3002 : Step(943): len = 148279, overlap = 198.5
PHY-3002 : Step(944): len = 150661, overlap = 196
PHY-3002 : Step(945): len = 151781, overlap = 195.5
PHY-3002 : Step(946): len = 153715, overlap = 199.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.07183e-05
PHY-3002 : Step(947): len = 155287, overlap = 198.75
PHY-3002 : Step(948): len = 159061, overlap = 190
PHY-3002 : Step(949): len = 160431, overlap = 181.75
PHY-3002 : Step(950): len = 161989, overlap = 171.5
PHY-3002 : Step(951): len = 164155, overlap = 162.75
PHY-3002 : Step(952): len = 166650, overlap = 164.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.14366e-05
PHY-3002 : Step(953): len = 168066, overlap = 162.25
PHY-3002 : Step(954): len = 173192, overlap = 155.75
PHY-3002 : Step(955): len = 176754, overlap = 153.25
PHY-3002 : Step(956): len = 177857, overlap = 151.25
PHY-3002 : Step(957): len = 178714, overlap = 147.5
PHY-3002 : Step(958): len = 178619, overlap = 148.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.310440s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (96.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.823032s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (92.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.78153e-05
PHY-3002 : Step(959): len = 185986, overlap = 233.5
PHY-3002 : Step(960): len = 188835, overlap = 225
PHY-3002 : Step(961): len = 188967, overlap = 215.25
PHY-3002 : Step(962): len = 187255, overlap = 211.25
PHY-3002 : Step(963): len = 182609, overlap = 215.25
PHY-3002 : Step(964): len = 177023, overlap = 221.5
PHY-3002 : Step(965): len = 172329, overlap = 232
PHY-3002 : Step(966): len = 168080, overlap = 239.5
PHY-3002 : Step(967): len = 164485, overlap = 247.25
PHY-3002 : Step(968): len = 162548, overlap = 248
PHY-3002 : Step(969): len = 160861, overlap = 252.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.56306e-05
PHY-3002 : Step(970): len = 166915, overlap = 238.5
PHY-3002 : Step(971): len = 172717, overlap = 224
PHY-3002 : Step(972): len = 174873, overlap = 216.5
PHY-3002 : Step(973): len = 175222, overlap = 217
PHY-3002 : Step(974): len = 175536, overlap = 218.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000151175
PHY-3002 : Step(975): len = 183126, overlap = 200.75
PHY-3002 : Step(976): len = 189435, overlap = 192.75
PHY-3002 : Step(977): len = 191329, overlap = 188.25
PHY-3002 : Step(978): len = 192025, overlap = 187.25
PHY-3002 : Step(979): len = 192697, overlap = 188.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00030235
PHY-3002 : Step(980): len = 198567, overlap = 185.25
PHY-3002 : Step(981): len = 200833, overlap = 179.5
PHY-3002 : Step(982): len = 204308, overlap = 177
PHY-3002 : Step(983): len = 206468, overlap = 170.25
PHY-3002 : Step(984): len = 206003, overlap = 171
PHY-3002 : Step(985): len = 205939, overlap = 168.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00057159
PHY-3002 : Step(986): len = 209920, overlap = 161.5
PHY-3002 : Step(987): len = 211415, overlap = 160.75
PHY-3002 : Step(988): len = 214127, overlap = 162.5
PHY-3002 : Step(989): len = 214980, overlap = 160
PHY-3002 : Step(990): len = 214563, overlap = 159.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000990025
PHY-3002 : Step(991): len = 216298, overlap = 160
PHY-3002 : Step(992): len = 218058, overlap = 158.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00142826
PHY-3002 : Step(993): len = 218733, overlap = 160.25
PHY-3002 : Step(994): len = 220511, overlap = 155
PHY-3002 : Step(995): len = 222659, overlap = 153
PHY-3002 : Step(996): len = 222933, overlap = 152
PHY-3002 : Step(997): len = 223477, overlap = 147.75
PHY-3002 : Step(998): len = 223807, overlap = 145.75
PHY-3002 : Step(999): len = 224428, overlap = 148.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00239143
PHY-3002 : Step(1000): len = 225034, overlap = 147.75
PHY-3002 : Step(1001): len = 226169, overlap = 146.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00326932
PHY-3002 : Step(1002): len = 226436, overlap = 146.75
PHY-3002 : Step(1003): len = 227601, overlap = 149
PHY-3002 : Step(1004): len = 228366, overlap = 150
PHY-3002 : Step(1005): len = 228536, overlap = 148.5
PHY-3002 : Step(1006): len = 228773, overlap = 148
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00445893
PHY-3002 : Step(1007): len = 228951, overlap = 147.75
PHY-3002 : Step(1008): len = 229998, overlap = 151.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.283547s wall, 0.234002s user + 0.062400s system = 0.296402s CPU (104.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 97%, beta_incr = 0.418750
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.274400s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (95.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.901754s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (91.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00040588
PHY-3002 : Step(1009): len = 238331, overlap = 134.5
PHY-3002 : Step(1010): len = 235508, overlap = 126.5
PHY-3002 : Step(1011): len = 229440, overlap = 130.75
PHY-3002 : Step(1012): len = 226376, overlap = 132
PHY-3002 : Step(1013): len = 223647, overlap = 137.25
PHY-3002 : Step(1014): len = 221712, overlap = 144.5
PHY-3002 : Step(1015): len = 220659, overlap = 142.75
PHY-3002 : Step(1016): len = 219569, overlap = 145.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000787892
PHY-3002 : Step(1017): len = 222171, overlap = 140.75
PHY-3002 : Step(1018): len = 223021, overlap = 138.5
PHY-3002 : Step(1019): len = 224103, overlap = 136.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144858
PHY-3002 : Step(1020): len = 226000, overlap = 137
PHY-3002 : Step(1021): len = 226775, overlap = 136.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00185514
PHY-3002 : Step(1022): len = 227417, overlap = 137
PHY-3002 : Step(1023): len = 228770, overlap = 134.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00214832
PHY-3002 : Step(1024): len = 229087, overlap = 135.25
PHY-3002 : Step(1025): len = 230212, overlap = 135.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00244003
PHY-3002 : Step(1026): len = 230432, overlap = 134.5
PHY-3002 : Step(1027): len = 232176, overlap = 137.5
PHY-3002 : Step(1028): len = 232410, overlap = 134.75
PHY-3002 : Step(1029): len = 232392, overlap = 136
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00327746
PHY-3002 : Step(1030): len = 232848, overlap = 136
PHY-3002 : Step(1031): len = 233350, overlap = 137
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00366126
PHY-3002 : Step(1032): len = 233525, overlap = 136.25
PHY-3002 : Step(1033): len = 234436, overlap = 136.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00370346
PHY-3002 : Step(1034): len = 234516, overlap = 136.75
PHY-3002 : Step(1035): len = 234916, overlap = 135.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00410238
PHY-3002 : Step(1036): len = 235065, overlap = 134.75
PHY-3002 : Step(1037): len = 235451, overlap = 136.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0045599
PHY-3002 : Step(1038): len = 235576, overlap = 135.75
PHY-3002 : Step(1039): len = 235914, overlap = 135.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00467421
PHY-3002 : Step(1040): len = 236026, overlap = 135.5
PHY-3002 : Step(1041): len = 236230, overlap = 133.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00498618
PHY-3002 : Step(1042): len = 236363, overlap = 132.5
PHY-3002 : Step(1043): len = 236579, overlap = 133.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00516547
PHY-3002 : Step(1044): len = 236651, overlap = 133
PHY-3002 : Step(1045): len = 237622, overlap = 133.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039427s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (79.1%)

PHY-3001 : Legalized: Len = 252057, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 750 tiles.
PHY-3001 : 64 instances has been re-located, deltaX = 84, deltaY = 69.
PHY-3001 : Final: Len = 254577, Over = 0
RUN-1003 : finish command "place" in  34.500640s wall, 38.048644s user + 1.606810s system = 39.655454s CPU (114.9%)

RUN-1004 : used memory is 545 MB, reserved memory is 749 MB, peak memory is 757 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3004 to 2305
PHY-1001 : Pin misalignment score is improved from 2305 to 2271
PHY-1001 : Pin misalignment score is improved from 2271 to 2270
PHY-1001 : Pin misalignment score is improved from 2270 to 2270
PHY-1001 : Pin local connectivity score is improved from 257 to 0
PHY-1001 : Pin misalignment score is improved from 2377 to 2326
PHY-1001 : Pin misalignment score is improved from 2326 to 2312
PHY-1001 : Pin misalignment score is improved from 2312 to 2311
PHY-1001 : Pin misalignment score is improved from 2311 to 2311
PHY-1001 : Pin local connectivity score is improved from 35 to 0
PHY-1001 : End pin swap;  4.113552s wall, 3.868825s user + 0.000000s system = 3.868825s CPU (94.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2278 instances
RUN-1001 : 1085 mslices, 1085 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3119 nets have 2 pins
RUN-1001 : 2237 nets have [3 - 5] pins
RUN-1001 : 524 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 319344, over cnt = 1784(22%), over = 3471, worst = 11
PHY-1002 : len = 327520, over cnt = 1518(18%), over = 2401, worst = 5
PHY-1002 : len = 334976, over cnt = 1457(18%), over = 2010, worst = 4
PHY-1002 : len = 359008, over cnt = 1077(13%), over = 1170, worst = 3
PHY-1002 : len = 377232, over cnt = 826(10%), over = 847, worst = 2
PHY-1002 : len = 393456, over cnt = 716(8%), over = 725, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26238, tnet num: 6095, tinst num: 2276, tnode num: 32153, tedge num: 44085.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 29 out of 6097 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.430527s wall, 6.068439s user + 0.046800s system = 6.115239s CPU (95.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.242727s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (109.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 47144, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End Routed; 0.303139s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (92.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47072, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.016173s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47072, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.007794s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (400.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 47072, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 3; 0.013504s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (115.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 47072, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 4; 0.012588s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 47064, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.008850s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 47064, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.005763s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (541.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 47064, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.006079s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 47080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 8; 0.010190s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 683496, over cnt = 2213(1%), over = 2314, worst = 3
PHY-1001 : End Routed; 35.345238s wall, 34.616622s user + 0.468003s system = 35.084625s CPU (99.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 622864, over cnt = 1145(0%), over = 1150, worst = 2
PHY-1001 : End DR Iter 1; 27.903141s wall, 20.451731s user + 0.062400s system = 20.514132s CPU (73.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 608744, over cnt = 533(0%), over = 533, worst = 1
PHY-1001 : End DR Iter 2; 12.965515s wall, 11.044871s user + 0.015600s system = 11.060471s CPU (85.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 613200, over cnt = 216(0%), over = 216, worst = 1
PHY-1001 : End DR Iter 3; 2.816865s wall, 2.433616s user + 0.000000s system = 2.433616s CPU (86.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 617720, over cnt = 85(0%), over = 85, worst = 1
PHY-1001 : End DR Iter 4; 1.914639s wall, 1.762811s user + 0.000000s system = 1.762811s CPU (92.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 620984, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 5; 1.315388s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (92.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 622824, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 6; 1.566055s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (91.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 1.351912s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (92.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 1.308122s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (89.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 9; 1.401763s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (93.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 9; 1.349160s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (92.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 10; 1.348563s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (93.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 11; 1.521440s wall, 1.294808s user + 0.015600s system = 1.310408s CPU (86.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 12; 1.408279s wall, 1.279208s user + 0.015600s system = 1.294808s CPU (91.9%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 623728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 13; 1.432938s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (88.2%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 623864, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 2.028254s wall, 1.638011s user + 0.015600s system = 1.653611s CPU (81.5%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 623888, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.955150s wall, 2.667617s user + 0.000000s system = 2.667617s CPU (90.3%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 623864, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 2.107759s wall, 1.700411s user + 0.015600s system = 1.716011s CPU (81.4%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 623896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 5; 2.621755s wall, 2.340015s user + 0.000000s system = 2.340015s CPU (89.3%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 623864, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 6; 1.684462s wall, 1.528810s user + 0.000000s system = 1.528810s CPU (90.8%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 623864, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 7; 3.730381s wall, 3.291621s user + 0.000000s system = 3.291621s CPU (88.2%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 623888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 8; 1.660719s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (82.7%)

PHY-1001 : ==== DC Iter 8 ====
PHY-1002 : len = 623888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 9; 1.503460s wall, 1.341609s user + 0.015600s system = 1.357209s CPU (90.3%)

PHY-1001 : ==== DC Iter 9 ====
PHY-1002 : len = 623968, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 623968
PHY-1001 : End DC Iter 10; 1.220978s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (84.3%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  124.327540s wall, 108.327094s user + 0.904806s system = 109.231900s CPU (87.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  135.023492s wall, 118.404759s user + 0.967206s system = 119.371965s CPU (88.4%)

RUN-1004 : used memory is 530 MB, reserved memory is 793 MB, peak memory is 757 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4181   out of   4480   93.33%
#reg                 2884   out of   4480   64.38%
#le                  4318
  #lut only          1434   out of   4318   33.21%
  #reg only           137   out of   4318    3.17%
  #lut&reg           2747   out of   4318   63.62%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.552532s wall, 2.761218s user + 0.187201s system = 2.948419s CPU (83.0%)

RUN-1004 : used memory is 531 MB, reserved memory is 793 MB, peak memory is 757 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26238, tnet num: 6095, tinst num: 2276, tnode num: 32153, tedge num: 44085.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  5.020086s wall, 4.212027s user + 0.062400s system = 4.274427s CPU (85.1%)

RUN-1004 : used memory is 577 MB, reserved memory is 840 MB, peak memory is 757 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000110101000000101101111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2278
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6097, pip num: 58056
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 941 valid insts, and 163288 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000110101000000101101111000 -f Quick_Start.btc" in  15.410726s wall, 19.827727s user + 0.109201s system = 19.936928s CPU (129.4%)

RUN-1004 : used memory is 577 MB, reserved memory is 863 MB, peak memory is 757 MB
