// Seed: 2722961000
module module_0 (
    output wire id_0,
    input  wor  id_1
    , id_3
);
  bit id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  logic [-1 'b0 : ""] id_13;
  final begin : LABEL_0
    if (-1 == -1) id_5 <= 1;
  end
  wire id_14;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    output wire id_3,
    output supply1 id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_8 = 0;
endmodule
