                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.1.0 #12072 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_clk
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _CLKPrescTable
                                     12 	.globl _HSIDivFactor
                                     13 	.globl _CLK_DeInit
                                     14 	.globl _CLK_FastHaltWakeUpCmd
                                     15 	.globl _CLK_HSECmd
                                     16 	.globl _CLK_HSICmd
                                     17 	.globl _CLK_LSICmd
                                     18 	.globl _CLK_CCOCmd
                                     19 	.globl _CLK_ClockSwitchCmd
                                     20 	.globl _CLK_SlowActiveHaltWakeUpCmd
                                     21 	.globl _CLK_PeripheralClockConfig
                                     22 	.globl _CLK_ClockSwitchConfig
                                     23 	.globl _CLK_HSIPrescalerConfig
                                     24 	.globl _CLK_CCOConfig
                                     25 	.globl _CLK_ITConfig
                                     26 	.globl _CLK_SYSCLKConfig
                                     27 	.globl _CLK_SWIMConfig
                                     28 	.globl _CLK_ClockSecuritySystemEnable
                                     29 	.globl _CLK_GetSYSCLKSource
                                     30 	.globl _CLK_GetClockFreq
                                     31 	.globl _CLK_AdjustHSICalibrationValue
                                     32 	.globl _CLK_SYSCLKEmergencyClear
                                     33 	.globl _CLK_GetFlagStatus
                                     34 	.globl _CLK_GetITStatus
                                     35 	.globl _CLK_ClearITPendingBit
                                     36 ;--------------------------------------------------------
                                     37 ; ram data
                                     38 ;--------------------------------------------------------
                                     39 	.area DATA
                                     40 ;--------------------------------------------------------
                                     41 ; ram data
                                     42 ;--------------------------------------------------------
                                     43 	.area INITIALIZED
                                     44 ;--------------------------------------------------------
                                     45 ; absolute external ram data
                                     46 ;--------------------------------------------------------
                                     47 	.area DABS (ABS)
                                     48 
                                     49 ; default segment ordering for linker
                                     50 	.area HOME
                                     51 	.area GSINIT
                                     52 	.area GSFINAL
                                     53 	.area CONST
                                     54 	.area INITIALIZER
                                     55 	.area CODE
                                     56 
                                     57 ;--------------------------------------------------------
                                     58 ; global & static initialisations
                                     59 ;--------------------------------------------------------
                                     60 	.area HOME
                                     61 	.area GSINIT
                                     62 	.area GSFINAL
                                     63 	.area GSINIT
                                     64 ;--------------------------------------------------------
                                     65 ; Home
                                     66 ;--------------------------------------------------------
                                     67 	.area HOME
                                     68 	.area HOME
                                     69 ;--------------------------------------------------------
                                     70 ; code
                                     71 ;--------------------------------------------------------
                                     72 	.area CODE
                           000000    73 	Sstm8s_clk$CLK_DeInit$0 ==.
                                     74 ;	../SPL/src/stm8s_clk.c: 72: void CLK_DeInit(void)
                                     75 ; genLabel
                                     76 ;	-----------------------------------------
                                     77 ;	 function CLK_DeInit
                                     78 ;	-----------------------------------------
                                     79 ;	Register assignment is optimal.
                                     80 ;	Stack space usage: 0 bytes.
      000000                         81 _CLK_DeInit:
                           000000    82 	Sstm8s_clk$CLK_DeInit$1 ==.
                           000000    83 	Sstm8s_clk$CLK_DeInit$2 ==.
                                     84 ;	../SPL/src/stm8s_clk.c: 74: CLK->ICKR = CLK_ICKR_RESET_VALUE;
                                     85 ; genPointerSet
      000000 35 01 50 C0      [ 1]   86 	mov	0x50c0+0, #0x01
                           000004    87 	Sstm8s_clk$CLK_DeInit$3 ==.
                                     88 ;	../SPL/src/stm8s_clk.c: 75: CLK->ECKR = CLK_ECKR_RESET_VALUE;
                                     89 ; genPointerSet
      000004 35 00 50 C1      [ 1]   90 	mov	0x50c1+0, #0x00
                           000008    91 	Sstm8s_clk$CLK_DeInit$4 ==.
                                     92 ;	../SPL/src/stm8s_clk.c: 76: CLK->SWR  = CLK_SWR_RESET_VALUE;
                                     93 ; genPointerSet
      000008 35 E1 50 C4      [ 1]   94 	mov	0x50c4+0, #0xe1
                           00000C    95 	Sstm8s_clk$CLK_DeInit$5 ==.
                                     96 ;	../SPL/src/stm8s_clk.c: 77: CLK->SWCR = CLK_SWCR_RESET_VALUE;
                                     97 ; genPointerSet
      00000C 35 00 50 C5      [ 1]   98 	mov	0x50c5+0, #0x00
                           000010    99 	Sstm8s_clk$CLK_DeInit$6 ==.
                                    100 ;	../SPL/src/stm8s_clk.c: 78: CLK->CKDIVR = CLK_CKDIVR_RESET_VALUE;
                                    101 ; genPointerSet
      000010 35 18 50 C6      [ 1]  102 	mov	0x50c6+0, #0x18
                           000014   103 	Sstm8s_clk$CLK_DeInit$7 ==.
                                    104 ;	../SPL/src/stm8s_clk.c: 79: CLK->PCKENR1 = CLK_PCKENR1_RESET_VALUE;
                                    105 ; genPointerSet
      000014 35 FF 50 C7      [ 1]  106 	mov	0x50c7+0, #0xff
                           000018   107 	Sstm8s_clk$CLK_DeInit$8 ==.
                                    108 ;	../SPL/src/stm8s_clk.c: 80: CLK->PCKENR2 = CLK_PCKENR2_RESET_VALUE;
                                    109 ; genPointerSet
      000018 35 FF 50 CA      [ 1]  110 	mov	0x50ca+0, #0xff
                           00001C   111 	Sstm8s_clk$CLK_DeInit$9 ==.
                                    112 ;	../SPL/src/stm8s_clk.c: 81: CLK->CSSR = CLK_CSSR_RESET_VALUE;
                                    113 ; genPointerSet
      00001C 35 00 50 C8      [ 1]  114 	mov	0x50c8+0, #0x00
                           000020   115 	Sstm8s_clk$CLK_DeInit$10 ==.
                                    116 ;	../SPL/src/stm8s_clk.c: 82: CLK->CCOR = CLK_CCOR_RESET_VALUE;
                                    117 ; genPointerSet
      000020 35 00 50 C9      [ 1]  118 	mov	0x50c9+0, #0x00
                           000024   119 	Sstm8s_clk$CLK_DeInit$11 ==.
                                    120 ;	../SPL/src/stm8s_clk.c: 83: while ((CLK->CCOR & CLK_CCOR_CCOEN)!= 0)
                                    121 ; genLabel
      000024                        122 00101$:
                                    123 ; genPointerGet
      000024 C6 50 C9         [ 1]  124 	ld	a, 0x50c9
                                    125 ; genAnd
      000027 44               [ 1]  126 	srl	a
      000028 24 03            [ 1]  127 	jrnc	00116$
      00002A CCr00r24         [ 2]  128 	jp	00101$
      00002D                        129 00116$:
                                    130 ; skipping generated iCode
                           00002D   131 	Sstm8s_clk$CLK_DeInit$12 ==.
                                    132 ;	../SPL/src/stm8s_clk.c: 85: CLK->CCOR = CLK_CCOR_RESET_VALUE;
                                    133 ; genPointerSet
      00002D 35 00 50 C9      [ 1]  134 	mov	0x50c9+0, #0x00
                           000031   135 	Sstm8s_clk$CLK_DeInit$13 ==.
                                    136 ;	../SPL/src/stm8s_clk.c: 86: CLK->HSITRIMR = CLK_HSITRIMR_RESET_VALUE;
                                    137 ; genPointerSet
      000031 35 00 50 CC      [ 1]  138 	mov	0x50cc+0, #0x00
                           000035   139 	Sstm8s_clk$CLK_DeInit$14 ==.
                                    140 ;	../SPL/src/stm8s_clk.c: 87: CLK->SWIMCCR = CLK_SWIMCCR_RESET_VALUE;
                                    141 ; genPointerSet
      000035 35 00 50 CD      [ 1]  142 	mov	0x50cd+0, #0x00
                                    143 ; genLabel
      000039                        144 00104$:
                           000039   145 	Sstm8s_clk$CLK_DeInit$15 ==.
                                    146 ;	../SPL/src/stm8s_clk.c: 88: }
                                    147 ; genEndFunction
                           000039   148 	Sstm8s_clk$CLK_DeInit$16 ==.
                           000039   149 	XG$CLK_DeInit$0$0 ==.
      000039 81               [ 4]  150 	ret
                           00003A   151 	Sstm8s_clk$CLK_DeInit$17 ==.
                           00003A   152 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$18 ==.
                                    153 ;	../SPL/src/stm8s_clk.c: 99: void CLK_FastHaltWakeUpCmd(FunctionalState NewState)
                                    154 ; genLabel
                                    155 ;	-----------------------------------------
                                    156 ;	 function CLK_FastHaltWakeUpCmd
                                    157 ;	-----------------------------------------
                                    158 ;	Register assignment is optimal.
                                    159 ;	Stack space usage: 0 bytes.
      00003A                        160 _CLK_FastHaltWakeUpCmd:
                           00003A   161 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$19 ==.
                           00003A   162 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$20 ==.
                                    163 ;	../SPL/src/stm8s_clk.c: 107: CLK->ICKR |= CLK_ICKR_FHWU;
                                    164 ; genPointerGet
      00003A C6 50 C0         [ 1]  165 	ld	a, 0x50c0
                           00003D   166 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$21 ==.
                                    167 ;	../SPL/src/stm8s_clk.c: 104: if (NewState != DISABLE)
                                    168 ; genIfx
      00003D 0D 03            [ 1]  169 	tnz	(0x03, sp)
      00003F 26 03            [ 1]  170 	jrne	00111$
      000041 CCr00r4C         [ 2]  171 	jp	00102$
      000044                        172 00111$:
                           000044   173 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$22 ==.
                           000044   174 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$23 ==.
                                    175 ;	../SPL/src/stm8s_clk.c: 107: CLK->ICKR |= CLK_ICKR_FHWU;
                                    176 ; genOr
      000044 AA 04            [ 1]  177 	or	a, #0x04
                                    178 ; genPointerSet
      000046 C7 50 C0         [ 1]  179 	ld	0x50c0, a
                           000049   180 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$24 ==.
                                    181 ; genGoto
      000049 CCr00r51         [ 2]  182 	jp	00104$
                                    183 ; genLabel
      00004C                        184 00102$:
                           00004C   185 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$25 ==.
                           00004C   186 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$26 ==.
                                    187 ;	../SPL/src/stm8s_clk.c: 112: CLK->ICKR &= (uint8_t)(~CLK_ICKR_FHWU);
                                    188 ; genAnd
      00004C A4 FB            [ 1]  189 	and	a, #0xfb
                                    190 ; genPointerSet
      00004E C7 50 C0         [ 1]  191 	ld	0x50c0, a
                           000051   192 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$27 ==.
                                    193 ; genLabel
      000051                        194 00104$:
                           000051   195 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$28 ==.
                                    196 ;	../SPL/src/stm8s_clk.c: 114: }
                                    197 ; genEndFunction
                           000051   198 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$29 ==.
                           000051   199 	XG$CLK_FastHaltWakeUpCmd$0$0 ==.
      000051 81               [ 4]  200 	ret
                           000052   201 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$30 ==.
                           000052   202 	Sstm8s_clk$CLK_HSECmd$31 ==.
                                    203 ;	../SPL/src/stm8s_clk.c: 121: void CLK_HSECmd(FunctionalState NewState)
                                    204 ; genLabel
                                    205 ;	-----------------------------------------
                                    206 ;	 function CLK_HSECmd
                                    207 ;	-----------------------------------------
                                    208 ;	Register assignment is optimal.
                                    209 ;	Stack space usage: 0 bytes.
      000052                        210 _CLK_HSECmd:
                           000052   211 	Sstm8s_clk$CLK_HSECmd$32 ==.
                           000052   212 	Sstm8s_clk$CLK_HSECmd$33 ==.
                                    213 ;	../SPL/src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
                                    214 ; genPointerGet
      000052 C6 50 C1         [ 1]  215 	ld	a, 0x50c1
                           000055   216 	Sstm8s_clk$CLK_HSECmd$34 ==.
                                    217 ;	../SPL/src/stm8s_clk.c: 126: if (NewState != DISABLE)
                                    218 ; genIfx
      000055 0D 03            [ 1]  219 	tnz	(0x03, sp)
      000057 26 03            [ 1]  220 	jrne	00111$
      000059 CCr00r64         [ 2]  221 	jp	00102$
      00005C                        222 00111$:
                           00005C   223 	Sstm8s_clk$CLK_HSECmd$35 ==.
                           00005C   224 	Sstm8s_clk$CLK_HSECmd$36 ==.
                                    225 ;	../SPL/src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
                                    226 ; genOr
      00005C AA 01            [ 1]  227 	or	a, #0x01
                                    228 ; genPointerSet
      00005E C7 50 C1         [ 1]  229 	ld	0x50c1, a
                           000061   230 	Sstm8s_clk$CLK_HSECmd$37 ==.
                                    231 ; genGoto
      000061 CCr00r69         [ 2]  232 	jp	00104$
                                    233 ; genLabel
      000064                        234 00102$:
                           000064   235 	Sstm8s_clk$CLK_HSECmd$38 ==.
                           000064   236 	Sstm8s_clk$CLK_HSECmd$39 ==.
                                    237 ;	../SPL/src/stm8s_clk.c: 134: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
                                    238 ; genAnd
      000064 A4 FE            [ 1]  239 	and	a, #0xfe
                                    240 ; genPointerSet
      000066 C7 50 C1         [ 1]  241 	ld	0x50c1, a
                           000069   242 	Sstm8s_clk$CLK_HSECmd$40 ==.
                                    243 ; genLabel
      000069                        244 00104$:
                           000069   245 	Sstm8s_clk$CLK_HSECmd$41 ==.
                                    246 ;	../SPL/src/stm8s_clk.c: 136: }
                                    247 ; genEndFunction
                           000069   248 	Sstm8s_clk$CLK_HSECmd$42 ==.
                           000069   249 	XG$CLK_HSECmd$0$0 ==.
      000069 81               [ 4]  250 	ret
                           00006A   251 	Sstm8s_clk$CLK_HSECmd$43 ==.
                           00006A   252 	Sstm8s_clk$CLK_HSICmd$44 ==.
                                    253 ;	../SPL/src/stm8s_clk.c: 143: void CLK_HSICmd(FunctionalState NewState)
                                    254 ; genLabel
                                    255 ;	-----------------------------------------
                                    256 ;	 function CLK_HSICmd
                                    257 ;	-----------------------------------------
                                    258 ;	Register assignment is optimal.
                                    259 ;	Stack space usage: 0 bytes.
      00006A                        260 _CLK_HSICmd:
                           00006A   261 	Sstm8s_clk$CLK_HSICmd$45 ==.
                           00006A   262 	Sstm8s_clk$CLK_HSICmd$46 ==.
                                    263 ;	../SPL/src/stm8s_clk.c: 151: CLK->ICKR |= CLK_ICKR_HSIEN;
                                    264 ; genPointerGet
      00006A C6 50 C0         [ 1]  265 	ld	a, 0x50c0
                           00006D   266 	Sstm8s_clk$CLK_HSICmd$47 ==.
                                    267 ;	../SPL/src/stm8s_clk.c: 148: if (NewState != DISABLE)
                                    268 ; genIfx
      00006D 0D 03            [ 1]  269 	tnz	(0x03, sp)
      00006F 26 03            [ 1]  270 	jrne	00111$
      000071 CCr00r7C         [ 2]  271 	jp	00102$
      000074                        272 00111$:
                           000074   273 	Sstm8s_clk$CLK_HSICmd$48 ==.
                           000074   274 	Sstm8s_clk$CLK_HSICmd$49 ==.
                                    275 ;	../SPL/src/stm8s_clk.c: 151: CLK->ICKR |= CLK_ICKR_HSIEN;
                                    276 ; genOr
      000074 AA 01            [ 1]  277 	or	a, #0x01
                                    278 ; genPointerSet
      000076 C7 50 C0         [ 1]  279 	ld	0x50c0, a
                           000079   280 	Sstm8s_clk$CLK_HSICmd$50 ==.
                                    281 ; genGoto
      000079 CCr00r81         [ 2]  282 	jp	00104$
                                    283 ; genLabel
      00007C                        284 00102$:
                           00007C   285 	Sstm8s_clk$CLK_HSICmd$51 ==.
                           00007C   286 	Sstm8s_clk$CLK_HSICmd$52 ==.
                                    287 ;	../SPL/src/stm8s_clk.c: 156: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
                                    288 ; genAnd
      00007C A4 FE            [ 1]  289 	and	a, #0xfe
                                    290 ; genPointerSet
      00007E C7 50 C0         [ 1]  291 	ld	0x50c0, a
                           000081   292 	Sstm8s_clk$CLK_HSICmd$53 ==.
                                    293 ; genLabel
      000081                        294 00104$:
                           000081   295 	Sstm8s_clk$CLK_HSICmd$54 ==.
                                    296 ;	../SPL/src/stm8s_clk.c: 158: }
                                    297 ; genEndFunction
                           000081   298 	Sstm8s_clk$CLK_HSICmd$55 ==.
                           000081   299 	XG$CLK_HSICmd$0$0 ==.
      000081 81               [ 4]  300 	ret
                           000082   301 	Sstm8s_clk$CLK_HSICmd$56 ==.
                           000082   302 	Sstm8s_clk$CLK_LSICmd$57 ==.
                                    303 ;	../SPL/src/stm8s_clk.c: 166: void CLK_LSICmd(FunctionalState NewState)
                                    304 ; genLabel
                                    305 ;	-----------------------------------------
                                    306 ;	 function CLK_LSICmd
                                    307 ;	-----------------------------------------
                                    308 ;	Register assignment is optimal.
                                    309 ;	Stack space usage: 0 bytes.
      000082                        310 _CLK_LSICmd:
                           000082   311 	Sstm8s_clk$CLK_LSICmd$58 ==.
                           000082   312 	Sstm8s_clk$CLK_LSICmd$59 ==.
                                    313 ;	../SPL/src/stm8s_clk.c: 174: CLK->ICKR |= CLK_ICKR_LSIEN;
                                    314 ; genPointerGet
      000082 C6 50 C0         [ 1]  315 	ld	a, 0x50c0
                           000085   316 	Sstm8s_clk$CLK_LSICmd$60 ==.
                                    317 ;	../SPL/src/stm8s_clk.c: 171: if (NewState != DISABLE)
                                    318 ; genIfx
      000085 0D 03            [ 1]  319 	tnz	(0x03, sp)
      000087 26 03            [ 1]  320 	jrne	00111$
      000089 CCr00r94         [ 2]  321 	jp	00102$
      00008C                        322 00111$:
                           00008C   323 	Sstm8s_clk$CLK_LSICmd$61 ==.
                           00008C   324 	Sstm8s_clk$CLK_LSICmd$62 ==.
                                    325 ;	../SPL/src/stm8s_clk.c: 174: CLK->ICKR |= CLK_ICKR_LSIEN;
                                    326 ; genOr
      00008C AA 08            [ 1]  327 	or	a, #0x08
                                    328 ; genPointerSet
      00008E C7 50 C0         [ 1]  329 	ld	0x50c0, a
                           000091   330 	Sstm8s_clk$CLK_LSICmd$63 ==.
                                    331 ; genGoto
      000091 CCr00r99         [ 2]  332 	jp	00104$
                                    333 ; genLabel
      000094                        334 00102$:
                           000094   335 	Sstm8s_clk$CLK_LSICmd$64 ==.
                           000094   336 	Sstm8s_clk$CLK_LSICmd$65 ==.
                                    337 ;	../SPL/src/stm8s_clk.c: 179: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
                                    338 ; genAnd
      000094 A4 F7            [ 1]  339 	and	a, #0xf7
                                    340 ; genPointerSet
      000096 C7 50 C0         [ 1]  341 	ld	0x50c0, a
                           000099   342 	Sstm8s_clk$CLK_LSICmd$66 ==.
                                    343 ; genLabel
      000099                        344 00104$:
                           000099   345 	Sstm8s_clk$CLK_LSICmd$67 ==.
                                    346 ;	../SPL/src/stm8s_clk.c: 181: }
                                    347 ; genEndFunction
                           000099   348 	Sstm8s_clk$CLK_LSICmd$68 ==.
                           000099   349 	XG$CLK_LSICmd$0$0 ==.
      000099 81               [ 4]  350 	ret
                           00009A   351 	Sstm8s_clk$CLK_LSICmd$69 ==.
                           00009A   352 	Sstm8s_clk$CLK_CCOCmd$70 ==.
                                    353 ;	../SPL/src/stm8s_clk.c: 189: void CLK_CCOCmd(FunctionalState NewState)
                                    354 ; genLabel
                                    355 ;	-----------------------------------------
                                    356 ;	 function CLK_CCOCmd
                                    357 ;	-----------------------------------------
                                    358 ;	Register assignment is optimal.
                                    359 ;	Stack space usage: 0 bytes.
      00009A                        360 _CLK_CCOCmd:
                           00009A   361 	Sstm8s_clk$CLK_CCOCmd$71 ==.
                           00009A   362 	Sstm8s_clk$CLK_CCOCmd$72 ==.
                                    363 ;	../SPL/src/stm8s_clk.c: 197: CLK->CCOR |= CLK_CCOR_CCOEN;
                                    364 ; genPointerGet
      00009A C6 50 C9         [ 1]  365 	ld	a, 0x50c9
                           00009D   366 	Sstm8s_clk$CLK_CCOCmd$73 ==.
                                    367 ;	../SPL/src/stm8s_clk.c: 194: if (NewState != DISABLE)
                                    368 ; genIfx
      00009D 0D 03            [ 1]  369 	tnz	(0x03, sp)
      00009F 26 03            [ 1]  370 	jrne	00111$
      0000A1 CCr00rAC         [ 2]  371 	jp	00102$
      0000A4                        372 00111$:
                           0000A4   373 	Sstm8s_clk$CLK_CCOCmd$74 ==.
                           0000A4   374 	Sstm8s_clk$CLK_CCOCmd$75 ==.
                                    375 ;	../SPL/src/stm8s_clk.c: 197: CLK->CCOR |= CLK_CCOR_CCOEN;
                                    376 ; genOr
      0000A4 AA 01            [ 1]  377 	or	a, #0x01
                                    378 ; genPointerSet
      0000A6 C7 50 C9         [ 1]  379 	ld	0x50c9, a
                           0000A9   380 	Sstm8s_clk$CLK_CCOCmd$76 ==.
                                    381 ; genGoto
      0000A9 CCr00rB1         [ 2]  382 	jp	00104$
                                    383 ; genLabel
      0000AC                        384 00102$:
                           0000AC   385 	Sstm8s_clk$CLK_CCOCmd$77 ==.
                           0000AC   386 	Sstm8s_clk$CLK_CCOCmd$78 ==.
                                    387 ;	../SPL/src/stm8s_clk.c: 202: CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOEN);
                                    388 ; genAnd
      0000AC A4 FE            [ 1]  389 	and	a, #0xfe
                                    390 ; genPointerSet
      0000AE C7 50 C9         [ 1]  391 	ld	0x50c9, a
                           0000B1   392 	Sstm8s_clk$CLK_CCOCmd$79 ==.
                                    393 ; genLabel
      0000B1                        394 00104$:
                           0000B1   395 	Sstm8s_clk$CLK_CCOCmd$80 ==.
                                    396 ;	../SPL/src/stm8s_clk.c: 204: }
                                    397 ; genEndFunction
                           0000B1   398 	Sstm8s_clk$CLK_CCOCmd$81 ==.
                           0000B1   399 	XG$CLK_CCOCmd$0$0 ==.
      0000B1 81               [ 4]  400 	ret
                           0000B2   401 	Sstm8s_clk$CLK_CCOCmd$82 ==.
                           0000B2   402 	Sstm8s_clk$CLK_ClockSwitchCmd$83 ==.
                                    403 ;	../SPL/src/stm8s_clk.c: 213: void CLK_ClockSwitchCmd(FunctionalState NewState)
                                    404 ; genLabel
                                    405 ;	-----------------------------------------
                                    406 ;	 function CLK_ClockSwitchCmd
                                    407 ;	-----------------------------------------
                                    408 ;	Register assignment is optimal.
                                    409 ;	Stack space usage: 0 bytes.
      0000B2                        410 _CLK_ClockSwitchCmd:
                           0000B2   411 	Sstm8s_clk$CLK_ClockSwitchCmd$84 ==.
                           0000B2   412 	Sstm8s_clk$CLK_ClockSwitchCmd$85 ==.
                                    413 ;	../SPL/src/stm8s_clk.c: 221: CLK->SWCR |= CLK_SWCR_SWEN;
                                    414 ; genPointerGet
      0000B2 C6 50 C5         [ 1]  415 	ld	a, 0x50c5
                           0000B5   416 	Sstm8s_clk$CLK_ClockSwitchCmd$86 ==.
                                    417 ;	../SPL/src/stm8s_clk.c: 218: if (NewState != DISABLE )
                                    418 ; genIfx
      0000B5 0D 03            [ 1]  419 	tnz	(0x03, sp)
      0000B7 26 03            [ 1]  420 	jrne	00111$
      0000B9 CCr00rC4         [ 2]  421 	jp	00102$
      0000BC                        422 00111$:
                           0000BC   423 	Sstm8s_clk$CLK_ClockSwitchCmd$87 ==.
                           0000BC   424 	Sstm8s_clk$CLK_ClockSwitchCmd$88 ==.
                                    425 ;	../SPL/src/stm8s_clk.c: 221: CLK->SWCR |= CLK_SWCR_SWEN;
                                    426 ; genOr
      0000BC AA 02            [ 1]  427 	or	a, #0x02
                                    428 ; genPointerSet
      0000BE C7 50 C5         [ 1]  429 	ld	0x50c5, a
                           0000C1   430 	Sstm8s_clk$CLK_ClockSwitchCmd$89 ==.
                                    431 ; genGoto
      0000C1 CCr00rC9         [ 2]  432 	jp	00104$
                                    433 ; genLabel
      0000C4                        434 00102$:
                           0000C4   435 	Sstm8s_clk$CLK_ClockSwitchCmd$90 ==.
                           0000C4   436 	Sstm8s_clk$CLK_ClockSwitchCmd$91 ==.
                                    437 ;	../SPL/src/stm8s_clk.c: 226: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWEN);
                                    438 ; genAnd
      0000C4 A4 FD            [ 1]  439 	and	a, #0xfd
                                    440 ; genPointerSet
      0000C6 C7 50 C5         [ 1]  441 	ld	0x50c5, a
                           0000C9   442 	Sstm8s_clk$CLK_ClockSwitchCmd$92 ==.
                                    443 ; genLabel
      0000C9                        444 00104$:
                           0000C9   445 	Sstm8s_clk$CLK_ClockSwitchCmd$93 ==.
                                    446 ;	../SPL/src/stm8s_clk.c: 228: }
                                    447 ; genEndFunction
                           0000C9   448 	Sstm8s_clk$CLK_ClockSwitchCmd$94 ==.
                           0000C9   449 	XG$CLK_ClockSwitchCmd$0$0 ==.
      0000C9 81               [ 4]  450 	ret
                           0000CA   451 	Sstm8s_clk$CLK_ClockSwitchCmd$95 ==.
                           0000CA   452 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$96 ==.
                                    453 ;	../SPL/src/stm8s_clk.c: 238: void CLK_SlowActiveHaltWakeUpCmd(FunctionalState NewState)
                                    454 ; genLabel
                                    455 ;	-----------------------------------------
                                    456 ;	 function CLK_SlowActiveHaltWakeUpCmd
                                    457 ;	-----------------------------------------
                                    458 ;	Register assignment is optimal.
                                    459 ;	Stack space usage: 0 bytes.
      0000CA                        460 _CLK_SlowActiveHaltWakeUpCmd:
                           0000CA   461 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$97 ==.
                           0000CA   462 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$98 ==.
                                    463 ;	../SPL/src/stm8s_clk.c: 246: CLK->ICKR |= CLK_ICKR_SWUAH;
                                    464 ; genPointerGet
      0000CA C6 50 C0         [ 1]  465 	ld	a, 0x50c0
                           0000CD   466 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$99 ==.
                                    467 ;	../SPL/src/stm8s_clk.c: 243: if (NewState != DISABLE)
                                    468 ; genIfx
      0000CD 0D 03            [ 1]  469 	tnz	(0x03, sp)
      0000CF 26 03            [ 1]  470 	jrne	00111$
      0000D1 CCr00rDC         [ 2]  471 	jp	00102$
      0000D4                        472 00111$:
                           0000D4   473 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$100 ==.
                           0000D4   474 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$101 ==.
                                    475 ;	../SPL/src/stm8s_clk.c: 246: CLK->ICKR |= CLK_ICKR_SWUAH;
                                    476 ; genOr
      0000D4 AA 20            [ 1]  477 	or	a, #0x20
                                    478 ; genPointerSet
      0000D6 C7 50 C0         [ 1]  479 	ld	0x50c0, a
                           0000D9   480 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$102 ==.
                                    481 ; genGoto
      0000D9 CCr00rE1         [ 2]  482 	jp	00104$
                                    483 ; genLabel
      0000DC                        484 00102$:
                           0000DC   485 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$103 ==.
                           0000DC   486 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$104 ==.
                                    487 ;	../SPL/src/stm8s_clk.c: 251: CLK->ICKR &= (uint8_t)(~CLK_ICKR_SWUAH);
                                    488 ; genAnd
      0000DC A4 DF            [ 1]  489 	and	a, #0xdf
                                    490 ; genPointerSet
      0000DE C7 50 C0         [ 1]  491 	ld	0x50c0, a
                           0000E1   492 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$105 ==.
                                    493 ; genLabel
      0000E1                        494 00104$:
                           0000E1   495 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$106 ==.
                                    496 ;	../SPL/src/stm8s_clk.c: 253: }
                                    497 ; genEndFunction
                           0000E1   498 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$107 ==.
                           0000E1   499 	XG$CLK_SlowActiveHaltWakeUpCmd$0$0 ==.
      0000E1 81               [ 4]  500 	ret
                           0000E2   501 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$108 ==.
                           0000E2   502 	Sstm8s_clk$CLK_PeripheralClockConfig$109 ==.
                                    503 ;	../SPL/src/stm8s_clk.c: 263: void CLK_PeripheralClockConfig(CLK_Peripheral_TypeDef CLK_Peripheral, FunctionalState NewState)
                                    504 ; genLabel
                                    505 ;	-----------------------------------------
                                    506 ;	 function CLK_PeripheralClockConfig
                                    507 ;	-----------------------------------------
                                    508 ;	Register assignment is optimal.
                                    509 ;	Stack space usage: 2 bytes.
      0000E2                        510 _CLK_PeripheralClockConfig:
                           0000E2   511 	Sstm8s_clk$CLK_PeripheralClockConfig$110 ==.
      0000E2 89               [ 2]  512 	pushw	x
                           0000E3   513 	Sstm8s_clk$CLK_PeripheralClockConfig$111 ==.
                           0000E3   514 	Sstm8s_clk$CLK_PeripheralClockConfig$112 ==.
                                    515 ;	../SPL/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
                                    516 ; genAnd
      0000E3 7B 05            [ 1]  517 	ld	a, (0x05, sp)
      0000E5 A4 0F            [ 1]  518 	and	a, #0x0f
                                    519 ; genLeftShift
      0000E7 88               [ 1]  520 	push	a
                           0000E8   521 	Sstm8s_clk$CLK_PeripheralClockConfig$113 ==.
      0000E8 A6 01            [ 1]  522 	ld	a, #0x01
      0000EA 6B 02            [ 1]  523 	ld	(0x02, sp), a
      0000EC 84               [ 1]  524 	pop	a
                           0000ED   525 	Sstm8s_clk$CLK_PeripheralClockConfig$114 ==.
      0000ED 4D               [ 1]  526 	tnz	a
      0000EE 27 05            [ 1]  527 	jreq	00128$
      0000F0                        528 00127$:
      0000F0 08 01            [ 1]  529 	sll	(0x01, sp)
      0000F2 4A               [ 1]  530 	dec	a
      0000F3 26 FB            [ 1]  531 	jrne	00127$
      0000F5                        532 00128$:
                           0000F5   533 	Sstm8s_clk$CLK_PeripheralClockConfig$115 ==.
                                    534 ;	../SPL/src/stm8s_clk.c: 279: CLK->PCKENR1 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
                                    535 ; genCpl
      0000F5 7B 01            [ 1]  536 	ld	a, (0x01, sp)
      0000F7 43               [ 1]  537 	cpl	a
      0000F8 6B 02            [ 1]  538 	ld	(0x02, sp), a
                           0000FA   539 	Sstm8s_clk$CLK_PeripheralClockConfig$116 ==.
                                    540 ;	../SPL/src/stm8s_clk.c: 269: if (((uint8_t)CLK_Peripheral & (uint8_t)0x10) == 0x00)
                                    541 ; genAnd
      0000FA 7B 05            [ 1]  542 	ld	a, (0x05, sp)
      0000FC A5 10            [ 1]  543 	bcp	a, #0x10
      0000FE 27 03            [ 1]  544 	jreq	00129$
      000100 CCr01r1D         [ 2]  545 	jp	00108$
      000103                        546 00129$:
                                    547 ; skipping generated iCode
                           000103   548 	Sstm8s_clk$CLK_PeripheralClockConfig$117 ==.
                                    549 ;	../SPL/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
                                    550 ; genPointerGet
      000103 C6 50 C7         [ 1]  551 	ld	a, 0x50c7
                           000106   552 	Sstm8s_clk$CLK_PeripheralClockConfig$118 ==.
                           000106   553 	Sstm8s_clk$CLK_PeripheralClockConfig$119 ==.
                                    554 ;	../SPL/src/stm8s_clk.c: 271: if (NewState != DISABLE)
                                    555 ; genIfx
      000106 0D 06            [ 1]  556 	tnz	(0x06, sp)
      000108 26 03            [ 1]  557 	jrne	00130$
      00010A CCr01r15         [ 2]  558 	jp	00102$
      00010D                        559 00130$:
                           00010D   560 	Sstm8s_clk$CLK_PeripheralClockConfig$120 ==.
                           00010D   561 	Sstm8s_clk$CLK_PeripheralClockConfig$121 ==.
                                    562 ;	../SPL/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
                                    563 ; genOr
      00010D 1A 01            [ 1]  564 	or	a, (0x01, sp)
                                    565 ; genPointerSet
      00010F C7 50 C7         [ 1]  566 	ld	0x50c7, a
                           000112   567 	Sstm8s_clk$CLK_PeripheralClockConfig$122 ==.
                                    568 ; genGoto
      000112 CCr01r34         [ 2]  569 	jp	00110$
                                    570 ; genLabel
      000115                        571 00102$:
                           000115   572 	Sstm8s_clk$CLK_PeripheralClockConfig$123 ==.
                           000115   573 	Sstm8s_clk$CLK_PeripheralClockConfig$124 ==.
                                    574 ;	../SPL/src/stm8s_clk.c: 279: CLK->PCKENR1 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
                                    575 ; genAnd
      000115 14 02            [ 1]  576 	and	a, (0x02, sp)
                                    577 ; genPointerSet
      000117 C7 50 C7         [ 1]  578 	ld	0x50c7, a
                           00011A   579 	Sstm8s_clk$CLK_PeripheralClockConfig$125 ==.
                                    580 ; genGoto
      00011A CCr01r34         [ 2]  581 	jp	00110$
                                    582 ; genLabel
      00011D                        583 00108$:
                           00011D   584 	Sstm8s_clk$CLK_PeripheralClockConfig$126 ==.
                                    585 ;	../SPL/src/stm8s_clk.c: 287: CLK->PCKENR2 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
                                    586 ; genPointerGet
      00011D C6 50 CA         [ 1]  587 	ld	a, 0x50ca
                           000120   588 	Sstm8s_clk$CLK_PeripheralClockConfig$127 ==.
                           000120   589 	Sstm8s_clk$CLK_PeripheralClockConfig$128 ==.
                                    590 ;	../SPL/src/stm8s_clk.c: 284: if (NewState != DISABLE)
                                    591 ; genIfx
      000120 0D 06            [ 1]  592 	tnz	(0x06, sp)
      000122 26 03            [ 1]  593 	jrne	00131$
      000124 CCr01r2F         [ 2]  594 	jp	00105$
      000127                        595 00131$:
                           000127   596 	Sstm8s_clk$CLK_PeripheralClockConfig$129 ==.
                           000127   597 	Sstm8s_clk$CLK_PeripheralClockConfig$130 ==.
                                    598 ;	../SPL/src/stm8s_clk.c: 287: CLK->PCKENR2 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
                                    599 ; genOr
      000127 1A 01            [ 1]  600 	or	a, (0x01, sp)
                                    601 ; genPointerSet
      000129 C7 50 CA         [ 1]  602 	ld	0x50ca, a
                           00012C   603 	Sstm8s_clk$CLK_PeripheralClockConfig$131 ==.
                                    604 ; genGoto
      00012C CCr01r34         [ 2]  605 	jp	00110$
                                    606 ; genLabel
      00012F                        607 00105$:
                           00012F   608 	Sstm8s_clk$CLK_PeripheralClockConfig$132 ==.
                           00012F   609 	Sstm8s_clk$CLK_PeripheralClockConfig$133 ==.
                                    610 ;	../SPL/src/stm8s_clk.c: 292: CLK->PCKENR2 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
                                    611 ; genAnd
      00012F 14 02            [ 1]  612 	and	a, (0x02, sp)
                                    613 ; genPointerSet
      000131 C7 50 CA         [ 1]  614 	ld	0x50ca, a
                           000134   615 	Sstm8s_clk$CLK_PeripheralClockConfig$134 ==.
                                    616 ; genLabel
      000134                        617 00110$:
                           000134   618 	Sstm8s_clk$CLK_PeripheralClockConfig$135 ==.
                                    619 ;	../SPL/src/stm8s_clk.c: 295: }
                                    620 ; genEndFunction
      000134 85               [ 2]  621 	popw	x
                           000135   622 	Sstm8s_clk$CLK_PeripheralClockConfig$136 ==.
                           000135   623 	Sstm8s_clk$CLK_PeripheralClockConfig$137 ==.
                           000135   624 	XG$CLK_PeripheralClockConfig$0$0 ==.
      000135 81               [ 4]  625 	ret
                           000136   626 	Sstm8s_clk$CLK_PeripheralClockConfig$138 ==.
                           000136   627 	Sstm8s_clk$CLK_ClockSwitchConfig$139 ==.
                                    628 ;	../SPL/src/stm8s_clk.c: 309: ErrorStatus CLK_ClockSwitchConfig(CLK_SwitchMode_TypeDef CLK_SwitchMode, CLK_Source_TypeDef CLK_NewClock, FunctionalState ITState, CLK_CurrentClockState_TypeDef CLK_CurrentClockState)
                                    629 ; genLabel
                                    630 ;	-----------------------------------------
                                    631 ;	 function CLK_ClockSwitchConfig
                                    632 ;	-----------------------------------------
                                    633 ;	Register assignment might be sub-optimal.
                                    634 ;	Stack space usage: 1 bytes.
      000136                        635 _CLK_ClockSwitchConfig:
                           000136   636 	Sstm8s_clk$CLK_ClockSwitchConfig$140 ==.
      000136 88               [ 1]  637 	push	a
                           000137   638 	Sstm8s_clk$CLK_ClockSwitchConfig$141 ==.
                           000137   639 	Sstm8s_clk$CLK_ClockSwitchConfig$142 ==.
                                    640 ;	../SPL/src/stm8s_clk.c: 312: uint16_t DownCounter = CLK_TIMEOUT;
                                    641 ; genAssign
      000137 5F               [ 1]  642 	clrw	x
      000138 5A               [ 2]  643 	decw	x
                           000139   644 	Sstm8s_clk$CLK_ClockSwitchConfig$143 ==.
                                    645 ;	../SPL/src/stm8s_clk.c: 322: clock_master = (CLK_Source_TypeDef)CLK->CMSR;
                                    646 ; genPointerGet
      000139 C6 50 C3         [ 1]  647 	ld	a, 0x50c3
      00013C 6B 01            [ 1]  648 	ld	(0x01, sp), a
                           00013E   649 	Sstm8s_clk$CLK_ClockSwitchConfig$144 ==.
                                    650 ;	../SPL/src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
                                    651 ; genPointerGet
      00013E C6 50 C5         [ 1]  652 	ld	a, 0x50c5
                           000141   653 	Sstm8s_clk$CLK_ClockSwitchConfig$145 ==.
                                    654 ;	../SPL/src/stm8s_clk.c: 325: if (CLK_SwitchMode == CLK_SWITCHMODE_AUTO)
                                    655 ; genCmpEQorNE
      000141 88               [ 1]  656 	push	a
                           000142   657 	Sstm8s_clk$CLK_ClockSwitchConfig$146 ==.
      000142 7B 05            [ 1]  658 	ld	a, (0x05, sp)
      000144 4A               [ 1]  659 	dec	a
      000145 84               [ 1]  660 	pop	a
                           000146   661 	Sstm8s_clk$CLK_ClockSwitchConfig$147 ==.
      000146 26 03            [ 1]  662 	jrne	00232$
      000148 CCr01r4E         [ 2]  663 	jp	00233$
      00014B                        664 00232$:
      00014B CCr01r95         [ 2]  665 	jp	00122$
      00014E                        666 00233$:
                           00014E   667 	Sstm8s_clk$CLK_ClockSwitchConfig$148 ==.
                                    668 ; skipping generated iCode
                           00014E   669 	Sstm8s_clk$CLK_ClockSwitchConfig$149 ==.
                           00014E   670 	Sstm8s_clk$CLK_ClockSwitchConfig$150 ==.
                                    671 ;	../SPL/src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
                                    672 ; genOr
      00014E AA 02            [ 1]  673 	or	a, #0x02
                                    674 ; genPointerSet
      000150 C7 50 C5         [ 1]  675 	ld	0x50c5, a
                           000153   676 	Sstm8s_clk$CLK_ClockSwitchConfig$151 ==.
                                    677 ; genPointerGet
      000153 C6 50 C5         [ 1]  678 	ld	a, 0x50c5
                           000156   679 	Sstm8s_clk$CLK_ClockSwitchConfig$152 ==.
                                    680 ;	../SPL/src/stm8s_clk.c: 331: if (ITState != DISABLE)
                                    681 ; genIfx
      000156 0D 06            [ 1]  682 	tnz	(0x06, sp)
      000158 26 03            [ 1]  683 	jrne	00234$
      00015A CCr01r65         [ 2]  684 	jp	00102$
      00015D                        685 00234$:
                           00015D   686 	Sstm8s_clk$CLK_ClockSwitchConfig$153 ==.
                           00015D   687 	Sstm8s_clk$CLK_ClockSwitchConfig$154 ==.
                                    688 ;	../SPL/src/stm8s_clk.c: 333: CLK->SWCR |= CLK_SWCR_SWIEN;
                                    689 ; genOr
      00015D AA 04            [ 1]  690 	or	a, #0x04
                                    691 ; genPointerSet
      00015F C7 50 C5         [ 1]  692 	ld	0x50c5, a
                           000162   693 	Sstm8s_clk$CLK_ClockSwitchConfig$155 ==.
                                    694 ; genGoto
      000162 CCr01r6A         [ 2]  695 	jp	00103$
                                    696 ; genLabel
      000165                        697 00102$:
                           000165   698 	Sstm8s_clk$CLK_ClockSwitchConfig$156 ==.
                           000165   699 	Sstm8s_clk$CLK_ClockSwitchConfig$157 ==.
                                    700 ;	../SPL/src/stm8s_clk.c: 337: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
                                    701 ; genAnd
      000165 A4 FB            [ 1]  702 	and	a, #0xfb
                                    703 ; genPointerSet
      000167 C7 50 C5         [ 1]  704 	ld	0x50c5, a
                           00016A   705 	Sstm8s_clk$CLK_ClockSwitchConfig$158 ==.
                                    706 ; genLabel
      00016A                        707 00103$:
                           00016A   708 	Sstm8s_clk$CLK_ClockSwitchConfig$159 ==.
                                    709 ;	../SPL/src/stm8s_clk.c: 341: CLK->SWR = (uint8_t)CLK_NewClock;
                                    710 ; genPointerSet
      00016A 90 AE 50 C4      [ 2]  711 	ldw	y, #0x50c4
      00016E 7B 05            [ 1]  712 	ld	a, (0x05, sp)
      000170 90 F7            [ 1]  713 	ld	(y), a
                           000172   714 	Sstm8s_clk$CLK_ClockSwitchConfig$160 ==.
                           000172   715 	Sstm8s_clk$CLK_ClockSwitchConfig$161 ==.
                                    716 ;	../SPL/src/stm8s_clk.c: 344: while((((CLK->SWCR & CLK_SWCR_SWBSY) != 0 )&& (DownCounter != 0)))
                                    717 ; genAssign
                                    718 ; genLabel
      000172                        719 00105$:
                                    720 ; genPointerGet
      000172 C6 50 C5         [ 1]  721 	ld	a, 0x50c5
                                    722 ; genAnd
      000175 44               [ 1]  723 	srl	a
      000176 25 03            [ 1]  724 	jrc	00235$
      000178 CCr01r85         [ 2]  725 	jp	00157$
      00017B                        726 00235$:
                                    727 ; skipping generated iCode
                                    728 ; genIfx
      00017B 5D               [ 2]  729 	tnzw	x
      00017C 26 03            [ 1]  730 	jrne	00236$
      00017E CCr01r85         [ 2]  731 	jp	00157$
      000181                        732 00236$:
                           000181   733 	Sstm8s_clk$CLK_ClockSwitchConfig$162 ==.
                           000181   734 	Sstm8s_clk$CLK_ClockSwitchConfig$163 ==.
                                    735 ;	../SPL/src/stm8s_clk.c: 346: DownCounter--;
                                    736 ; genMinus
      000181 5A               [ 2]  737 	decw	x
                           000182   738 	Sstm8s_clk$CLK_ClockSwitchConfig$164 ==.
                                    739 ; genGoto
      000182 CCr01r72         [ 2]  740 	jp	00105$
                           000185   741 	Sstm8s_clk$CLK_ClockSwitchConfig$165 ==.
                                    742 ; genLabel
      000185                        743 00157$:
                                    744 ; genAssign
                           000185   745 	Sstm8s_clk$CLK_ClockSwitchConfig$166 ==.
                                    746 ;	../SPL/src/stm8s_clk.c: 349: if(DownCounter != 0)
                                    747 ; genIfx
      000185 5D               [ 2]  748 	tnzw	x
      000186 26 03            [ 1]  749 	jrne	00237$
      000188 CCr01r91         [ 2]  750 	jp	00109$
      00018B                        751 00237$:
                           00018B   752 	Sstm8s_clk$CLK_ClockSwitchConfig$167 ==.
                           00018B   753 	Sstm8s_clk$CLK_ClockSwitchConfig$168 ==.
                                    754 ;	../SPL/src/stm8s_clk.c: 351: Swif = SUCCESS;
                                    755 ; genAssign
      00018B A6 01            [ 1]  756 	ld	a, #0x01
      00018D 97               [ 1]  757 	ld	xl, a
                           00018E   758 	Sstm8s_clk$CLK_ClockSwitchConfig$169 ==.
                                    759 ; genGoto
      00018E CCr01rDA         [ 2]  760 	jp	00123$
                                    761 ; genLabel
      000191                        762 00109$:
                           000191   763 	Sstm8s_clk$CLK_ClockSwitchConfig$170 ==.
                           000191   764 	Sstm8s_clk$CLK_ClockSwitchConfig$171 ==.
                                    765 ;	../SPL/src/stm8s_clk.c: 355: Swif = ERROR;
                                    766 ; genAssign
      000191 5F               [ 1]  767 	clrw	x
                           000192   768 	Sstm8s_clk$CLK_ClockSwitchConfig$172 ==.
                                    769 ; genGoto
      000192 CCr01rDA         [ 2]  770 	jp	00123$
                                    771 ; genLabel
      000195                        772 00122$:
                           000195   773 	Sstm8s_clk$CLK_ClockSwitchConfig$173 ==.
                           000195   774 	Sstm8s_clk$CLK_ClockSwitchConfig$174 ==.
                                    775 ;	../SPL/src/stm8s_clk.c: 361: if (ITState != DISABLE)
                                    776 ; genIfx
      000195 0D 06            [ 1]  777 	tnz	(0x06, sp)
      000197 26 03            [ 1]  778 	jrne	00238$
      000199 CCr01rA4         [ 2]  779 	jp	00112$
      00019C                        780 00238$:
                           00019C   781 	Sstm8s_clk$CLK_ClockSwitchConfig$175 ==.
                           00019C   782 	Sstm8s_clk$CLK_ClockSwitchConfig$176 ==.
                                    783 ;	../SPL/src/stm8s_clk.c: 363: CLK->SWCR |= CLK_SWCR_SWIEN;
                                    784 ; genOr
      00019C AA 04            [ 1]  785 	or	a, #0x04
                                    786 ; genPointerSet
      00019E C7 50 C5         [ 1]  787 	ld	0x50c5, a
                           0001A1   788 	Sstm8s_clk$CLK_ClockSwitchConfig$177 ==.
                                    789 ; genGoto
      0001A1 CCr01rA9         [ 2]  790 	jp	00113$
                                    791 ; genLabel
      0001A4                        792 00112$:
                           0001A4   793 	Sstm8s_clk$CLK_ClockSwitchConfig$178 ==.
                           0001A4   794 	Sstm8s_clk$CLK_ClockSwitchConfig$179 ==.
                                    795 ;	../SPL/src/stm8s_clk.c: 367: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
                                    796 ; genAnd
      0001A4 A4 FB            [ 1]  797 	and	a, #0xfb
                                    798 ; genPointerSet
      0001A6 C7 50 C5         [ 1]  799 	ld	0x50c5, a
                           0001A9   800 	Sstm8s_clk$CLK_ClockSwitchConfig$180 ==.
                                    801 ; genLabel
      0001A9                        802 00113$:
                           0001A9   803 	Sstm8s_clk$CLK_ClockSwitchConfig$181 ==.
                                    804 ;	../SPL/src/stm8s_clk.c: 371: CLK->SWR = (uint8_t)CLK_NewClock;
                                    805 ; genPointerSet
      0001A9 90 AE 50 C4      [ 2]  806 	ldw	y, #0x50c4
      0001AD 7B 05            [ 1]  807 	ld	a, (0x05, sp)
      0001AF 90 F7            [ 1]  808 	ld	(y), a
                           0001B1   809 	Sstm8s_clk$CLK_ClockSwitchConfig$182 ==.
                           0001B1   810 	Sstm8s_clk$CLK_ClockSwitchConfig$183 ==.
                                    811 ;	../SPL/src/stm8s_clk.c: 374: while((((CLK->SWCR & CLK_SWCR_SWIF) != 0 ) && (DownCounter != 0)))
                                    812 ; genAssign
                                    813 ; genLabel
      0001B1                        814 00115$:
                                    815 ; genPointerGet
      0001B1 C6 50 C5         [ 1]  816 	ld	a, 0x50c5
                                    817 ; genAnd
      0001B4 A5 08            [ 1]  818 	bcp	a, #0x08
      0001B6 26 03            [ 1]  819 	jrne	00239$
      0001B8 CCr01rC5         [ 2]  820 	jp	00158$
      0001BB                        821 00239$:
                                    822 ; skipping generated iCode
                                    823 ; genIfx
      0001BB 5D               [ 2]  824 	tnzw	x
      0001BC 26 03            [ 1]  825 	jrne	00240$
      0001BE CCr01rC5         [ 2]  826 	jp	00158$
      0001C1                        827 00240$:
                           0001C1   828 	Sstm8s_clk$CLK_ClockSwitchConfig$184 ==.
                           0001C1   829 	Sstm8s_clk$CLK_ClockSwitchConfig$185 ==.
                                    830 ;	../SPL/src/stm8s_clk.c: 376: DownCounter--;
                                    831 ; genMinus
      0001C1 5A               [ 2]  832 	decw	x
                           0001C2   833 	Sstm8s_clk$CLK_ClockSwitchConfig$186 ==.
                                    834 ; genGoto
      0001C2 CCr01rB1         [ 2]  835 	jp	00115$
                           0001C5   836 	Sstm8s_clk$CLK_ClockSwitchConfig$187 ==.
                                    837 ; genLabel
      0001C5                        838 00158$:
                                    839 ; genAssign
                           0001C5   840 	Sstm8s_clk$CLK_ClockSwitchConfig$188 ==.
                                    841 ;	../SPL/src/stm8s_clk.c: 379: if(DownCounter != 0)
                                    842 ; genIfx
      0001C5 5D               [ 2]  843 	tnzw	x
      0001C6 26 03            [ 1]  844 	jrne	00241$
      0001C8 CCr01rD9         [ 2]  845 	jp	00119$
      0001CB                        846 00241$:
                           0001CB   847 	Sstm8s_clk$CLK_ClockSwitchConfig$189 ==.
                           0001CB   848 	Sstm8s_clk$CLK_ClockSwitchConfig$190 ==.
                                    849 ;	../SPL/src/stm8s_clk.c: 382: CLK->SWCR |= CLK_SWCR_SWEN;
                                    850 ; genPointerGet
      0001CB C6 50 C5         [ 1]  851 	ld	a, 0x50c5
                                    852 ; genOr
      0001CE AA 02            [ 1]  853 	or	a, #0x02
                                    854 ; genPointerSet
      0001D0 C7 50 C5         [ 1]  855 	ld	0x50c5, a
                           0001D3   856 	Sstm8s_clk$CLK_ClockSwitchConfig$191 ==.
                                    857 ;	../SPL/src/stm8s_clk.c: 383: Swif = SUCCESS;
                                    858 ; genAssign
      0001D3 A6 01            [ 1]  859 	ld	a, #0x01
      0001D5 97               [ 1]  860 	ld	xl, a
                           0001D6   861 	Sstm8s_clk$CLK_ClockSwitchConfig$192 ==.
                                    862 ; genGoto
      0001D6 CCr01rDA         [ 2]  863 	jp	00123$
                                    864 ; genLabel
      0001D9                        865 00119$:
                           0001D9   866 	Sstm8s_clk$CLK_ClockSwitchConfig$193 ==.
                           0001D9   867 	Sstm8s_clk$CLK_ClockSwitchConfig$194 ==.
                                    868 ;	../SPL/src/stm8s_clk.c: 387: Swif = ERROR;
                                    869 ; genAssign
      0001D9 5F               [ 1]  870 	clrw	x
                           0001DA   871 	Sstm8s_clk$CLK_ClockSwitchConfig$195 ==.
                                    872 ; genLabel
      0001DA                        873 00123$:
                           0001DA   874 	Sstm8s_clk$CLK_ClockSwitchConfig$196 ==.
                                    875 ;	../SPL/src/stm8s_clk.c: 390: if(Swif != ERROR)
                                    876 ; genIfx
      0001DA 9F               [ 1]  877 	ld	a, xl
      0001DB 4D               [ 1]  878 	tnz	a
      0001DC 26 03            [ 1]  879 	jrne	00242$
      0001DE CCr02r38         [ 2]  880 	jp	00136$
      0001E1                        881 00242$:
                           0001E1   882 	Sstm8s_clk$CLK_ClockSwitchConfig$197 ==.
                           0001E1   883 	Sstm8s_clk$CLK_ClockSwitchConfig$198 ==.
                                    884 ;	../SPL/src/stm8s_clk.c: 393: if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSI))
                                    885 ; genIfx
      0001E1 0D 07            [ 1]  886 	tnz	(0x07, sp)
      0001E3 27 03            [ 1]  887 	jreq	00243$
      0001E5 CCr01rFF         [ 2]  888 	jp	00132$
      0001E8                        889 00243$:
                                    890 ; genCmpEQorNE
      0001E8 7B 01            [ 1]  891 	ld	a, (0x01, sp)
      0001EA A1 E1            [ 1]  892 	cp	a, #0xe1
      0001EC 26 03            [ 1]  893 	jrne	00245$
      0001EE CCr01rF4         [ 2]  894 	jp	00246$
      0001F1                        895 00245$:
      0001F1 CCr01rFF         [ 2]  896 	jp	00132$
      0001F4                        897 00246$:
                           0001F4   898 	Sstm8s_clk$CLK_ClockSwitchConfig$199 ==.
                                    899 ; skipping generated iCode
                           0001F4   900 	Sstm8s_clk$CLK_ClockSwitchConfig$200 ==.
                           0001F4   901 	Sstm8s_clk$CLK_ClockSwitchConfig$201 ==.
                                    902 ;	../SPL/src/stm8s_clk.c: 395: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
                                    903 ; genPointerGet
      0001F4 C6 50 C0         [ 1]  904 	ld	a, 0x50c0
                                    905 ; genAnd
      0001F7 A4 FE            [ 1]  906 	and	a, #0xfe
                                    907 ; genPointerSet
      0001F9 C7 50 C0         [ 1]  908 	ld	0x50c0, a
                           0001FC   909 	Sstm8s_clk$CLK_ClockSwitchConfig$202 ==.
                                    910 ; genGoto
      0001FC CCr02r38         [ 2]  911 	jp	00136$
                                    912 ; genLabel
      0001FF                        913 00132$:
                           0001FF   914 	Sstm8s_clk$CLK_ClockSwitchConfig$203 ==.
                                    915 ;	../SPL/src/stm8s_clk.c: 397: else if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_LSI))
                                    916 ; genIfx
      0001FF 0D 07            [ 1]  917 	tnz	(0x07, sp)
      000201 27 03            [ 1]  918 	jreq	00247$
      000203 CCr02r1D         [ 2]  919 	jp	00128$
      000206                        920 00247$:
                                    921 ; genCmpEQorNE
      000206 7B 01            [ 1]  922 	ld	a, (0x01, sp)
      000208 A1 D2            [ 1]  923 	cp	a, #0xd2
      00020A 26 03            [ 1]  924 	jrne	00249$
      00020C CCr02r12         [ 2]  925 	jp	00250$
      00020F                        926 00249$:
      00020F CCr02r1D         [ 2]  927 	jp	00128$
      000212                        928 00250$:
                           000212   929 	Sstm8s_clk$CLK_ClockSwitchConfig$204 ==.
                                    930 ; skipping generated iCode
                           000212   931 	Sstm8s_clk$CLK_ClockSwitchConfig$205 ==.
                           000212   932 	Sstm8s_clk$CLK_ClockSwitchConfig$206 ==.
                                    933 ;	../SPL/src/stm8s_clk.c: 399: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
                                    934 ; genPointerGet
      000212 C6 50 C0         [ 1]  935 	ld	a, 0x50c0
                                    936 ; genAnd
      000215 A4 F7            [ 1]  937 	and	a, #0xf7
                                    938 ; genPointerSet
      000217 C7 50 C0         [ 1]  939 	ld	0x50c0, a
                           00021A   940 	Sstm8s_clk$CLK_ClockSwitchConfig$207 ==.
                                    941 ; genGoto
      00021A CCr02r38         [ 2]  942 	jp	00136$
                                    943 ; genLabel
      00021D                        944 00128$:
                           00021D   945 	Sstm8s_clk$CLK_ClockSwitchConfig$208 ==.
                                    946 ;	../SPL/src/stm8s_clk.c: 401: else if ((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSE))
                                    947 ; genIfx
      00021D 0D 07            [ 1]  948 	tnz	(0x07, sp)
      00021F 27 03            [ 1]  949 	jreq	00251$
      000221 CCr02r38         [ 2]  950 	jp	00136$
      000224                        951 00251$:
                                    952 ; genCmpEQorNE
      000224 7B 01            [ 1]  953 	ld	a, (0x01, sp)
      000226 A1 B4            [ 1]  954 	cp	a, #0xb4
      000228 26 03            [ 1]  955 	jrne	00253$
      00022A CCr02r30         [ 2]  956 	jp	00254$
      00022D                        957 00253$:
      00022D CCr02r38         [ 2]  958 	jp	00136$
      000230                        959 00254$:
                           000230   960 	Sstm8s_clk$CLK_ClockSwitchConfig$209 ==.
                                    961 ; skipping generated iCode
                           000230   962 	Sstm8s_clk$CLK_ClockSwitchConfig$210 ==.
                           000230   963 	Sstm8s_clk$CLK_ClockSwitchConfig$211 ==.
                                    964 ;	../SPL/src/stm8s_clk.c: 403: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
                                    965 ; genPointerGet
      000230 C6 50 C1         [ 1]  966 	ld	a, 0x50c1
                                    967 ; genAnd
      000233 A4 FE            [ 1]  968 	and	a, #0xfe
                                    969 ; genPointerSet
      000235 C7 50 C1         [ 1]  970 	ld	0x50c1, a
                           000238   971 	Sstm8s_clk$CLK_ClockSwitchConfig$212 ==.
                                    972 ; genLabel
      000238                        973 00136$:
                           000238   974 	Sstm8s_clk$CLK_ClockSwitchConfig$213 ==.
                                    975 ;	../SPL/src/stm8s_clk.c: 406: return(Swif);
                                    976 ; genReturn
      000238 9F               [ 1]  977 	ld	a, xl
                                    978 ; genLabel
      000239                        979 00137$:
                           000239   980 	Sstm8s_clk$CLK_ClockSwitchConfig$214 ==.
                                    981 ;	../SPL/src/stm8s_clk.c: 407: }
                                    982 ; genEndFunction
      000239 5B 01            [ 2]  983 	addw	sp, #1
                           00023B   984 	Sstm8s_clk$CLK_ClockSwitchConfig$215 ==.
                           00023B   985 	Sstm8s_clk$CLK_ClockSwitchConfig$216 ==.
                           00023B   986 	XG$CLK_ClockSwitchConfig$0$0 ==.
      00023B 81               [ 4]  987 	ret
                           00023C   988 	Sstm8s_clk$CLK_ClockSwitchConfig$217 ==.
                           00023C   989 	Sstm8s_clk$CLK_HSIPrescalerConfig$218 ==.
                                    990 ;	../SPL/src/stm8s_clk.c: 415: void CLK_HSIPrescalerConfig(CLK_Prescaler_TypeDef HSIPrescaler)
                                    991 ; genLabel
                                    992 ;	-----------------------------------------
                                    993 ;	 function CLK_HSIPrescalerConfig
                                    994 ;	-----------------------------------------
                                    995 ;	Register assignment is optimal.
                                    996 ;	Stack space usage: 0 bytes.
      00023C                        997 _CLK_HSIPrescalerConfig:
                           00023C   998 	Sstm8s_clk$CLK_HSIPrescalerConfig$219 ==.
                           00023C   999 	Sstm8s_clk$CLK_HSIPrescalerConfig$220 ==.
                                   1000 ;	../SPL/src/stm8s_clk.c: 421: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
                                   1001 ; genPointerGet
      00023C C6 50 C6         [ 1] 1002 	ld	a, 0x50c6
                                   1003 ; genAnd
      00023F A4 E7            [ 1] 1004 	and	a, #0xe7
                                   1005 ; genPointerSet
      000241 C7 50 C6         [ 1] 1006 	ld	0x50c6, a
                           000244  1007 	Sstm8s_clk$CLK_HSIPrescalerConfig$221 ==.
                                   1008 ;	../SPL/src/stm8s_clk.c: 424: CLK->CKDIVR |= (uint8_t)HSIPrescaler;
                                   1009 ; genPointerGet
      000244 C6 50 C6         [ 1] 1010 	ld	a, 0x50c6
                                   1011 ; genOr
      000247 1A 03            [ 1] 1012 	or	a, (0x03, sp)
                                   1013 ; genPointerSet
      000249 C7 50 C6         [ 1] 1014 	ld	0x50c6, a
                                   1015 ; genLabel
      00024C                       1016 00101$:
                           00024C  1017 	Sstm8s_clk$CLK_HSIPrescalerConfig$222 ==.
                                   1018 ;	../SPL/src/stm8s_clk.c: 425: }
                                   1019 ; genEndFunction
                           00024C  1020 	Sstm8s_clk$CLK_HSIPrescalerConfig$223 ==.
                           00024C  1021 	XG$CLK_HSIPrescalerConfig$0$0 ==.
      00024C 81               [ 4] 1022 	ret
                           00024D  1023 	Sstm8s_clk$CLK_HSIPrescalerConfig$224 ==.
                           00024D  1024 	Sstm8s_clk$CLK_CCOConfig$225 ==.
                                   1025 ;	../SPL/src/stm8s_clk.c: 436: void CLK_CCOConfig(CLK_Output_TypeDef CLK_CCO)
                                   1026 ; genLabel
                                   1027 ;	-----------------------------------------
                                   1028 ;	 function CLK_CCOConfig
                                   1029 ;	-----------------------------------------
                                   1030 ;	Register assignment is optimal.
                                   1031 ;	Stack space usage: 0 bytes.
      00024D                       1032 _CLK_CCOConfig:
                           00024D  1033 	Sstm8s_clk$CLK_CCOConfig$226 ==.
                           00024D  1034 	Sstm8s_clk$CLK_CCOConfig$227 ==.
                                   1035 ;	../SPL/src/stm8s_clk.c: 442: CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOSEL);
                                   1036 ; genPointerGet
      00024D C6 50 C9         [ 1] 1037 	ld	a, 0x50c9
                                   1038 ; genAnd
      000250 A4 E1            [ 1] 1039 	and	a, #0xe1
                                   1040 ; genPointerSet
      000252 C7 50 C9         [ 1] 1041 	ld	0x50c9, a
                           000255  1042 	Sstm8s_clk$CLK_CCOConfig$228 ==.
                                   1043 ;	../SPL/src/stm8s_clk.c: 445: CLK->CCOR |= (uint8_t)CLK_CCO;
                                   1044 ; genPointerGet
      000255 C6 50 C9         [ 1] 1045 	ld	a, 0x50c9
                                   1046 ; genOr
      000258 1A 03            [ 1] 1047 	or	a, (0x03, sp)
                                   1048 ; genPointerSet
      00025A C7 50 C9         [ 1] 1049 	ld	0x50c9, a
                           00025D  1050 	Sstm8s_clk$CLK_CCOConfig$229 ==.
                                   1051 ;	../SPL/src/stm8s_clk.c: 448: CLK->CCOR |= CLK_CCOR_CCOEN;
                                   1052 ; genPointerGet
      00025D C6 50 C9         [ 1] 1053 	ld	a, 0x50c9
                                   1054 ; genOr
      000260 AA 01            [ 1] 1055 	or	a, #0x01
                                   1056 ; genPointerSet
      000262 C7 50 C9         [ 1] 1057 	ld	0x50c9, a
                                   1058 ; genLabel
      000265                       1059 00101$:
                           000265  1060 	Sstm8s_clk$CLK_CCOConfig$230 ==.
                                   1061 ;	../SPL/src/stm8s_clk.c: 449: }
                                   1062 ; genEndFunction
                           000265  1063 	Sstm8s_clk$CLK_CCOConfig$231 ==.
                           000265  1064 	XG$CLK_CCOConfig$0$0 ==.
      000265 81               [ 4] 1065 	ret
                           000266  1066 	Sstm8s_clk$CLK_CCOConfig$232 ==.
                           000266  1067 	Sstm8s_clk$CLK_ITConfig$233 ==.
                                   1068 ;	../SPL/src/stm8s_clk.c: 459: void CLK_ITConfig(CLK_IT_TypeDef CLK_IT, FunctionalState NewState)
                                   1069 ; genLabel
                                   1070 ;	-----------------------------------------
                                   1071 ;	 function CLK_ITConfig
                                   1072 ;	-----------------------------------------
                                   1073 ;	Register assignment is optimal.
                                   1074 ;	Stack space usage: 1 bytes.
      000266                       1075 _CLK_ITConfig:
                           000266  1076 	Sstm8s_clk$CLK_ITConfig$234 ==.
      000266 88               [ 1] 1077 	push	a
                           000267  1078 	Sstm8s_clk$CLK_ITConfig$235 ==.
                           000267  1079 	Sstm8s_clk$CLK_ITConfig$236 ==.
                                   1080 ;	../SPL/src/stm8s_clk.c: 467: switch (CLK_IT)
                                   1081 ; genCmpEQorNE
      000267 7B 04            [ 1] 1082 	ld	a, (0x04, sp)
      000269 A1 0C            [ 1] 1083 	cp	a, #0x0c
      00026B 26 07            [ 1] 1084 	jrne	00140$
      00026D A6 01            [ 1] 1085 	ld	a, #0x01
      00026F 6B 01            [ 1] 1086 	ld	(0x01, sp), a
      000271 CCr02r76         [ 2] 1087 	jp	00141$
      000274                       1088 00140$:
      000274 0F 01            [ 1] 1089 	clr	(0x01, sp)
      000276                       1090 00141$:
                           000276  1091 	Sstm8s_clk$CLK_ITConfig$237 ==.
                                   1092 ; genCmpEQorNE
      000276 7B 04            [ 1] 1093 	ld	a, (0x04, sp)
      000278 A1 1C            [ 1] 1094 	cp	a, #0x1c
      00027A 26 05            [ 1] 1095 	jrne	00143$
      00027C A6 01            [ 1] 1096 	ld	a, #0x01
      00027E CCr02r82         [ 2] 1097 	jp	00144$
      000281                       1098 00143$:
      000281 4F               [ 1] 1099 	clr	a
      000282                       1100 00144$:
                           000282  1101 	Sstm8s_clk$CLK_ITConfig$238 ==.
                           000282  1102 	Sstm8s_clk$CLK_ITConfig$239 ==.
                                   1103 ;	../SPL/src/stm8s_clk.c: 465: if (NewState != DISABLE)
                                   1104 ; genIfx
      000282 0D 05            [ 1] 1105 	tnz	(0x05, sp)
      000284 26 03            [ 1] 1106 	jrne	00145$
      000286 CCr02rAC         [ 2] 1107 	jp	00110$
      000289                       1108 00145$:
                           000289  1109 	Sstm8s_clk$CLK_ITConfig$240 ==.
                           000289  1110 	Sstm8s_clk$CLK_ITConfig$241 ==.
                                   1111 ;	../SPL/src/stm8s_clk.c: 467: switch (CLK_IT)
                                   1112 ; genIfx
      000289 0D 01            [ 1] 1113 	tnz	(0x01, sp)
      00028B 27 03            [ 1] 1114 	jreq	00146$
      00028D CCr02rA1         [ 2] 1115 	jp	00102$
      000290                       1116 00146$:
                                   1117 ; genIfx
      000290 4D               [ 1] 1118 	tnz	a
      000291 26 03            [ 1] 1119 	jrne	00147$
      000293 CCr02rCC         [ 2] 1120 	jp	00112$
      000296                       1121 00147$:
                           000296  1122 	Sstm8s_clk$CLK_ITConfig$242 ==.
                           000296  1123 	Sstm8s_clk$CLK_ITConfig$243 ==.
                                   1124 ;	../SPL/src/stm8s_clk.c: 470: CLK->SWCR |= CLK_SWCR_SWIEN;
                                   1125 ; genPointerGet
      000296 C6 50 C5         [ 1] 1126 	ld	a, 0x50c5
                                   1127 ; genOr
      000299 AA 04            [ 1] 1128 	or	a, #0x04
                                   1129 ; genPointerSet
      00029B C7 50 C5         [ 1] 1130 	ld	0x50c5, a
                           00029E  1131 	Sstm8s_clk$CLK_ITConfig$244 ==.
                                   1132 ;	../SPL/src/stm8s_clk.c: 471: break;
                                   1133 ; genGoto
      00029E CCr02rCC         [ 2] 1134 	jp	00112$
                           0002A1  1135 	Sstm8s_clk$CLK_ITConfig$245 ==.
                                   1136 ;	../SPL/src/stm8s_clk.c: 472: case CLK_IT_CSSD: /* Enable the clock security system detection interrupt */
                                   1137 ; genLabel
      0002A1                       1138 00102$:
                           0002A1  1139 	Sstm8s_clk$CLK_ITConfig$246 ==.
                                   1140 ;	../SPL/src/stm8s_clk.c: 473: CLK->CSSR |= CLK_CSSR_CSSDIE;
                                   1141 ; genPointerGet
      0002A1 C6 50 C8         [ 1] 1142 	ld	a, 0x50c8
                                   1143 ; genOr
      0002A4 AA 04            [ 1] 1144 	or	a, #0x04
                                   1145 ; genPointerSet
      0002A6 C7 50 C8         [ 1] 1146 	ld	0x50c8, a
                           0002A9  1147 	Sstm8s_clk$CLK_ITConfig$247 ==.
                                   1148 ;	../SPL/src/stm8s_clk.c: 474: break;
                                   1149 ; genGoto
      0002A9 CCr02rCC         [ 2] 1150 	jp	00112$
                           0002AC  1151 	Sstm8s_clk$CLK_ITConfig$248 ==.
                           0002AC  1152 	Sstm8s_clk$CLK_ITConfig$249 ==.
                                   1153 ;	../SPL/src/stm8s_clk.c: 477: }
                                   1154 ; genLabel
      0002AC                       1155 00110$:
                           0002AC  1156 	Sstm8s_clk$CLK_ITConfig$250 ==.
                           0002AC  1157 	Sstm8s_clk$CLK_ITConfig$251 ==.
                                   1158 ;	../SPL/src/stm8s_clk.c: 481: switch (CLK_IT)
                                   1159 ; genIfx
      0002AC 0D 01            [ 1] 1160 	tnz	(0x01, sp)
      0002AE 27 03            [ 1] 1161 	jreq	00148$
      0002B0 CCr02rC4         [ 2] 1162 	jp	00106$
      0002B3                       1163 00148$:
                                   1164 ; genIfx
      0002B3 4D               [ 1] 1165 	tnz	a
      0002B4 26 03            [ 1] 1166 	jrne	00149$
      0002B6 CCr02rCC         [ 2] 1167 	jp	00112$
      0002B9                       1168 00149$:
                           0002B9  1169 	Sstm8s_clk$CLK_ITConfig$252 ==.
                           0002B9  1170 	Sstm8s_clk$CLK_ITConfig$253 ==.
                                   1171 ;	../SPL/src/stm8s_clk.c: 484: CLK->SWCR  &= (uint8_t)(~CLK_SWCR_SWIEN);
                                   1172 ; genPointerGet
      0002B9 C6 50 C5         [ 1] 1173 	ld	a, 0x50c5
                                   1174 ; genAnd
      0002BC A4 FB            [ 1] 1175 	and	a, #0xfb
                                   1176 ; genPointerSet
      0002BE C7 50 C5         [ 1] 1177 	ld	0x50c5, a
                           0002C1  1178 	Sstm8s_clk$CLK_ITConfig$254 ==.
                                   1179 ;	../SPL/src/stm8s_clk.c: 485: break;
                                   1180 ; genGoto
      0002C1 CCr02rCC         [ 2] 1181 	jp	00112$
                           0002C4  1182 	Sstm8s_clk$CLK_ITConfig$255 ==.
                                   1183 ;	../SPL/src/stm8s_clk.c: 486: case CLK_IT_CSSD: /* Disable the clock security system detection interrupt */
                                   1184 ; genLabel
      0002C4                       1185 00106$:
                           0002C4  1186 	Sstm8s_clk$CLK_ITConfig$256 ==.
                                   1187 ;	../SPL/src/stm8s_clk.c: 487: CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSDIE);
                                   1188 ; genPointerGet
      0002C4 C6 50 C8         [ 1] 1189 	ld	a, 0x50c8
                                   1190 ; genAnd
      0002C7 A4 FB            [ 1] 1191 	and	a, #0xfb
                                   1192 ; genPointerSet
      0002C9 C7 50 C8         [ 1] 1193 	ld	0x50c8, a
                           0002CC  1194 	Sstm8s_clk$CLK_ITConfig$257 ==.
                           0002CC  1195 	Sstm8s_clk$CLK_ITConfig$258 ==.
                                   1196 ;	../SPL/src/stm8s_clk.c: 491: }
                                   1197 ; genLabel
      0002CC                       1198 00112$:
                           0002CC  1199 	Sstm8s_clk$CLK_ITConfig$259 ==.
                                   1200 ;	../SPL/src/stm8s_clk.c: 493: }
                                   1201 ; genEndFunction
      0002CC 84               [ 1] 1202 	pop	a
                           0002CD  1203 	Sstm8s_clk$CLK_ITConfig$260 ==.
                           0002CD  1204 	Sstm8s_clk$CLK_ITConfig$261 ==.
                           0002CD  1205 	XG$CLK_ITConfig$0$0 ==.
      0002CD 81               [ 4] 1206 	ret
                           0002CE  1207 	Sstm8s_clk$CLK_ITConfig$262 ==.
                           0002CE  1208 	Sstm8s_clk$CLK_SYSCLKConfig$263 ==.
                                   1209 ;	../SPL/src/stm8s_clk.c: 500: void CLK_SYSCLKConfig(CLK_Prescaler_TypeDef CLK_Prescaler)
                                   1210 ; genLabel
                                   1211 ;	-----------------------------------------
                                   1212 ;	 function CLK_SYSCLKConfig
                                   1213 ;	-----------------------------------------
                                   1214 ;	Register assignment is optimal.
                                   1215 ;	Stack space usage: 1 bytes.
      0002CE                       1216 _CLK_SYSCLKConfig:
                           0002CE  1217 	Sstm8s_clk$CLK_SYSCLKConfig$264 ==.
      0002CE 88               [ 1] 1218 	push	a
                           0002CF  1219 	Sstm8s_clk$CLK_SYSCLKConfig$265 ==.
                           0002CF  1220 	Sstm8s_clk$CLK_SYSCLKConfig$266 ==.
                                   1221 ;	../SPL/src/stm8s_clk.c: 507: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
                                   1222 ; genPointerGet
      0002CF C6 50 C6         [ 1] 1223 	ld	a, 0x50c6
                           0002D2  1224 	Sstm8s_clk$CLK_SYSCLKConfig$267 ==.
                                   1225 ;	../SPL/src/stm8s_clk.c: 505: if (((uint8_t)CLK_Prescaler & (uint8_t)0x80) == 0x00) /* Bit7 = 0 means HSI divider */
                                   1226 ; genAnd
      0002D2 0D 04            [ 1] 1227 	tnz	(0x04, sp)
      0002D4 2A 03            [ 1] 1228 	jrpl	00111$
      0002D6 CCr02rEF         [ 2] 1229 	jp	00102$
      0002D9                       1230 00111$:
                                   1231 ; skipping generated iCode
                           0002D9  1232 	Sstm8s_clk$CLK_SYSCLKConfig$268 ==.
                           0002D9  1233 	Sstm8s_clk$CLK_SYSCLKConfig$269 ==.
                                   1234 ;	../SPL/src/stm8s_clk.c: 507: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
                                   1235 ; genAnd
      0002D9 A4 E7            [ 1] 1236 	and	a, #0xe7
                                   1237 ; genPointerSet
      0002DB C7 50 C6         [ 1] 1238 	ld	0x50c6, a
                           0002DE  1239 	Sstm8s_clk$CLK_SYSCLKConfig$270 ==.
                                   1240 ;	../SPL/src/stm8s_clk.c: 508: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_HSIDIV);
                                   1241 ; genPointerGet
      0002DE C6 50 C6         [ 1] 1242 	ld	a, 0x50c6
      0002E1 6B 01            [ 1] 1243 	ld	(0x01, sp), a
                                   1244 ; genAnd
      0002E3 7B 04            [ 1] 1245 	ld	a, (0x04, sp)
      0002E5 A4 18            [ 1] 1246 	and	a, #0x18
                                   1247 ; genOr
      0002E7 1A 01            [ 1] 1248 	or	a, (0x01, sp)
                                   1249 ; genPointerSet
      0002E9 C7 50 C6         [ 1] 1250 	ld	0x50c6, a
                           0002EC  1251 	Sstm8s_clk$CLK_SYSCLKConfig$271 ==.
                                   1252 ; genGoto
      0002EC CCr03r02         [ 2] 1253 	jp	00104$
                                   1254 ; genLabel
      0002EF                       1255 00102$:
                           0002EF  1256 	Sstm8s_clk$CLK_SYSCLKConfig$272 ==.
                           0002EF  1257 	Sstm8s_clk$CLK_SYSCLKConfig$273 ==.
                                   1258 ;	../SPL/src/stm8s_clk.c: 512: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_CPUDIV);
                                   1259 ; genAnd
      0002EF A4 F8            [ 1] 1260 	and	a, #0xf8
                                   1261 ; genPointerSet
      0002F1 C7 50 C6         [ 1] 1262 	ld	0x50c6, a
                           0002F4  1263 	Sstm8s_clk$CLK_SYSCLKConfig$274 ==.
                                   1264 ;	../SPL/src/stm8s_clk.c: 513: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_CPUDIV);
                                   1265 ; genPointerGet
      0002F4 C6 50 C6         [ 1] 1266 	ld	a, 0x50c6
      0002F7 6B 01            [ 1] 1267 	ld	(0x01, sp), a
                                   1268 ; genAnd
      0002F9 7B 04            [ 1] 1269 	ld	a, (0x04, sp)
      0002FB A4 07            [ 1] 1270 	and	a, #0x07
                                   1271 ; genOr
      0002FD 1A 01            [ 1] 1272 	or	a, (0x01, sp)
                                   1273 ; genPointerSet
      0002FF C7 50 C6         [ 1] 1274 	ld	0x50c6, a
                           000302  1275 	Sstm8s_clk$CLK_SYSCLKConfig$275 ==.
                                   1276 ; genLabel
      000302                       1277 00104$:
                           000302  1278 	Sstm8s_clk$CLK_SYSCLKConfig$276 ==.
                                   1279 ;	../SPL/src/stm8s_clk.c: 515: }
                                   1280 ; genEndFunction
      000302 84               [ 1] 1281 	pop	a
                           000303  1282 	Sstm8s_clk$CLK_SYSCLKConfig$277 ==.
                           000303  1283 	Sstm8s_clk$CLK_SYSCLKConfig$278 ==.
                           000303  1284 	XG$CLK_SYSCLKConfig$0$0 ==.
      000303 81               [ 4] 1285 	ret
                           000304  1286 	Sstm8s_clk$CLK_SYSCLKConfig$279 ==.
                           000304  1287 	Sstm8s_clk$CLK_SWIMConfig$280 ==.
                                   1288 ;	../SPL/src/stm8s_clk.c: 523: void CLK_SWIMConfig(CLK_SWIMDivider_TypeDef CLK_SWIMDivider)
                                   1289 ; genLabel
                                   1290 ;	-----------------------------------------
                                   1291 ;	 function CLK_SWIMConfig
                                   1292 ;	-----------------------------------------
                                   1293 ;	Register assignment is optimal.
                                   1294 ;	Stack space usage: 0 bytes.
      000304                       1295 _CLK_SWIMConfig:
                           000304  1296 	Sstm8s_clk$CLK_SWIMConfig$281 ==.
                           000304  1297 	Sstm8s_clk$CLK_SWIMConfig$282 ==.
                                   1298 ;	../SPL/src/stm8s_clk.c: 531: CLK->SWIMCCR |= CLK_SWIMCCR_SWIMDIV;
                                   1299 ; genPointerGet
      000304 C6 50 CD         [ 1] 1300 	ld	a, 0x50cd
                           000307  1301 	Sstm8s_clk$CLK_SWIMConfig$283 ==.
                                   1302 ;	../SPL/src/stm8s_clk.c: 528: if (CLK_SWIMDivider != CLK_SWIMDIVIDER_2)
                                   1303 ; genIfx
      000307 0D 03            [ 1] 1304 	tnz	(0x03, sp)
      000309 26 03            [ 1] 1305 	jrne	00111$
      00030B CCr03r16         [ 2] 1306 	jp	00102$
      00030E                       1307 00111$:
                           00030E  1308 	Sstm8s_clk$CLK_SWIMConfig$284 ==.
                           00030E  1309 	Sstm8s_clk$CLK_SWIMConfig$285 ==.
                                   1310 ;	../SPL/src/stm8s_clk.c: 531: CLK->SWIMCCR |= CLK_SWIMCCR_SWIMDIV;
                                   1311 ; genOr
      00030E AA 01            [ 1] 1312 	or	a, #0x01
                                   1313 ; genPointerSet
      000310 C7 50 CD         [ 1] 1314 	ld	0x50cd, a
                           000313  1315 	Sstm8s_clk$CLK_SWIMConfig$286 ==.
                                   1316 ; genGoto
      000313 CCr03r1B         [ 2] 1317 	jp	00104$
                                   1318 ; genLabel
      000316                       1319 00102$:
                           000316  1320 	Sstm8s_clk$CLK_SWIMConfig$287 ==.
                           000316  1321 	Sstm8s_clk$CLK_SWIMConfig$288 ==.
                                   1322 ;	../SPL/src/stm8s_clk.c: 536: CLK->SWIMCCR &= (uint8_t)(~CLK_SWIMCCR_SWIMDIV);
                                   1323 ; genAnd
      000316 A4 FE            [ 1] 1324 	and	a, #0xfe
                                   1325 ; genPointerSet
      000318 C7 50 CD         [ 1] 1326 	ld	0x50cd, a
                           00031B  1327 	Sstm8s_clk$CLK_SWIMConfig$289 ==.
                                   1328 ; genLabel
      00031B                       1329 00104$:
                           00031B  1330 	Sstm8s_clk$CLK_SWIMConfig$290 ==.
                                   1331 ;	../SPL/src/stm8s_clk.c: 538: }
                                   1332 ; genEndFunction
                           00031B  1333 	Sstm8s_clk$CLK_SWIMConfig$291 ==.
                           00031B  1334 	XG$CLK_SWIMConfig$0$0 ==.
      00031B 81               [ 4] 1335 	ret
                           00031C  1336 	Sstm8s_clk$CLK_SWIMConfig$292 ==.
                           00031C  1337 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$293 ==.
                                   1338 ;	../SPL/src/stm8s_clk.c: 547: void CLK_ClockSecuritySystemEnable(void)
                                   1339 ; genLabel
                                   1340 ;	-----------------------------------------
                                   1341 ;	 function CLK_ClockSecuritySystemEnable
                                   1342 ;	-----------------------------------------
                                   1343 ;	Register assignment is optimal.
                                   1344 ;	Stack space usage: 0 bytes.
      00031C                       1345 _CLK_ClockSecuritySystemEnable:
                           00031C  1346 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$294 ==.
                           00031C  1347 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$295 ==.
                                   1348 ;	../SPL/src/stm8s_clk.c: 550: CLK->CSSR |= CLK_CSSR_CSSEN;
                                   1349 ; genPointerGet
      00031C C6 50 C8         [ 1] 1350 	ld	a, 0x50c8
                                   1351 ; genOr
      00031F AA 01            [ 1] 1352 	or	a, #0x01
                                   1353 ; genPointerSet
      000321 C7 50 C8         [ 1] 1354 	ld	0x50c8, a
                                   1355 ; genLabel
      000324                       1356 00101$:
                           000324  1357 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$296 ==.
                                   1358 ;	../SPL/src/stm8s_clk.c: 551: }
                                   1359 ; genEndFunction
                           000324  1360 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$297 ==.
                           000324  1361 	XG$CLK_ClockSecuritySystemEnable$0$0 ==.
      000324 81               [ 4] 1362 	ret
                           000325  1363 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$298 ==.
                           000325  1364 	Sstm8s_clk$CLK_GetSYSCLKSource$299 ==.
                                   1365 ;	../SPL/src/stm8s_clk.c: 559: CLK_Source_TypeDef CLK_GetSYSCLKSource(void)
                                   1366 ; genLabel
                                   1367 ;	-----------------------------------------
                                   1368 ;	 function CLK_GetSYSCLKSource
                                   1369 ;	-----------------------------------------
                                   1370 ;	Register assignment is optimal.
                                   1371 ;	Stack space usage: 0 bytes.
      000325                       1372 _CLK_GetSYSCLKSource:
                           000325  1373 	Sstm8s_clk$CLK_GetSYSCLKSource$300 ==.
                           000325  1374 	Sstm8s_clk$CLK_GetSYSCLKSource$301 ==.
                                   1375 ;	../SPL/src/stm8s_clk.c: 561: return((CLK_Source_TypeDef)CLK->CMSR);
                                   1376 ; genPointerGet
      000325 C6 50 C3         [ 1] 1377 	ld	a, 0x50c3
                                   1378 ; genReturn
                                   1379 ; genLabel
      000328                       1380 00101$:
                           000328  1381 	Sstm8s_clk$CLK_GetSYSCLKSource$302 ==.
                                   1382 ;	../SPL/src/stm8s_clk.c: 562: }
                                   1383 ; genEndFunction
                           000328  1384 	Sstm8s_clk$CLK_GetSYSCLKSource$303 ==.
                           000328  1385 	XG$CLK_GetSYSCLKSource$0$0 ==.
      000328 81               [ 4] 1386 	ret
                           000329  1387 	Sstm8s_clk$CLK_GetSYSCLKSource$304 ==.
                           000329  1388 	Sstm8s_clk$CLK_GetClockFreq$305 ==.
                                   1389 ;	../SPL/src/stm8s_clk.c: 569: uint32_t CLK_GetClockFreq(void)
                                   1390 ; genLabel
                                   1391 ;	-----------------------------------------
                                   1392 ;	 function CLK_GetClockFreq
                                   1393 ;	-----------------------------------------
                                   1394 ;	Register assignment might be sub-optimal.
                                   1395 ;	Stack space usage: 4 bytes.
      000329                       1396 _CLK_GetClockFreq:
                           000329  1397 	Sstm8s_clk$CLK_GetClockFreq$306 ==.
      000329 52 04            [ 2] 1398 	sub	sp, #4
                           00032B  1399 	Sstm8s_clk$CLK_GetClockFreq$307 ==.
                           00032B  1400 	Sstm8s_clk$CLK_GetClockFreq$308 ==.
                                   1401 ;	../SPL/src/stm8s_clk.c: 576: clocksource = (CLK_Source_TypeDef)CLK->CMSR;
                                   1402 ; genPointerGet
      00032B C6 50 C3         [ 1] 1403 	ld	a, 0x50c3
      00032E 6B 04            [ 1] 1404 	ld	(0x04, sp), a
                           000330  1405 	Sstm8s_clk$CLK_GetClockFreq$309 ==.
                                   1406 ;	../SPL/src/stm8s_clk.c: 578: if (clocksource == CLK_SOURCE_HSI)
                                   1407 ; genCmpEQorNE
      000330 7B 04            [ 1] 1408 	ld	a, (0x04, sp)
      000332 A1 E1            [ 1] 1409 	cp	a, #0xe1
      000334 26 03            [ 1] 1410 	jrne	00120$
      000336 CCr03r3C         [ 2] 1411 	jp	00121$
      000339                       1412 00120$:
      000339 CCr03r64         [ 2] 1413 	jp	00105$
      00033C                       1414 00121$:
                           00033C  1415 	Sstm8s_clk$CLK_GetClockFreq$310 ==.
                                   1416 ; skipping generated iCode
                           00033C  1417 	Sstm8s_clk$CLK_GetClockFreq$311 ==.
                           00033C  1418 	Sstm8s_clk$CLK_GetClockFreq$312 ==.
                                   1419 ;	../SPL/src/stm8s_clk.c: 580: tmp = (uint8_t)(CLK->CKDIVR & CLK_CKDIVR_HSIDIV);
                                   1420 ; genPointerGet
      00033C C6 50 C6         [ 1] 1421 	ld	a, 0x50c6
                                   1422 ; genAnd
      00033F A4 18            [ 1] 1423 	and	a, #0x18
                           000341  1424 	Sstm8s_clk$CLK_GetClockFreq$313 ==.
                                   1425 ;	../SPL/src/stm8s_clk.c: 581: tmp = (uint8_t)(tmp >> 3);
                                   1426 ; genRightShiftLiteral
      000341 44               [ 1] 1427 	srl	a
      000342 44               [ 1] 1428 	srl	a
      000343 44               [ 1] 1429 	srl	a
                           000344  1430 	Sstm8s_clk$CLK_GetClockFreq$314 ==.
                                   1431 ;	../SPL/src/stm8s_clk.c: 582: presc = HSIDivFactor[tmp];
                                   1432 ; skipping iCode since result will be rematerialized
                                   1433 ; genPlus
      000344 5F               [ 1] 1434 	clrw	x
      000345 97               [ 1] 1435 	ld	xl, a
      000346 1Cr00r00         [ 2] 1436 	addw	x, #(_HSIDivFactor+0)
                                   1437 ; genPointerGet
      000349 F6               [ 1] 1438 	ld	a, (x)
                           00034A  1439 	Sstm8s_clk$CLK_GetClockFreq$315 ==.
                                   1440 ;	../SPL/src/stm8s_clk.c: 583: clockfrequency = HSI_VALUE / presc;
                                   1441 ; genCast
                                   1442 ; genAssign
      00034A 5F               [ 1] 1443 	clrw	x
      00034B 97               [ 1] 1444 	ld	xl, a
      00034C 90 5F            [ 1] 1445 	clrw	y
                           00034E  1446 	Sstm8s_clk$CLK_GetClockFreq$316 ==.
                                   1447 ; genIPush
      00034E 89               [ 2] 1448 	pushw	x
                           00034F  1449 	Sstm8s_clk$CLK_GetClockFreq$317 ==.
      00034F 90 89            [ 2] 1450 	pushw	y
                           000351  1451 	Sstm8s_clk$CLK_GetClockFreq$318 ==.
                                   1452 ; genIPush
      000351 4B 00            [ 1] 1453 	push	#0x00
                           000353  1454 	Sstm8s_clk$CLK_GetClockFreq$319 ==.
      000353 4B 24            [ 1] 1455 	push	#0x24
                           000355  1456 	Sstm8s_clk$CLK_GetClockFreq$320 ==.
      000355 4B F4            [ 1] 1457 	push	#0xf4
                           000357  1458 	Sstm8s_clk$CLK_GetClockFreq$321 ==.
      000357 4B 00            [ 1] 1459 	push	#0x00
                           000359  1460 	Sstm8s_clk$CLK_GetClockFreq$322 ==.
                                   1461 ; genCall
      000359 CDr00r00         [ 4] 1462 	call	__divulong
      00035C 5B 08            [ 2] 1463 	addw	sp, #8
                           00035E  1464 	Sstm8s_clk$CLK_GetClockFreq$323 ==.
      00035E 51               [ 1] 1465 	exgw	x, y
                                   1466 ; genAssign
      00035F 17 03            [ 2] 1467 	ldw	(0x03, sp), y
                                   1468 ; genGoto
      000361 CCr03r82         [ 2] 1469 	jp	00106$
                                   1470 ; genLabel
      000364                       1471 00105$:
                           000364  1472 	Sstm8s_clk$CLK_GetClockFreq$324 ==.
                                   1473 ;	../SPL/src/stm8s_clk.c: 585: else if ( clocksource == CLK_SOURCE_LSI)
                                   1474 ; genCmpEQorNE
      000364 7B 04            [ 1] 1475 	ld	a, (0x04, sp)
      000366 A1 D2            [ 1] 1476 	cp	a, #0xd2
      000368 26 03            [ 1] 1477 	jrne	00123$
      00036A CCr03r70         [ 2] 1478 	jp	00124$
      00036D                       1479 00123$:
      00036D CCr03r7A         [ 2] 1480 	jp	00102$
      000370                       1481 00124$:
                           000370  1482 	Sstm8s_clk$CLK_GetClockFreq$325 ==.
                                   1483 ; skipping generated iCode
                           000370  1484 	Sstm8s_clk$CLK_GetClockFreq$326 ==.
                           000370  1485 	Sstm8s_clk$CLK_GetClockFreq$327 ==.
                                   1486 ;	../SPL/src/stm8s_clk.c: 587: clockfrequency = LSI_VALUE;
                                   1487 ; genAssign
      000370 AE F4 00         [ 2] 1488 	ldw	x, #0xf400
      000373 1F 03            [ 2] 1489 	ldw	(0x03, sp), x
      000375 5F               [ 1] 1490 	clrw	x
      000376 5C               [ 1] 1491 	incw	x
                           000377  1492 	Sstm8s_clk$CLK_GetClockFreq$328 ==.
                                   1493 ; genGoto
      000377 CCr03r82         [ 2] 1494 	jp	00106$
                                   1495 ; genLabel
      00037A                       1496 00102$:
                           00037A  1497 	Sstm8s_clk$CLK_GetClockFreq$329 ==.
                           00037A  1498 	Sstm8s_clk$CLK_GetClockFreq$330 ==.
                                   1499 ;	../SPL/src/stm8s_clk.c: 591: clockfrequency = HSE_VALUE;
                                   1500 ; genAssign
      00037A AE 36 00         [ 2] 1501 	ldw	x, #0x3600
      00037D 1F 03            [ 2] 1502 	ldw	(0x03, sp), x
      00037F AE 01 6E         [ 2] 1503 	ldw	x, #0x016e
                           000382  1504 	Sstm8s_clk$CLK_GetClockFreq$331 ==.
                                   1505 ; genLabel
      000382                       1506 00106$:
                           000382  1507 	Sstm8s_clk$CLK_GetClockFreq$332 ==.
                                   1508 ;	../SPL/src/stm8s_clk.c: 594: return((uint32_t)clockfrequency);
                                   1509 ; genReturn
      000382 51               [ 1] 1510 	exgw	x, y
      000383 1E 03            [ 2] 1511 	ldw	x, (0x03, sp)
                                   1512 ; genLabel
      000385                       1513 00107$:
                           000385  1514 	Sstm8s_clk$CLK_GetClockFreq$333 ==.
                                   1515 ;	../SPL/src/stm8s_clk.c: 595: }
                                   1516 ; genEndFunction
      000385 5B 04            [ 2] 1517 	addw	sp, #4
                           000387  1518 	Sstm8s_clk$CLK_GetClockFreq$334 ==.
                           000387  1519 	Sstm8s_clk$CLK_GetClockFreq$335 ==.
                           000387  1520 	XG$CLK_GetClockFreq$0$0 ==.
      000387 81               [ 4] 1521 	ret
                           000388  1522 	Sstm8s_clk$CLK_GetClockFreq$336 ==.
                           000388  1523 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$337 ==.
                                   1524 ;	../SPL/src/stm8s_clk.c: 604: void CLK_AdjustHSICalibrationValue(CLK_HSITrimValue_TypeDef CLK_HSICalibrationValue)
                                   1525 ; genLabel
                                   1526 ;	-----------------------------------------
                                   1527 ;	 function CLK_AdjustHSICalibrationValue
                                   1528 ;	-----------------------------------------
                                   1529 ;	Register assignment is optimal.
                                   1530 ;	Stack space usage: 0 bytes.
      000388                       1531 _CLK_AdjustHSICalibrationValue:
                           000388  1532 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$338 ==.
                           000388  1533 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$339 ==.
                                   1534 ;	../SPL/src/stm8s_clk.c: 610: CLK->HSITRIMR = (uint8_t)( (uint8_t)(CLK->HSITRIMR & (uint8_t)(~CLK_HSITRIMR_HSITRIM))|((uint8_t)CLK_HSICalibrationValue));
                                   1535 ; genPointerGet
      000388 C6 50 CC         [ 1] 1536 	ld	a, 0x50cc
                                   1537 ; genAnd
      00038B A4 F8            [ 1] 1538 	and	a, #0xf8
                                   1539 ; genOr
      00038D 1A 03            [ 1] 1540 	or	a, (0x03, sp)
                                   1541 ; genPointerSet
      00038F C7 50 CC         [ 1] 1542 	ld	0x50cc, a
                                   1543 ; genLabel
      000392                       1544 00101$:
                           000392  1545 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$340 ==.
                                   1546 ;	../SPL/src/stm8s_clk.c: 611: }
                                   1547 ; genEndFunction
                           000392  1548 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$341 ==.
                           000392  1549 	XG$CLK_AdjustHSICalibrationValue$0$0 ==.
      000392 81               [ 4] 1550 	ret
                           000393  1551 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$342 ==.
                           000393  1552 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$343 ==.
                                   1553 ;	../SPL/src/stm8s_clk.c: 622: void CLK_SYSCLKEmergencyClear(void)
                                   1554 ; genLabel
                                   1555 ;	-----------------------------------------
                                   1556 ;	 function CLK_SYSCLKEmergencyClear
                                   1557 ;	-----------------------------------------
                                   1558 ;	Register assignment is optimal.
                                   1559 ;	Stack space usage: 0 bytes.
      000393                       1560 _CLK_SYSCLKEmergencyClear:
                           000393  1561 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$344 ==.
                           000393  1562 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$345 ==.
                                   1563 ;	../SPL/src/stm8s_clk.c: 624: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWBSY);
                                   1564 ; genPointerGet
      000393 C6 50 C5         [ 1] 1565 	ld	a, 0x50c5
                                   1566 ; genAnd
      000396 A4 FE            [ 1] 1567 	and	a, #0xfe
                                   1568 ; genPointerSet
      000398 C7 50 C5         [ 1] 1569 	ld	0x50c5, a
                                   1570 ; genLabel
      00039B                       1571 00101$:
                           00039B  1572 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$346 ==.
                                   1573 ;	../SPL/src/stm8s_clk.c: 625: }
                                   1574 ; genEndFunction
                           00039B  1575 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$347 ==.
                           00039B  1576 	XG$CLK_SYSCLKEmergencyClear$0$0 ==.
      00039B 81               [ 4] 1577 	ret
                           00039C  1578 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$348 ==.
                           00039C  1579 	Sstm8s_clk$CLK_GetFlagStatus$349 ==.
                                   1580 ;	../SPL/src/stm8s_clk.c: 634: FlagStatus CLK_GetFlagStatus(CLK_Flag_TypeDef CLK_FLAG)
                                   1581 ; genLabel
                                   1582 ;	-----------------------------------------
                                   1583 ;	 function CLK_GetFlagStatus
                                   1584 ;	-----------------------------------------
                                   1585 ;	Register assignment might be sub-optimal.
                                   1586 ;	Stack space usage: 1 bytes.
      00039C                       1587 _CLK_GetFlagStatus:
                           00039C  1588 	Sstm8s_clk$CLK_GetFlagStatus$350 ==.
      00039C 88               [ 1] 1589 	push	a
                           00039D  1590 	Sstm8s_clk$CLK_GetFlagStatus$351 ==.
                           00039D  1591 	Sstm8s_clk$CLK_GetFlagStatus$352 ==.
                                   1592 ;	../SPL/src/stm8s_clk.c: 644: statusreg = (uint16_t)((uint16_t)CLK_FLAG & (uint16_t)0xFF00);
                                   1593 ; genCast
                                   1594 ; genAssign
      00039D 1E 04            [ 2] 1595 	ldw	x, (0x04, sp)
                                   1596 ; genAnd
      00039F 4F               [ 1] 1597 	clr	a
                                   1598 ; genAssign
                           0003A0  1599 	Sstm8s_clk$CLK_GetFlagStatus$353 ==.
                                   1600 ;	../SPL/src/stm8s_clk.c: 647: if (statusreg == 0x0100) /* The flag to check is in ICKRregister */
                                   1601 ; genCast
                                   1602 ; genAssign
      0003A0 97               [ 1] 1603 	ld	xl, a
                                   1604 ; genCmpEQorNE
      0003A1 A3 01 00         [ 2] 1605 	cpw	x, #0x0100
      0003A4 26 03            [ 1] 1606 	jrne	00144$
      0003A6 CCr03rAC         [ 2] 1607 	jp	00145$
      0003A9                       1608 00144$:
      0003A9 CCr03rB2         [ 2] 1609 	jp	00111$
      0003AC                       1610 00145$:
                           0003AC  1611 	Sstm8s_clk$CLK_GetFlagStatus$354 ==.
                                   1612 ; skipping generated iCode
                           0003AC  1613 	Sstm8s_clk$CLK_GetFlagStatus$355 ==.
                           0003AC  1614 	Sstm8s_clk$CLK_GetFlagStatus$356 ==.
                                   1615 ;	../SPL/src/stm8s_clk.c: 649: tmpreg = CLK->ICKR;
                                   1616 ; genPointerGet
      0003AC C6 50 C0         [ 1] 1617 	ld	a, 0x50c0
                           0003AF  1618 	Sstm8s_clk$CLK_GetFlagStatus$357 ==.
                                   1619 ; genGoto
      0003AF CCr03rE8         [ 2] 1620 	jp	00112$
                                   1621 ; genLabel
      0003B2                       1622 00111$:
                           0003B2  1623 	Sstm8s_clk$CLK_GetFlagStatus$358 ==.
                                   1624 ;	../SPL/src/stm8s_clk.c: 651: else if (statusreg == 0x0200) /* The flag to check is in ECKRregister */
                                   1625 ; genCmpEQorNE
      0003B2 A3 02 00         [ 2] 1626 	cpw	x, #0x0200
      0003B5 26 03            [ 1] 1627 	jrne	00147$
      0003B7 CCr03rBD         [ 2] 1628 	jp	00148$
      0003BA                       1629 00147$:
      0003BA CCr03rC3         [ 2] 1630 	jp	00108$
      0003BD                       1631 00148$:
                           0003BD  1632 	Sstm8s_clk$CLK_GetFlagStatus$359 ==.
                                   1633 ; skipping generated iCode
                           0003BD  1634 	Sstm8s_clk$CLK_GetFlagStatus$360 ==.
                           0003BD  1635 	Sstm8s_clk$CLK_GetFlagStatus$361 ==.
                                   1636 ;	../SPL/src/stm8s_clk.c: 653: tmpreg = CLK->ECKR;
                                   1637 ; genPointerGet
      0003BD C6 50 C1         [ 1] 1638 	ld	a, 0x50c1
                           0003C0  1639 	Sstm8s_clk$CLK_GetFlagStatus$362 ==.
                                   1640 ; genGoto
      0003C0 CCr03rE8         [ 2] 1641 	jp	00112$
                                   1642 ; genLabel
      0003C3                       1643 00108$:
                           0003C3  1644 	Sstm8s_clk$CLK_GetFlagStatus$363 ==.
                                   1645 ;	../SPL/src/stm8s_clk.c: 655: else if (statusreg == 0x0300) /* The flag to check is in SWIC register */
                                   1646 ; genCmpEQorNE
      0003C3 A3 03 00         [ 2] 1647 	cpw	x, #0x0300
      0003C6 26 03            [ 1] 1648 	jrne	00150$
      0003C8 CCr03rCE         [ 2] 1649 	jp	00151$
      0003CB                       1650 00150$:
      0003CB CCr03rD4         [ 2] 1651 	jp	00105$
      0003CE                       1652 00151$:
                           0003CE  1653 	Sstm8s_clk$CLK_GetFlagStatus$364 ==.
                                   1654 ; skipping generated iCode
                           0003CE  1655 	Sstm8s_clk$CLK_GetFlagStatus$365 ==.
                           0003CE  1656 	Sstm8s_clk$CLK_GetFlagStatus$366 ==.
                                   1657 ;	../SPL/src/stm8s_clk.c: 657: tmpreg = CLK->SWCR;
                                   1658 ; genPointerGet
      0003CE C6 50 C5         [ 1] 1659 	ld	a, 0x50c5
                           0003D1  1660 	Sstm8s_clk$CLK_GetFlagStatus$367 ==.
                                   1661 ; genGoto
      0003D1 CCr03rE8         [ 2] 1662 	jp	00112$
                                   1663 ; genLabel
      0003D4                       1664 00105$:
                           0003D4  1665 	Sstm8s_clk$CLK_GetFlagStatus$368 ==.
                                   1666 ;	../SPL/src/stm8s_clk.c: 659: else if (statusreg == 0x0400) /* The flag to check is in CSS register */
                                   1667 ; genCmpEQorNE
      0003D4 A3 04 00         [ 2] 1668 	cpw	x, #0x0400
      0003D7 26 03            [ 1] 1669 	jrne	00153$
      0003D9 CCr03rDF         [ 2] 1670 	jp	00154$
      0003DC                       1671 00153$:
      0003DC CCr03rE5         [ 2] 1672 	jp	00102$
      0003DF                       1673 00154$:
                           0003DF  1674 	Sstm8s_clk$CLK_GetFlagStatus$369 ==.
                                   1675 ; skipping generated iCode
                           0003DF  1676 	Sstm8s_clk$CLK_GetFlagStatus$370 ==.
                           0003DF  1677 	Sstm8s_clk$CLK_GetFlagStatus$371 ==.
                                   1678 ;	../SPL/src/stm8s_clk.c: 661: tmpreg = CLK->CSSR;
                                   1679 ; genPointerGet
      0003DF C6 50 C8         [ 1] 1680 	ld	a, 0x50c8
                           0003E2  1681 	Sstm8s_clk$CLK_GetFlagStatus$372 ==.
                                   1682 ; genGoto
      0003E2 CCr03rE8         [ 2] 1683 	jp	00112$
                                   1684 ; genLabel
      0003E5                       1685 00102$:
                           0003E5  1686 	Sstm8s_clk$CLK_GetFlagStatus$373 ==.
                           0003E5  1687 	Sstm8s_clk$CLK_GetFlagStatus$374 ==.
                                   1688 ;	../SPL/src/stm8s_clk.c: 665: tmpreg = CLK->CCOR;
                                   1689 ; genPointerGet
      0003E5 C6 50 C9         [ 1] 1690 	ld	a, 0x50c9
                           0003E8  1691 	Sstm8s_clk$CLK_GetFlagStatus$375 ==.
                                   1692 ; genLabel
      0003E8                       1693 00112$:
                           0003E8  1694 	Sstm8s_clk$CLK_GetFlagStatus$376 ==.
                                   1695 ;	../SPL/src/stm8s_clk.c: 668: if ((tmpreg & (uint8_t)CLK_FLAG) != (uint8_t)RESET)
                                   1696 ; genCast
                                   1697 ; genAssign
      0003E8 88               [ 1] 1698 	push	a
                           0003E9  1699 	Sstm8s_clk$CLK_GetFlagStatus$377 ==.
      0003E9 7B 06            [ 1] 1700 	ld	a, (0x06, sp)
      0003EB 6B 02            [ 1] 1701 	ld	(0x02, sp), a
      0003ED 84               [ 1] 1702 	pop	a
                           0003EE  1703 	Sstm8s_clk$CLK_GetFlagStatus$378 ==.
                                   1704 ; genAnd
      0003EE 14 01            [ 1] 1705 	and	a, (0x01, sp)
                                   1706 ; genIfx
      0003F0 4D               [ 1] 1707 	tnz	a
      0003F1 26 03            [ 1] 1708 	jrne	00155$
      0003F3 CCr03rFB         [ 2] 1709 	jp	00114$
      0003F6                       1710 00155$:
                           0003F6  1711 	Sstm8s_clk$CLK_GetFlagStatus$379 ==.
                           0003F6  1712 	Sstm8s_clk$CLK_GetFlagStatus$380 ==.
                                   1713 ;	../SPL/src/stm8s_clk.c: 670: bitstatus = SET;
                                   1714 ; genAssign
      0003F6 A6 01            [ 1] 1715 	ld	a, #0x01
                           0003F8  1716 	Sstm8s_clk$CLK_GetFlagStatus$381 ==.
                                   1717 ; genGoto
      0003F8 CCr03rFC         [ 2] 1718 	jp	00115$
                                   1719 ; genLabel
      0003FB                       1720 00114$:
                           0003FB  1721 	Sstm8s_clk$CLK_GetFlagStatus$382 ==.
                           0003FB  1722 	Sstm8s_clk$CLK_GetFlagStatus$383 ==.
                                   1723 ;	../SPL/src/stm8s_clk.c: 674: bitstatus = RESET;
                                   1724 ; genAssign
      0003FB 4F               [ 1] 1725 	clr	a
                           0003FC  1726 	Sstm8s_clk$CLK_GetFlagStatus$384 ==.
                                   1727 ; genLabel
      0003FC                       1728 00115$:
                           0003FC  1729 	Sstm8s_clk$CLK_GetFlagStatus$385 ==.
                                   1730 ;	../SPL/src/stm8s_clk.c: 678: return((FlagStatus)bitstatus);
                                   1731 ; genReturn
                                   1732 ; genLabel
      0003FC                       1733 00116$:
                           0003FC  1734 	Sstm8s_clk$CLK_GetFlagStatus$386 ==.
                                   1735 ;	../SPL/src/stm8s_clk.c: 679: }
                                   1736 ; genEndFunction
      0003FC 5B 01            [ 2] 1737 	addw	sp, #1
                           0003FE  1738 	Sstm8s_clk$CLK_GetFlagStatus$387 ==.
                           0003FE  1739 	Sstm8s_clk$CLK_GetFlagStatus$388 ==.
                           0003FE  1740 	XG$CLK_GetFlagStatus$0$0 ==.
      0003FE 81               [ 4] 1741 	ret
                           0003FF  1742 	Sstm8s_clk$CLK_GetFlagStatus$389 ==.
                           0003FF  1743 	Sstm8s_clk$CLK_GetITStatus$390 ==.
                                   1744 ;	../SPL/src/stm8s_clk.c: 687: ITStatus CLK_GetITStatus(CLK_IT_TypeDef CLK_IT)
                                   1745 ; genLabel
                                   1746 ;	-----------------------------------------
                                   1747 ;	 function CLK_GetITStatus
                                   1748 ;	-----------------------------------------
                                   1749 ;	Register assignment is optimal.
                                   1750 ;	Stack space usage: 0 bytes.
      0003FF                       1751 _CLK_GetITStatus:
                           0003FF  1752 	Sstm8s_clk$CLK_GetITStatus$391 ==.
                           0003FF  1753 	Sstm8s_clk$CLK_GetITStatus$392 ==.
                                   1754 ;	../SPL/src/stm8s_clk.c: 694: if (CLK_IT == CLK_IT_SWIF)
                                   1755 ; genCmpEQorNE
      0003FF 7B 03            [ 1] 1756 	ld	a, (0x03, sp)
      000401 A1 1C            [ 1] 1757 	cp	a, #0x1c
      000403 26 03            [ 1] 1758 	jrne	00128$
      000405 CCr04r0B         [ 2] 1759 	jp	00129$
      000408                       1760 00128$:
      000408 CCr04r23         [ 2] 1761 	jp	00108$
      00040B                       1762 00129$:
                           00040B  1763 	Sstm8s_clk$CLK_GetITStatus$393 ==.
                                   1764 ; skipping generated iCode
                           00040B  1765 	Sstm8s_clk$CLK_GetITStatus$394 ==.
                           00040B  1766 	Sstm8s_clk$CLK_GetITStatus$395 ==.
                                   1767 ;	../SPL/src/stm8s_clk.c: 697: if ((CLK->SWCR & (uint8_t)CLK_IT) == (uint8_t)0x0C)
                                   1768 ; genPointerGet
      00040B C6 50 C5         [ 1] 1769 	ld	a, 0x50c5
                                   1770 ; genAnd
      00040E 14 03            [ 1] 1771 	and	a, (0x03, sp)
                                   1772 ; genCmpEQorNE
      000410 A1 0C            [ 1] 1773 	cp	a, #0x0c
      000412 26 03            [ 1] 1774 	jrne	00131$
      000414 CCr04r1A         [ 2] 1775 	jp	00132$
      000417                       1776 00131$:
      000417 CCr04r1F         [ 2] 1777 	jp	00102$
      00041A                       1778 00132$:
                           00041A  1779 	Sstm8s_clk$CLK_GetITStatus$396 ==.
                                   1780 ; skipping generated iCode
                           00041A  1781 	Sstm8s_clk$CLK_GetITStatus$397 ==.
                           00041A  1782 	Sstm8s_clk$CLK_GetITStatus$398 ==.
                                   1783 ;	../SPL/src/stm8s_clk.c: 699: bitstatus = SET;
                                   1784 ; genAssign
      00041A A6 01            [ 1] 1785 	ld	a, #0x01
                           00041C  1786 	Sstm8s_clk$CLK_GetITStatus$399 ==.
                                   1787 ; genGoto
      00041C CCr04r38         [ 2] 1788 	jp	00109$
                                   1789 ; genLabel
      00041F                       1790 00102$:
                           00041F  1791 	Sstm8s_clk$CLK_GetITStatus$400 ==.
                           00041F  1792 	Sstm8s_clk$CLK_GetITStatus$401 ==.
                                   1793 ;	../SPL/src/stm8s_clk.c: 703: bitstatus = RESET;
                                   1794 ; genAssign
      00041F 4F               [ 1] 1795 	clr	a
                           000420  1796 	Sstm8s_clk$CLK_GetITStatus$402 ==.
                                   1797 ; genGoto
      000420 CCr04r38         [ 2] 1798 	jp	00109$
                                   1799 ; genLabel
      000423                       1800 00108$:
                           000423  1801 	Sstm8s_clk$CLK_GetITStatus$403 ==.
                           000423  1802 	Sstm8s_clk$CLK_GetITStatus$404 ==.
                                   1803 ;	../SPL/src/stm8s_clk.c: 709: if ((CLK->CSSR & (uint8_t)CLK_IT) == (uint8_t)0x0C)
                                   1804 ; genPointerGet
      000423 C6 50 C8         [ 1] 1805 	ld	a, 0x50c8
                                   1806 ; genAnd
      000426 14 03            [ 1] 1807 	and	a, (0x03, sp)
                                   1808 ; genCmpEQorNE
      000428 A1 0C            [ 1] 1809 	cp	a, #0x0c
      00042A 26 03            [ 1] 1810 	jrne	00134$
      00042C CCr04r32         [ 2] 1811 	jp	00135$
      00042F                       1812 00134$:
      00042F CCr04r37         [ 2] 1813 	jp	00105$
      000432                       1814 00135$:
                           000432  1815 	Sstm8s_clk$CLK_GetITStatus$405 ==.
                                   1816 ; skipping generated iCode
                           000432  1817 	Sstm8s_clk$CLK_GetITStatus$406 ==.
                           000432  1818 	Sstm8s_clk$CLK_GetITStatus$407 ==.
                                   1819 ;	../SPL/src/stm8s_clk.c: 711: bitstatus = SET;
                                   1820 ; genAssign
      000432 A6 01            [ 1] 1821 	ld	a, #0x01
                           000434  1822 	Sstm8s_clk$CLK_GetITStatus$408 ==.
                                   1823 ; genGoto
      000434 CCr04r38         [ 2] 1824 	jp	00109$
                                   1825 ; genLabel
      000437                       1826 00105$:
                           000437  1827 	Sstm8s_clk$CLK_GetITStatus$409 ==.
                           000437  1828 	Sstm8s_clk$CLK_GetITStatus$410 ==.
                                   1829 ;	../SPL/src/stm8s_clk.c: 715: bitstatus = RESET;
                                   1830 ; genAssign
      000437 4F               [ 1] 1831 	clr	a
                           000438  1832 	Sstm8s_clk$CLK_GetITStatus$411 ==.
                                   1833 ; genLabel
      000438                       1834 00109$:
                           000438  1835 	Sstm8s_clk$CLK_GetITStatus$412 ==.
                                   1836 ;	../SPL/src/stm8s_clk.c: 720: return bitstatus;
                                   1837 ; genReturn
                                   1838 ; genLabel
      000438                       1839 00110$:
                           000438  1840 	Sstm8s_clk$CLK_GetITStatus$413 ==.
                                   1841 ;	../SPL/src/stm8s_clk.c: 721: }
                                   1842 ; genEndFunction
                           000438  1843 	Sstm8s_clk$CLK_GetITStatus$414 ==.
                           000438  1844 	XG$CLK_GetITStatus$0$0 ==.
      000438 81               [ 4] 1845 	ret
                           000439  1846 	Sstm8s_clk$CLK_GetITStatus$415 ==.
                           000439  1847 	Sstm8s_clk$CLK_ClearITPendingBit$416 ==.
                                   1848 ;	../SPL/src/stm8s_clk.c: 729: void CLK_ClearITPendingBit(CLK_IT_TypeDef CLK_IT)
                                   1849 ; genLabel
                                   1850 ;	-----------------------------------------
                                   1851 ;	 function CLK_ClearITPendingBit
                                   1852 ;	-----------------------------------------
                                   1853 ;	Register assignment is optimal.
                                   1854 ;	Stack space usage: 0 bytes.
      000439                       1855 _CLK_ClearITPendingBit:
                           000439  1856 	Sstm8s_clk$CLK_ClearITPendingBit$417 ==.
                           000439  1857 	Sstm8s_clk$CLK_ClearITPendingBit$418 ==.
                                   1858 ;	../SPL/src/stm8s_clk.c: 734: if (CLK_IT == (uint8_t)CLK_IT_CSSD)
                                   1859 ; genCmpEQorNE
      000439 7B 03            [ 1] 1860 	ld	a, (0x03, sp)
      00043B A1 0C            [ 1] 1861 	cp	a, #0x0c
      00043D 26 03            [ 1] 1862 	jrne	00112$
      00043F CCr04r45         [ 2] 1863 	jp	00113$
      000442                       1864 00112$:
      000442 CCr04r50         [ 2] 1865 	jp	00102$
      000445                       1866 00113$:
                           000445  1867 	Sstm8s_clk$CLK_ClearITPendingBit$419 ==.
                                   1868 ; skipping generated iCode
                           000445  1869 	Sstm8s_clk$CLK_ClearITPendingBit$420 ==.
                           000445  1870 	Sstm8s_clk$CLK_ClearITPendingBit$421 ==.
                                   1871 ;	../SPL/src/stm8s_clk.c: 737: CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSD);
                                   1872 ; genPointerGet
      000445 C6 50 C8         [ 1] 1873 	ld	a, 0x50c8
                                   1874 ; genAnd
      000448 A4 F7            [ 1] 1875 	and	a, #0xf7
                                   1876 ; genPointerSet
      00044A C7 50 C8         [ 1] 1877 	ld	0x50c8, a
                           00044D  1878 	Sstm8s_clk$CLK_ClearITPendingBit$422 ==.
                                   1879 ; genGoto
      00044D CCr04r58         [ 2] 1880 	jp	00104$
                                   1881 ; genLabel
      000450                       1882 00102$:
                           000450  1883 	Sstm8s_clk$CLK_ClearITPendingBit$423 ==.
                           000450  1884 	Sstm8s_clk$CLK_ClearITPendingBit$424 ==.
                                   1885 ;	../SPL/src/stm8s_clk.c: 742: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIF);
                                   1886 ; genPointerGet
      000450 C6 50 C5         [ 1] 1887 	ld	a, 0x50c5
                                   1888 ; genAnd
      000453 A4 F7            [ 1] 1889 	and	a, #0xf7
                                   1890 ; genPointerSet
      000455 C7 50 C5         [ 1] 1891 	ld	0x50c5, a
                           000458  1892 	Sstm8s_clk$CLK_ClearITPendingBit$425 ==.
                                   1893 ; genLabel
      000458                       1894 00104$:
                           000458  1895 	Sstm8s_clk$CLK_ClearITPendingBit$426 ==.
                                   1896 ;	../SPL/src/stm8s_clk.c: 745: }
                                   1897 ; genEndFunction
                           000458  1898 	Sstm8s_clk$CLK_ClearITPendingBit$427 ==.
                           000458  1899 	XG$CLK_ClearITPendingBit$0$0 ==.
      000458 81               [ 4] 1900 	ret
                           000459  1901 	Sstm8s_clk$CLK_ClearITPendingBit$428 ==.
                                   1902 	.area CODE
                                   1903 	.area CONST
                           000000  1904 G$HSIDivFactor$0_0$0 == .
      000000                       1905 _HSIDivFactor:
      000000 01                    1906 	.db #0x01	; 1
      000001 02                    1907 	.db #0x02	; 2
      000002 04                    1908 	.db #0x04	; 4
      000003 08                    1909 	.db #0x08	; 8
                           000004  1910 G$CLKPrescTable$0_0$0 == .
      000004                       1911 _CLKPrescTable:
      000004 01                    1912 	.db #0x01	; 1
      000005 02                    1913 	.db #0x02	; 2
      000006 04                    1914 	.db #0x04	; 4
      000007 08                    1915 	.db #0x08	; 8
      000008 0A                    1916 	.db #0x0a	; 10
      000009 10                    1917 	.db #0x10	; 16
      00000A 14                    1918 	.db #0x14	; 20
      00000B 28                    1919 	.db #0x28	; 40
                                   1920 	.area INITIALIZER
                                   1921 	.area CABS (ABS)
                                   1922 
                                   1923 	.area .debug_line (NOLOAD)
      000000 00 00 06 24           1924 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                       1925 Ldebug_line_start:
      000004 00 02                 1926 	.dw	2
      000006 00 00 00 77           1927 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                    1928 	.db	1
      00000B 01                    1929 	.db	1
      00000C FB                    1930 	.db	-5
      00000D 0F                    1931 	.db	15
      00000E 0A                    1932 	.db	10
      00000F 00                    1933 	.db	0
      000010 01                    1934 	.db	1
      000011 01                    1935 	.db	1
      000012 01                    1936 	.db	1
      000013 01                    1937 	.db	1
      000014 00                    1938 	.db	0
      000015 00                    1939 	.db	0
      000016 00                    1940 	.db	0
      000017 01                    1941 	.db	1
      000018 43 3A 5C 50 72 6F 67  1942 	.ascii "C:\Program Files\SDCC\bin\..\include\stm8"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
             5C 73 74 6D 38
      000040 00                    1943 	.db	0
      000041 43 3A 5C 50 72 6F 67  1944 	.ascii "C:\Program Files\SDCC\bin\..\include"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
      000064 00                    1945 	.db	0
      000065 00                    1946 	.db	0
      000066 2E 2E 2F 53 50 4C 2F  1947 	.ascii "../SPL/src/stm8s_clk.c"
             73 72 63 2F 73 74 6D
             38 73 5F 63 6C 6B 2E
             63
      00007C 00                    1948 	.db	0
      00007D 00                    1949 	.uleb128	0
      00007E 00                    1950 	.uleb128	0
      00007F 00                    1951 	.uleb128	0
      000080 00                    1952 	.db	0
      000081                       1953 Ldebug_line_stmt:
      000081 00                    1954 	.db	0
      000082 05                    1955 	.uleb128	5
      000083 02                    1956 	.db	2
      000084 00 00r00r00           1957 	.dw	0,(Sstm8s_clk$CLK_DeInit$0)
      000088 03                    1958 	.db	3
      000089 C7 00                 1959 	.sleb128	71
      00008B 01                    1960 	.db	1
      00008C 09                    1961 	.db	9
      00008D 00 00                 1962 	.dw	Sstm8s_clk$CLK_DeInit$2-Sstm8s_clk$CLK_DeInit$0
      00008F 03                    1963 	.db	3
      000090 02                    1964 	.sleb128	2
      000091 01                    1965 	.db	1
      000092 09                    1966 	.db	9
      000093 00 04                 1967 	.dw	Sstm8s_clk$CLK_DeInit$3-Sstm8s_clk$CLK_DeInit$2
      000095 03                    1968 	.db	3
      000096 01                    1969 	.sleb128	1
      000097 01                    1970 	.db	1
      000098 09                    1971 	.db	9
      000099 00 04                 1972 	.dw	Sstm8s_clk$CLK_DeInit$4-Sstm8s_clk$CLK_DeInit$3
      00009B 03                    1973 	.db	3
      00009C 01                    1974 	.sleb128	1
      00009D 01                    1975 	.db	1
      00009E 09                    1976 	.db	9
      00009F 00 04                 1977 	.dw	Sstm8s_clk$CLK_DeInit$5-Sstm8s_clk$CLK_DeInit$4
      0000A1 03                    1978 	.db	3
      0000A2 01                    1979 	.sleb128	1
      0000A3 01                    1980 	.db	1
      0000A4 09                    1981 	.db	9
      0000A5 00 04                 1982 	.dw	Sstm8s_clk$CLK_DeInit$6-Sstm8s_clk$CLK_DeInit$5
      0000A7 03                    1983 	.db	3
      0000A8 01                    1984 	.sleb128	1
      0000A9 01                    1985 	.db	1
      0000AA 09                    1986 	.db	9
      0000AB 00 04                 1987 	.dw	Sstm8s_clk$CLK_DeInit$7-Sstm8s_clk$CLK_DeInit$6
      0000AD 03                    1988 	.db	3
      0000AE 01                    1989 	.sleb128	1
      0000AF 01                    1990 	.db	1
      0000B0 09                    1991 	.db	9
      0000B1 00 04                 1992 	.dw	Sstm8s_clk$CLK_DeInit$8-Sstm8s_clk$CLK_DeInit$7
      0000B3 03                    1993 	.db	3
      0000B4 01                    1994 	.sleb128	1
      0000B5 01                    1995 	.db	1
      0000B6 09                    1996 	.db	9
      0000B7 00 04                 1997 	.dw	Sstm8s_clk$CLK_DeInit$9-Sstm8s_clk$CLK_DeInit$8
      0000B9 03                    1998 	.db	3
      0000BA 01                    1999 	.sleb128	1
      0000BB 01                    2000 	.db	1
      0000BC 09                    2001 	.db	9
      0000BD 00 04                 2002 	.dw	Sstm8s_clk$CLK_DeInit$10-Sstm8s_clk$CLK_DeInit$9
      0000BF 03                    2003 	.db	3
      0000C0 01                    2004 	.sleb128	1
      0000C1 01                    2005 	.db	1
      0000C2 09                    2006 	.db	9
      0000C3 00 04                 2007 	.dw	Sstm8s_clk$CLK_DeInit$11-Sstm8s_clk$CLK_DeInit$10
      0000C5 03                    2008 	.db	3
      0000C6 01                    2009 	.sleb128	1
      0000C7 01                    2010 	.db	1
      0000C8 09                    2011 	.db	9
      0000C9 00 09                 2012 	.dw	Sstm8s_clk$CLK_DeInit$12-Sstm8s_clk$CLK_DeInit$11
      0000CB 03                    2013 	.db	3
      0000CC 02                    2014 	.sleb128	2
      0000CD 01                    2015 	.db	1
      0000CE 09                    2016 	.db	9
      0000CF 00 04                 2017 	.dw	Sstm8s_clk$CLK_DeInit$13-Sstm8s_clk$CLK_DeInit$12
      0000D1 03                    2018 	.db	3
      0000D2 01                    2019 	.sleb128	1
      0000D3 01                    2020 	.db	1
      0000D4 09                    2021 	.db	9
      0000D5 00 04                 2022 	.dw	Sstm8s_clk$CLK_DeInit$14-Sstm8s_clk$CLK_DeInit$13
      0000D7 03                    2023 	.db	3
      0000D8 01                    2024 	.sleb128	1
      0000D9 01                    2025 	.db	1
      0000DA 09                    2026 	.db	9
      0000DB 00 04                 2027 	.dw	Sstm8s_clk$CLK_DeInit$15-Sstm8s_clk$CLK_DeInit$14
      0000DD 03                    2028 	.db	3
      0000DE 01                    2029 	.sleb128	1
      0000DF 01                    2030 	.db	1
      0000E0 09                    2031 	.db	9
      0000E1 00 01                 2032 	.dw	1+Sstm8s_clk$CLK_DeInit$16-Sstm8s_clk$CLK_DeInit$15
      0000E3 00                    2033 	.db	0
      0000E4 01                    2034 	.uleb128	1
      0000E5 01                    2035 	.db	1
      0000E6 00                    2036 	.db	0
      0000E7 05                    2037 	.uleb128	5
      0000E8 02                    2038 	.db	2
      0000E9 00 00r00r3A           2039 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$18)
      0000ED 03                    2040 	.db	3
      0000EE E2 00                 2041 	.sleb128	98
      0000F0 01                    2042 	.db	1
      0000F1 09                    2043 	.db	9
      0000F2 00 00                 2044 	.dw	Sstm8s_clk$CLK_FastHaltWakeUpCmd$20-Sstm8s_clk$CLK_FastHaltWakeUpCmd$18
      0000F4 03                    2045 	.db	3
      0000F5 08                    2046 	.sleb128	8
      0000F6 01                    2047 	.db	1
      0000F7 09                    2048 	.db	9
      0000F8 00 03                 2049 	.dw	Sstm8s_clk$CLK_FastHaltWakeUpCmd$21-Sstm8s_clk$CLK_FastHaltWakeUpCmd$20
      0000FA 03                    2050 	.db	3
      0000FB 7D                    2051 	.sleb128	-3
      0000FC 01                    2052 	.db	1
      0000FD 09                    2053 	.db	9
      0000FE 00 07                 2054 	.dw	Sstm8s_clk$CLK_FastHaltWakeUpCmd$23-Sstm8s_clk$CLK_FastHaltWakeUpCmd$21
      000100 03                    2055 	.db	3
      000101 03                    2056 	.sleb128	3
      000102 01                    2057 	.db	1
      000103 09                    2058 	.db	9
      000104 00 08                 2059 	.dw	Sstm8s_clk$CLK_FastHaltWakeUpCmd$26-Sstm8s_clk$CLK_FastHaltWakeUpCmd$23
      000106 03                    2060 	.db	3
      000107 05                    2061 	.sleb128	5
      000108 01                    2062 	.db	1
      000109 09                    2063 	.db	9
      00010A 00 05                 2064 	.dw	Sstm8s_clk$CLK_FastHaltWakeUpCmd$28-Sstm8s_clk$CLK_FastHaltWakeUpCmd$26
      00010C 03                    2065 	.db	3
      00010D 02                    2066 	.sleb128	2
      00010E 01                    2067 	.db	1
      00010F 09                    2068 	.db	9
      000110 00 01                 2069 	.dw	1+Sstm8s_clk$CLK_FastHaltWakeUpCmd$29-Sstm8s_clk$CLK_FastHaltWakeUpCmd$28
      000112 00                    2070 	.db	0
      000113 01                    2071 	.uleb128	1
      000114 01                    2072 	.db	1
      000115 00                    2073 	.db	0
      000116 05                    2074 	.uleb128	5
      000117 02                    2075 	.db	2
      000118 00 00r00r52           2076 	.dw	0,(Sstm8s_clk$CLK_HSECmd$31)
      00011C 03                    2077 	.db	3
      00011D F8 00                 2078 	.sleb128	120
      00011F 01                    2079 	.db	1
      000120 09                    2080 	.db	9
      000121 00 00                 2081 	.dw	Sstm8s_clk$CLK_HSECmd$33-Sstm8s_clk$CLK_HSECmd$31
      000123 03                    2082 	.db	3
      000124 08                    2083 	.sleb128	8
      000125 01                    2084 	.db	1
      000126 09                    2085 	.db	9
      000127 00 03                 2086 	.dw	Sstm8s_clk$CLK_HSECmd$34-Sstm8s_clk$CLK_HSECmd$33
      000129 03                    2087 	.db	3
      00012A 7D                    2088 	.sleb128	-3
      00012B 01                    2089 	.db	1
      00012C 09                    2090 	.db	9
      00012D 00 07                 2091 	.dw	Sstm8s_clk$CLK_HSECmd$36-Sstm8s_clk$CLK_HSECmd$34
      00012F 03                    2092 	.db	3
      000130 03                    2093 	.sleb128	3
      000131 01                    2094 	.db	1
      000132 09                    2095 	.db	9
      000133 00 08                 2096 	.dw	Sstm8s_clk$CLK_HSECmd$39-Sstm8s_clk$CLK_HSECmd$36
      000135 03                    2097 	.db	3
      000136 05                    2098 	.sleb128	5
      000137 01                    2099 	.db	1
      000138 09                    2100 	.db	9
      000139 00 05                 2101 	.dw	Sstm8s_clk$CLK_HSECmd$41-Sstm8s_clk$CLK_HSECmd$39
      00013B 03                    2102 	.db	3
      00013C 02                    2103 	.sleb128	2
      00013D 01                    2104 	.db	1
      00013E 09                    2105 	.db	9
      00013F 00 01                 2106 	.dw	1+Sstm8s_clk$CLK_HSECmd$42-Sstm8s_clk$CLK_HSECmd$41
      000141 00                    2107 	.db	0
      000142 01                    2108 	.uleb128	1
      000143 01                    2109 	.db	1
      000144 00                    2110 	.db	0
      000145 05                    2111 	.uleb128	5
      000146 02                    2112 	.db	2
      000147 00 00r00r6A           2113 	.dw	0,(Sstm8s_clk$CLK_HSICmd$44)
      00014B 03                    2114 	.db	3
      00014C 8E 01                 2115 	.sleb128	142
      00014E 01                    2116 	.db	1
      00014F 09                    2117 	.db	9
      000150 00 00                 2118 	.dw	Sstm8s_clk$CLK_HSICmd$46-Sstm8s_clk$CLK_HSICmd$44
      000152 03                    2119 	.db	3
      000153 08                    2120 	.sleb128	8
      000154 01                    2121 	.db	1
      000155 09                    2122 	.db	9
      000156 00 03                 2123 	.dw	Sstm8s_clk$CLK_HSICmd$47-Sstm8s_clk$CLK_HSICmd$46
      000158 03                    2124 	.db	3
      000159 7D                    2125 	.sleb128	-3
      00015A 01                    2126 	.db	1
      00015B 09                    2127 	.db	9
      00015C 00 07                 2128 	.dw	Sstm8s_clk$CLK_HSICmd$49-Sstm8s_clk$CLK_HSICmd$47
      00015E 03                    2129 	.db	3
      00015F 03                    2130 	.sleb128	3
      000160 01                    2131 	.db	1
      000161 09                    2132 	.db	9
      000162 00 08                 2133 	.dw	Sstm8s_clk$CLK_HSICmd$52-Sstm8s_clk$CLK_HSICmd$49
      000164 03                    2134 	.db	3
      000165 05                    2135 	.sleb128	5
      000166 01                    2136 	.db	1
      000167 09                    2137 	.db	9
      000168 00 05                 2138 	.dw	Sstm8s_clk$CLK_HSICmd$54-Sstm8s_clk$CLK_HSICmd$52
      00016A 03                    2139 	.db	3
      00016B 02                    2140 	.sleb128	2
      00016C 01                    2141 	.db	1
      00016D 09                    2142 	.db	9
      00016E 00 01                 2143 	.dw	1+Sstm8s_clk$CLK_HSICmd$55-Sstm8s_clk$CLK_HSICmd$54
      000170 00                    2144 	.db	0
      000171 01                    2145 	.uleb128	1
      000172 01                    2146 	.db	1
      000173 00                    2147 	.db	0
      000174 05                    2148 	.uleb128	5
      000175 02                    2149 	.db	2
      000176 00 00r00r82           2150 	.dw	0,(Sstm8s_clk$CLK_LSICmd$57)
      00017A 03                    2151 	.db	3
      00017B A5 01                 2152 	.sleb128	165
      00017D 01                    2153 	.db	1
      00017E 09                    2154 	.db	9
      00017F 00 00                 2155 	.dw	Sstm8s_clk$CLK_LSICmd$59-Sstm8s_clk$CLK_LSICmd$57
      000181 03                    2156 	.db	3
      000182 08                    2157 	.sleb128	8
      000183 01                    2158 	.db	1
      000184 09                    2159 	.db	9
      000185 00 03                 2160 	.dw	Sstm8s_clk$CLK_LSICmd$60-Sstm8s_clk$CLK_LSICmd$59
      000187 03                    2161 	.db	3
      000188 7D                    2162 	.sleb128	-3
      000189 01                    2163 	.db	1
      00018A 09                    2164 	.db	9
      00018B 00 07                 2165 	.dw	Sstm8s_clk$CLK_LSICmd$62-Sstm8s_clk$CLK_LSICmd$60
      00018D 03                    2166 	.db	3
      00018E 03                    2167 	.sleb128	3
      00018F 01                    2168 	.db	1
      000190 09                    2169 	.db	9
      000191 00 08                 2170 	.dw	Sstm8s_clk$CLK_LSICmd$65-Sstm8s_clk$CLK_LSICmd$62
      000193 03                    2171 	.db	3
      000194 05                    2172 	.sleb128	5
      000195 01                    2173 	.db	1
      000196 09                    2174 	.db	9
      000197 00 05                 2175 	.dw	Sstm8s_clk$CLK_LSICmd$67-Sstm8s_clk$CLK_LSICmd$65
      000199 03                    2176 	.db	3
      00019A 02                    2177 	.sleb128	2
      00019B 01                    2178 	.db	1
      00019C 09                    2179 	.db	9
      00019D 00 01                 2180 	.dw	1+Sstm8s_clk$CLK_LSICmd$68-Sstm8s_clk$CLK_LSICmd$67
      00019F 00                    2181 	.db	0
      0001A0 01                    2182 	.uleb128	1
      0001A1 01                    2183 	.db	1
      0001A2 00                    2184 	.db	0
      0001A3 05                    2185 	.uleb128	5
      0001A4 02                    2186 	.db	2
      0001A5 00 00r00r9A           2187 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$70)
      0001A9 03                    2188 	.db	3
      0001AA BC 01                 2189 	.sleb128	188
      0001AC 01                    2190 	.db	1
      0001AD 09                    2191 	.db	9
      0001AE 00 00                 2192 	.dw	Sstm8s_clk$CLK_CCOCmd$72-Sstm8s_clk$CLK_CCOCmd$70
      0001B0 03                    2193 	.db	3
      0001B1 08                    2194 	.sleb128	8
      0001B2 01                    2195 	.db	1
      0001B3 09                    2196 	.db	9
      0001B4 00 03                 2197 	.dw	Sstm8s_clk$CLK_CCOCmd$73-Sstm8s_clk$CLK_CCOCmd$72
      0001B6 03                    2198 	.db	3
      0001B7 7D                    2199 	.sleb128	-3
      0001B8 01                    2200 	.db	1
      0001B9 09                    2201 	.db	9
      0001BA 00 07                 2202 	.dw	Sstm8s_clk$CLK_CCOCmd$75-Sstm8s_clk$CLK_CCOCmd$73
      0001BC 03                    2203 	.db	3
      0001BD 03                    2204 	.sleb128	3
      0001BE 01                    2205 	.db	1
      0001BF 09                    2206 	.db	9
      0001C0 00 08                 2207 	.dw	Sstm8s_clk$CLK_CCOCmd$78-Sstm8s_clk$CLK_CCOCmd$75
      0001C2 03                    2208 	.db	3
      0001C3 05                    2209 	.sleb128	5
      0001C4 01                    2210 	.db	1
      0001C5 09                    2211 	.db	9
      0001C6 00 05                 2212 	.dw	Sstm8s_clk$CLK_CCOCmd$80-Sstm8s_clk$CLK_CCOCmd$78
      0001C8 03                    2213 	.db	3
      0001C9 02                    2214 	.sleb128	2
      0001CA 01                    2215 	.db	1
      0001CB 09                    2216 	.db	9
      0001CC 00 01                 2217 	.dw	1+Sstm8s_clk$CLK_CCOCmd$81-Sstm8s_clk$CLK_CCOCmd$80
      0001CE 00                    2218 	.db	0
      0001CF 01                    2219 	.uleb128	1
      0001D0 01                    2220 	.db	1
      0001D1 00                    2221 	.db	0
      0001D2 05                    2222 	.uleb128	5
      0001D3 02                    2223 	.db	2
      0001D4 00 00r00rB2           2224 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$83)
      0001D8 03                    2225 	.db	3
      0001D9 D4 01                 2226 	.sleb128	212
      0001DB 01                    2227 	.db	1
      0001DC 09                    2228 	.db	9
      0001DD 00 00                 2229 	.dw	Sstm8s_clk$CLK_ClockSwitchCmd$85-Sstm8s_clk$CLK_ClockSwitchCmd$83
      0001DF 03                    2230 	.db	3
      0001E0 08                    2231 	.sleb128	8
      0001E1 01                    2232 	.db	1
      0001E2 09                    2233 	.db	9
      0001E3 00 03                 2234 	.dw	Sstm8s_clk$CLK_ClockSwitchCmd$86-Sstm8s_clk$CLK_ClockSwitchCmd$85
      0001E5 03                    2235 	.db	3
      0001E6 7D                    2236 	.sleb128	-3
      0001E7 01                    2237 	.db	1
      0001E8 09                    2238 	.db	9
      0001E9 00 07                 2239 	.dw	Sstm8s_clk$CLK_ClockSwitchCmd$88-Sstm8s_clk$CLK_ClockSwitchCmd$86
      0001EB 03                    2240 	.db	3
      0001EC 03                    2241 	.sleb128	3
      0001ED 01                    2242 	.db	1
      0001EE 09                    2243 	.db	9
      0001EF 00 08                 2244 	.dw	Sstm8s_clk$CLK_ClockSwitchCmd$91-Sstm8s_clk$CLK_ClockSwitchCmd$88
      0001F1 03                    2245 	.db	3
      0001F2 05                    2246 	.sleb128	5
      0001F3 01                    2247 	.db	1
      0001F4 09                    2248 	.db	9
      0001F5 00 05                 2249 	.dw	Sstm8s_clk$CLK_ClockSwitchCmd$93-Sstm8s_clk$CLK_ClockSwitchCmd$91
      0001F7 03                    2250 	.db	3
      0001F8 02                    2251 	.sleb128	2
      0001F9 01                    2252 	.db	1
      0001FA 09                    2253 	.db	9
      0001FB 00 01                 2254 	.dw	1+Sstm8s_clk$CLK_ClockSwitchCmd$94-Sstm8s_clk$CLK_ClockSwitchCmd$93
      0001FD 00                    2255 	.db	0
      0001FE 01                    2256 	.uleb128	1
      0001FF 01                    2257 	.db	1
      000200 00                    2258 	.db	0
      000201 05                    2259 	.uleb128	5
      000202 02                    2260 	.db	2
      000203 00 00r00rCA           2261 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$96)
      000207 03                    2262 	.db	3
      000208 ED 01                 2263 	.sleb128	237
      00020A 01                    2264 	.db	1
      00020B 09                    2265 	.db	9
      00020C 00 00                 2266 	.dw	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$98-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$96
      00020E 03                    2267 	.db	3
      00020F 08                    2268 	.sleb128	8
      000210 01                    2269 	.db	1
      000211 09                    2270 	.db	9
      000212 00 03                 2271 	.dw	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$99-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$98
      000214 03                    2272 	.db	3
      000215 7D                    2273 	.sleb128	-3
      000216 01                    2274 	.db	1
      000217 09                    2275 	.db	9
      000218 00 07                 2276 	.dw	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$101-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$99
      00021A 03                    2277 	.db	3
      00021B 03                    2278 	.sleb128	3
      00021C 01                    2279 	.db	1
      00021D 09                    2280 	.db	9
      00021E 00 08                 2281 	.dw	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$104-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$101
      000220 03                    2282 	.db	3
      000221 05                    2283 	.sleb128	5
      000222 01                    2284 	.db	1
      000223 09                    2285 	.db	9
      000224 00 05                 2286 	.dw	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$106-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$104
      000226 03                    2287 	.db	3
      000227 02                    2288 	.sleb128	2
      000228 01                    2289 	.db	1
      000229 09                    2290 	.db	9
      00022A 00 01                 2291 	.dw	1+Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$107-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$106
      00022C 00                    2292 	.db	0
      00022D 01                    2293 	.uleb128	1
      00022E 01                    2294 	.db	1
      00022F 00                    2295 	.db	0
      000230 05                    2296 	.uleb128	5
      000231 02                    2297 	.db	2
      000232 00 00r00rE2           2298 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$109)
      000236 03                    2299 	.db	3
      000237 86 02                 2300 	.sleb128	262
      000239 01                    2301 	.db	1
      00023A 09                    2302 	.db	9
      00023B 00 01                 2303 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$112-Sstm8s_clk$CLK_PeripheralClockConfig$109
      00023D 03                    2304 	.db	3
      00023E 0B                    2305 	.sleb128	11
      00023F 01                    2306 	.db	1
      000240 09                    2307 	.db	9
      000241 00 12                 2308 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$115-Sstm8s_clk$CLK_PeripheralClockConfig$112
      000243 03                    2309 	.db	3
      000244 05                    2310 	.sleb128	5
      000245 01                    2311 	.db	1
      000246 09                    2312 	.db	9
      000247 00 05                 2313 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$116-Sstm8s_clk$CLK_PeripheralClockConfig$115
      000249 03                    2314 	.db	3
      00024A 76                    2315 	.sleb128	-10
      00024B 01                    2316 	.db	1
      00024C 09                    2317 	.db	9
      00024D 00 09                 2318 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$117-Sstm8s_clk$CLK_PeripheralClockConfig$116
      00024F 03                    2319 	.db	3
      000250 05                    2320 	.sleb128	5
      000251 01                    2321 	.db	1
      000252 09                    2322 	.db	9
      000253 00 03                 2323 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$119-Sstm8s_clk$CLK_PeripheralClockConfig$117
      000255 03                    2324 	.db	3
      000256 7D                    2325 	.sleb128	-3
      000257 01                    2326 	.db	1
      000258 09                    2327 	.db	9
      000259 00 07                 2328 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$121-Sstm8s_clk$CLK_PeripheralClockConfig$119
      00025B 03                    2329 	.db	3
      00025C 03                    2330 	.sleb128	3
      00025D 01                    2331 	.db	1
      00025E 09                    2332 	.db	9
      00025F 00 08                 2333 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$124-Sstm8s_clk$CLK_PeripheralClockConfig$121
      000261 03                    2334 	.db	3
      000262 05                    2335 	.sleb128	5
      000263 01                    2336 	.db	1
      000264 09                    2337 	.db	9
      000265 00 08                 2338 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$126-Sstm8s_clk$CLK_PeripheralClockConfig$124
      000267 03                    2339 	.db	3
      000268 08                    2340 	.sleb128	8
      000269 01                    2341 	.db	1
      00026A 09                    2342 	.db	9
      00026B 00 03                 2343 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$128-Sstm8s_clk$CLK_PeripheralClockConfig$126
      00026D 03                    2344 	.db	3
      00026E 7D                    2345 	.sleb128	-3
      00026F 01                    2346 	.db	1
      000270 09                    2347 	.db	9
      000271 00 07                 2348 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$130-Sstm8s_clk$CLK_PeripheralClockConfig$128
      000273 03                    2349 	.db	3
      000274 03                    2350 	.sleb128	3
      000275 01                    2351 	.db	1
      000276 09                    2352 	.db	9
      000277 00 08                 2353 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$133-Sstm8s_clk$CLK_PeripheralClockConfig$130
      000279 03                    2354 	.db	3
      00027A 05                    2355 	.sleb128	5
      00027B 01                    2356 	.db	1
      00027C 09                    2357 	.db	9
      00027D 00 05                 2358 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$135-Sstm8s_clk$CLK_PeripheralClockConfig$133
      00027F 03                    2359 	.db	3
      000280 03                    2360 	.sleb128	3
      000281 01                    2361 	.db	1
      000282 09                    2362 	.db	9
      000283 00 02                 2363 	.dw	1+Sstm8s_clk$CLK_PeripheralClockConfig$137-Sstm8s_clk$CLK_PeripheralClockConfig$135
      000285 00                    2364 	.db	0
      000286 01                    2365 	.uleb128	1
      000287 01                    2366 	.db	1
      000288 00                    2367 	.db	0
      000289 05                    2368 	.uleb128	5
      00028A 02                    2369 	.db	2
      00028B 00 00r01r36           2370 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$139)
      00028F 03                    2371 	.db	3
      000290 B4 02                 2372 	.sleb128	308
      000292 01                    2373 	.db	1
      000293 09                    2374 	.db	9
      000294 00 01                 2375 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$142-Sstm8s_clk$CLK_ClockSwitchConfig$139
      000296 03                    2376 	.db	3
      000297 03                    2377 	.sleb128	3
      000298 01                    2378 	.db	1
      000299 09                    2379 	.db	9
      00029A 00 02                 2380 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$143-Sstm8s_clk$CLK_ClockSwitchConfig$142
      00029C 03                    2381 	.db	3
      00029D 0A                    2382 	.sleb128	10
      00029E 01                    2383 	.db	1
      00029F 09                    2384 	.db	9
      0002A0 00 05                 2385 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$144-Sstm8s_clk$CLK_ClockSwitchConfig$143
      0002A2 03                    2386 	.db	3
      0002A3 06                    2387 	.sleb128	6
      0002A4 01                    2388 	.db	1
      0002A5 09                    2389 	.db	9
      0002A6 00 03                 2390 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$145-Sstm8s_clk$CLK_ClockSwitchConfig$144
      0002A8 03                    2391 	.db	3
      0002A9 7D                    2392 	.sleb128	-3
      0002AA 01                    2393 	.db	1
      0002AB 09                    2394 	.db	9
      0002AC 00 0D                 2395 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$150-Sstm8s_clk$CLK_ClockSwitchConfig$145
      0002AE 03                    2396 	.db	3
      0002AF 03                    2397 	.sleb128	3
      0002B0 01                    2398 	.db	1
      0002B1 09                    2399 	.db	9
      0002B2 00 08                 2400 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$152-Sstm8s_clk$CLK_ClockSwitchConfig$150
      0002B4 03                    2401 	.db	3
      0002B5 03                    2402 	.sleb128	3
      0002B6 01                    2403 	.db	1
      0002B7 09                    2404 	.db	9
      0002B8 00 07                 2405 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$154-Sstm8s_clk$CLK_ClockSwitchConfig$152
      0002BA 03                    2406 	.db	3
      0002BB 02                    2407 	.sleb128	2
      0002BC 01                    2408 	.db	1
      0002BD 09                    2409 	.db	9
      0002BE 00 08                 2410 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$157-Sstm8s_clk$CLK_ClockSwitchConfig$154
      0002C0 03                    2411 	.db	3
      0002C1 04                    2412 	.sleb128	4
      0002C2 01                    2413 	.db	1
      0002C3 09                    2414 	.db	9
      0002C4 00 05                 2415 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$159-Sstm8s_clk$CLK_ClockSwitchConfig$157
      0002C6 03                    2416 	.db	3
      0002C7 04                    2417 	.sleb128	4
      0002C8 01                    2418 	.db	1
      0002C9 09                    2419 	.db	9
      0002CA 00 08                 2420 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$161-Sstm8s_clk$CLK_ClockSwitchConfig$159
      0002CC 03                    2421 	.db	3
      0002CD 03                    2422 	.sleb128	3
      0002CE 01                    2423 	.db	1
      0002CF 09                    2424 	.db	9
      0002D0 00 0F                 2425 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$163-Sstm8s_clk$CLK_ClockSwitchConfig$161
      0002D2 03                    2426 	.db	3
      0002D3 02                    2427 	.sleb128	2
      0002D4 01                    2428 	.db	1
      0002D5 09                    2429 	.db	9
      0002D6 00 04                 2430 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$166-Sstm8s_clk$CLK_ClockSwitchConfig$163
      0002D8 03                    2431 	.db	3
      0002D9 03                    2432 	.sleb128	3
      0002DA 01                    2433 	.db	1
      0002DB 09                    2434 	.db	9
      0002DC 00 06                 2435 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$168-Sstm8s_clk$CLK_ClockSwitchConfig$166
      0002DE 03                    2436 	.db	3
      0002DF 02                    2437 	.sleb128	2
      0002E0 01                    2438 	.db	1
      0002E1 09                    2439 	.db	9
      0002E2 00 06                 2440 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$171-Sstm8s_clk$CLK_ClockSwitchConfig$168
      0002E4 03                    2441 	.db	3
      0002E5 04                    2442 	.sleb128	4
      0002E6 01                    2443 	.db	1
      0002E7 09                    2444 	.db	9
      0002E8 00 04                 2445 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$174-Sstm8s_clk$CLK_ClockSwitchConfig$171
      0002EA 03                    2446 	.db	3
      0002EB 06                    2447 	.sleb128	6
      0002EC 01                    2448 	.db	1
      0002ED 09                    2449 	.db	9
      0002EE 00 07                 2450 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$176-Sstm8s_clk$CLK_ClockSwitchConfig$174
      0002F0 03                    2451 	.db	3
      0002F1 02                    2452 	.sleb128	2
      0002F2 01                    2453 	.db	1
      0002F3 09                    2454 	.db	9
      0002F4 00 08                 2455 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$179-Sstm8s_clk$CLK_ClockSwitchConfig$176
      0002F6 03                    2456 	.db	3
      0002F7 04                    2457 	.sleb128	4
      0002F8 01                    2458 	.db	1
      0002F9 09                    2459 	.db	9
      0002FA 00 05                 2460 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$181-Sstm8s_clk$CLK_ClockSwitchConfig$179
      0002FC 03                    2461 	.db	3
      0002FD 04                    2462 	.sleb128	4
      0002FE 01                    2463 	.db	1
      0002FF 09                    2464 	.db	9
      000300 00 08                 2465 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$183-Sstm8s_clk$CLK_ClockSwitchConfig$181
      000302 03                    2466 	.db	3
      000303 03                    2467 	.sleb128	3
      000304 01                    2468 	.db	1
      000305 09                    2469 	.db	9
      000306 00 10                 2470 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$185-Sstm8s_clk$CLK_ClockSwitchConfig$183
      000308 03                    2471 	.db	3
      000309 02                    2472 	.sleb128	2
      00030A 01                    2473 	.db	1
      00030B 09                    2474 	.db	9
      00030C 00 04                 2475 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$188-Sstm8s_clk$CLK_ClockSwitchConfig$185
      00030E 03                    2476 	.db	3
      00030F 03                    2477 	.sleb128	3
      000310 01                    2478 	.db	1
      000311 09                    2479 	.db	9
      000312 00 06                 2480 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$190-Sstm8s_clk$CLK_ClockSwitchConfig$188
      000314 03                    2481 	.db	3
      000315 03                    2482 	.sleb128	3
      000316 01                    2483 	.db	1
      000317 09                    2484 	.db	9
      000318 00 08                 2485 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$191-Sstm8s_clk$CLK_ClockSwitchConfig$190
      00031A 03                    2486 	.db	3
      00031B 01                    2487 	.sleb128	1
      00031C 01                    2488 	.db	1
      00031D 09                    2489 	.db	9
      00031E 00 06                 2490 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$194-Sstm8s_clk$CLK_ClockSwitchConfig$191
      000320 03                    2491 	.db	3
      000321 04                    2492 	.sleb128	4
      000322 01                    2493 	.db	1
      000323 09                    2494 	.db	9
      000324 00 01                 2495 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$196-Sstm8s_clk$CLK_ClockSwitchConfig$194
      000326 03                    2496 	.db	3
      000327 03                    2497 	.sleb128	3
      000328 01                    2498 	.db	1
      000329 09                    2499 	.db	9
      00032A 00 07                 2500 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$198-Sstm8s_clk$CLK_ClockSwitchConfig$196
      00032C 03                    2501 	.db	3
      00032D 03                    2502 	.sleb128	3
      00032E 01                    2503 	.db	1
      00032F 09                    2504 	.db	9
      000330 00 13                 2505 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$201-Sstm8s_clk$CLK_ClockSwitchConfig$198
      000332 03                    2506 	.db	3
      000333 02                    2507 	.sleb128	2
      000334 01                    2508 	.db	1
      000335 09                    2509 	.db	9
      000336 00 0B                 2510 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$203-Sstm8s_clk$CLK_ClockSwitchConfig$201
      000338 03                    2511 	.db	3
      000339 02                    2512 	.sleb128	2
      00033A 01                    2513 	.db	1
      00033B 09                    2514 	.db	9
      00033C 00 13                 2515 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$206-Sstm8s_clk$CLK_ClockSwitchConfig$203
      00033E 03                    2516 	.db	3
      00033F 02                    2517 	.sleb128	2
      000340 01                    2518 	.db	1
      000341 09                    2519 	.db	9
      000342 00 0B                 2520 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$208-Sstm8s_clk$CLK_ClockSwitchConfig$206
      000344 03                    2521 	.db	3
      000345 02                    2522 	.sleb128	2
      000346 01                    2523 	.db	1
      000347 09                    2524 	.db	9
      000348 00 13                 2525 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$211-Sstm8s_clk$CLK_ClockSwitchConfig$208
      00034A 03                    2526 	.db	3
      00034B 02                    2527 	.sleb128	2
      00034C 01                    2528 	.db	1
      00034D 09                    2529 	.db	9
      00034E 00 08                 2530 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$213-Sstm8s_clk$CLK_ClockSwitchConfig$211
      000350 03                    2531 	.db	3
      000351 03                    2532 	.sleb128	3
      000352 01                    2533 	.db	1
      000353 09                    2534 	.db	9
      000354 00 01                 2535 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$214-Sstm8s_clk$CLK_ClockSwitchConfig$213
      000356 03                    2536 	.db	3
      000357 01                    2537 	.sleb128	1
      000358 01                    2538 	.db	1
      000359 09                    2539 	.db	9
      00035A 00 03                 2540 	.dw	1+Sstm8s_clk$CLK_ClockSwitchConfig$216-Sstm8s_clk$CLK_ClockSwitchConfig$214
      00035C 00                    2541 	.db	0
      00035D 01                    2542 	.uleb128	1
      00035E 01                    2543 	.db	1
      00035F 00                    2544 	.db	0
      000360 05                    2545 	.uleb128	5
      000361 02                    2546 	.db	2
      000362 00 00r02r3C           2547 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$218)
      000366 03                    2548 	.db	3
      000367 9E 03                 2549 	.sleb128	414
      000369 01                    2550 	.db	1
      00036A 09                    2551 	.db	9
      00036B 00 00                 2552 	.dw	Sstm8s_clk$CLK_HSIPrescalerConfig$220-Sstm8s_clk$CLK_HSIPrescalerConfig$218
      00036D 03                    2553 	.db	3
      00036E 06                    2554 	.sleb128	6
      00036F 01                    2555 	.db	1
      000370 09                    2556 	.db	9
      000371 00 08                 2557 	.dw	Sstm8s_clk$CLK_HSIPrescalerConfig$221-Sstm8s_clk$CLK_HSIPrescalerConfig$220
      000373 03                    2558 	.db	3
      000374 03                    2559 	.sleb128	3
      000375 01                    2560 	.db	1
      000376 09                    2561 	.db	9
      000377 00 08                 2562 	.dw	Sstm8s_clk$CLK_HSIPrescalerConfig$222-Sstm8s_clk$CLK_HSIPrescalerConfig$221
      000379 03                    2563 	.db	3
      00037A 01                    2564 	.sleb128	1
      00037B 01                    2565 	.db	1
      00037C 09                    2566 	.db	9
      00037D 00 01                 2567 	.dw	1+Sstm8s_clk$CLK_HSIPrescalerConfig$223-Sstm8s_clk$CLK_HSIPrescalerConfig$222
      00037F 00                    2568 	.db	0
      000380 01                    2569 	.uleb128	1
      000381 01                    2570 	.db	1
      000382 00                    2571 	.db	0
      000383 05                    2572 	.uleb128	5
      000384 02                    2573 	.db	2
      000385 00 00r02r4D           2574 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$225)
      000389 03                    2575 	.db	3
      00038A B3 03                 2576 	.sleb128	435
      00038C 01                    2577 	.db	1
      00038D 09                    2578 	.db	9
      00038E 00 00                 2579 	.dw	Sstm8s_clk$CLK_CCOConfig$227-Sstm8s_clk$CLK_CCOConfig$225
      000390 03                    2580 	.db	3
      000391 06                    2581 	.sleb128	6
      000392 01                    2582 	.db	1
      000393 09                    2583 	.db	9
      000394 00 08                 2584 	.dw	Sstm8s_clk$CLK_CCOConfig$228-Sstm8s_clk$CLK_CCOConfig$227
      000396 03                    2585 	.db	3
      000397 03                    2586 	.sleb128	3
      000398 01                    2587 	.db	1
      000399 09                    2588 	.db	9
      00039A 00 08                 2589 	.dw	Sstm8s_clk$CLK_CCOConfig$229-Sstm8s_clk$CLK_CCOConfig$228
      00039C 03                    2590 	.db	3
      00039D 03                    2591 	.sleb128	3
      00039E 01                    2592 	.db	1
      00039F 09                    2593 	.db	9
      0003A0 00 08                 2594 	.dw	Sstm8s_clk$CLK_CCOConfig$230-Sstm8s_clk$CLK_CCOConfig$229
      0003A2 03                    2595 	.db	3
      0003A3 01                    2596 	.sleb128	1
      0003A4 01                    2597 	.db	1
      0003A5 09                    2598 	.db	9
      0003A6 00 01                 2599 	.dw	1+Sstm8s_clk$CLK_CCOConfig$231-Sstm8s_clk$CLK_CCOConfig$230
      0003A8 00                    2600 	.db	0
      0003A9 01                    2601 	.uleb128	1
      0003AA 01                    2602 	.db	1
      0003AB 00                    2603 	.db	0
      0003AC 05                    2604 	.uleb128	5
      0003AD 02                    2605 	.db	2
      0003AE 00 00r02r66           2606 	.dw	0,(Sstm8s_clk$CLK_ITConfig$233)
      0003B2 03                    2607 	.db	3
      0003B3 CA 03                 2608 	.sleb128	458
      0003B5 01                    2609 	.db	1
      0003B6 09                    2610 	.db	9
      0003B7 00 01                 2611 	.dw	Sstm8s_clk$CLK_ITConfig$236-Sstm8s_clk$CLK_ITConfig$233
      0003B9 03                    2612 	.db	3
      0003BA 08                    2613 	.sleb128	8
      0003BB 01                    2614 	.db	1
      0003BC 09                    2615 	.db	9
      0003BD 00 1B                 2616 	.dw	Sstm8s_clk$CLK_ITConfig$239-Sstm8s_clk$CLK_ITConfig$236
      0003BF 03                    2617 	.db	3
      0003C0 7E                    2618 	.sleb128	-2
      0003C1 01                    2619 	.db	1
      0003C2 09                    2620 	.db	9
      0003C3 00 07                 2621 	.dw	Sstm8s_clk$CLK_ITConfig$241-Sstm8s_clk$CLK_ITConfig$239
      0003C5 03                    2622 	.db	3
      0003C6 02                    2623 	.sleb128	2
      0003C7 01                    2624 	.db	1
      0003C8 09                    2625 	.db	9
      0003C9 00 0D                 2626 	.dw	Sstm8s_clk$CLK_ITConfig$243-Sstm8s_clk$CLK_ITConfig$241
      0003CB 03                    2627 	.db	3
      0003CC 03                    2628 	.sleb128	3
      0003CD 01                    2629 	.db	1
      0003CE 09                    2630 	.db	9
      0003CF 00 08                 2631 	.dw	Sstm8s_clk$CLK_ITConfig$244-Sstm8s_clk$CLK_ITConfig$243
      0003D1 03                    2632 	.db	3
      0003D2 01                    2633 	.sleb128	1
      0003D3 01                    2634 	.db	1
      0003D4 09                    2635 	.db	9
      0003D5 00 03                 2636 	.dw	Sstm8s_clk$CLK_ITConfig$245-Sstm8s_clk$CLK_ITConfig$244
      0003D7 03                    2637 	.db	3
      0003D8 01                    2638 	.sleb128	1
      0003D9 01                    2639 	.db	1
      0003DA 09                    2640 	.db	9
      0003DB 00 00                 2641 	.dw	Sstm8s_clk$CLK_ITConfig$246-Sstm8s_clk$CLK_ITConfig$245
      0003DD 03                    2642 	.db	3
      0003DE 01                    2643 	.sleb128	1
      0003DF 01                    2644 	.db	1
      0003E0 09                    2645 	.db	9
      0003E1 00 08                 2646 	.dw	Sstm8s_clk$CLK_ITConfig$247-Sstm8s_clk$CLK_ITConfig$246
      0003E3 03                    2647 	.db	3
      0003E4 01                    2648 	.sleb128	1
      0003E5 01                    2649 	.db	1
      0003E6 09                    2650 	.db	9
      0003E7 00 03                 2651 	.dw	Sstm8s_clk$CLK_ITConfig$249-Sstm8s_clk$CLK_ITConfig$247
      0003E9 03                    2652 	.db	3
      0003EA 03                    2653 	.sleb128	3
      0003EB 01                    2654 	.db	1
      0003EC 09                    2655 	.db	9
      0003ED 00 00                 2656 	.dw	Sstm8s_clk$CLK_ITConfig$251-Sstm8s_clk$CLK_ITConfig$249
      0003EF 03                    2657 	.db	3
      0003F0 04                    2658 	.sleb128	4
      0003F1 01                    2659 	.db	1
      0003F2 09                    2660 	.db	9
      0003F3 00 0D                 2661 	.dw	Sstm8s_clk$CLK_ITConfig$253-Sstm8s_clk$CLK_ITConfig$251
      0003F5 03                    2662 	.db	3
      0003F6 03                    2663 	.sleb128	3
      0003F7 01                    2664 	.db	1
      0003F8 09                    2665 	.db	9
      0003F9 00 08                 2666 	.dw	Sstm8s_clk$CLK_ITConfig$254-Sstm8s_clk$CLK_ITConfig$253
      0003FB 03                    2667 	.db	3
      0003FC 01                    2668 	.sleb128	1
      0003FD 01                    2669 	.db	1
      0003FE 09                    2670 	.db	9
      0003FF 00 03                 2671 	.dw	Sstm8s_clk$CLK_ITConfig$255-Sstm8s_clk$CLK_ITConfig$254
      000401 03                    2672 	.db	3
      000402 01                    2673 	.sleb128	1
      000403 01                    2674 	.db	1
      000404 09                    2675 	.db	9
      000405 00 00                 2676 	.dw	Sstm8s_clk$CLK_ITConfig$256-Sstm8s_clk$CLK_ITConfig$255
      000407 03                    2677 	.db	3
      000408 01                    2678 	.sleb128	1
      000409 01                    2679 	.db	1
      00040A 09                    2680 	.db	9
      00040B 00 08                 2681 	.dw	Sstm8s_clk$CLK_ITConfig$258-Sstm8s_clk$CLK_ITConfig$256
      00040D 03                    2682 	.db	3
      00040E 04                    2683 	.sleb128	4
      00040F 01                    2684 	.db	1
      000410 09                    2685 	.db	9
      000411 00 00                 2686 	.dw	Sstm8s_clk$CLK_ITConfig$259-Sstm8s_clk$CLK_ITConfig$258
      000413 03                    2687 	.db	3
      000414 02                    2688 	.sleb128	2
      000415 01                    2689 	.db	1
      000416 09                    2690 	.db	9
      000417 00 02                 2691 	.dw	1+Sstm8s_clk$CLK_ITConfig$261-Sstm8s_clk$CLK_ITConfig$259
      000419 00                    2692 	.db	0
      00041A 01                    2693 	.uleb128	1
      00041B 01                    2694 	.db	1
      00041C 00                    2695 	.db	0
      00041D 05                    2696 	.uleb128	5
      00041E 02                    2697 	.db	2
      00041F 00 00r02rCE           2698 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$263)
      000423 03                    2699 	.db	3
      000424 F3 03                 2700 	.sleb128	499
      000426 01                    2701 	.db	1
      000427 09                    2702 	.db	9
      000428 00 01                 2703 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$266-Sstm8s_clk$CLK_SYSCLKConfig$263
      00042A 03                    2704 	.db	3
      00042B 07                    2705 	.sleb128	7
      00042C 01                    2706 	.db	1
      00042D 09                    2707 	.db	9
      00042E 00 03                 2708 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$267-Sstm8s_clk$CLK_SYSCLKConfig$266
      000430 03                    2709 	.db	3
      000431 7E                    2710 	.sleb128	-2
      000432 01                    2711 	.db	1
      000433 09                    2712 	.db	9
      000434 00 07                 2713 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$269-Sstm8s_clk$CLK_SYSCLKConfig$267
      000436 03                    2714 	.db	3
      000437 02                    2715 	.sleb128	2
      000438 01                    2716 	.db	1
      000439 09                    2717 	.db	9
      00043A 00 05                 2718 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$270-Sstm8s_clk$CLK_SYSCLKConfig$269
      00043C 03                    2719 	.db	3
      00043D 01                    2720 	.sleb128	1
      00043E 01                    2721 	.db	1
      00043F 09                    2722 	.db	9
      000440 00 11                 2723 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$273-Sstm8s_clk$CLK_SYSCLKConfig$270
      000442 03                    2724 	.db	3
      000443 04                    2725 	.sleb128	4
      000444 01                    2726 	.db	1
      000445 09                    2727 	.db	9
      000446 00 05                 2728 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$274-Sstm8s_clk$CLK_SYSCLKConfig$273
      000448 03                    2729 	.db	3
      000449 01                    2730 	.sleb128	1
      00044A 01                    2731 	.db	1
      00044B 09                    2732 	.db	9
      00044C 00 0E                 2733 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$276-Sstm8s_clk$CLK_SYSCLKConfig$274
      00044E 03                    2734 	.db	3
      00044F 02                    2735 	.sleb128	2
      000450 01                    2736 	.db	1
      000451 09                    2737 	.db	9
      000452 00 02                 2738 	.dw	1+Sstm8s_clk$CLK_SYSCLKConfig$278-Sstm8s_clk$CLK_SYSCLKConfig$276
      000454 00                    2739 	.db	0
      000455 01                    2740 	.uleb128	1
      000456 01                    2741 	.db	1
      000457 00                    2742 	.db	0
      000458 05                    2743 	.uleb128	5
      000459 02                    2744 	.db	2
      00045A 00 00r03r04           2745 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$280)
      00045E 03                    2746 	.db	3
      00045F 8A 04                 2747 	.sleb128	522
      000461 01                    2748 	.db	1
      000462 09                    2749 	.db	9
      000463 00 00                 2750 	.dw	Sstm8s_clk$CLK_SWIMConfig$282-Sstm8s_clk$CLK_SWIMConfig$280
      000465 03                    2751 	.db	3
      000466 08                    2752 	.sleb128	8
      000467 01                    2753 	.db	1
      000468 09                    2754 	.db	9
      000469 00 03                 2755 	.dw	Sstm8s_clk$CLK_SWIMConfig$283-Sstm8s_clk$CLK_SWIMConfig$282
      00046B 03                    2756 	.db	3
      00046C 7D                    2757 	.sleb128	-3
      00046D 01                    2758 	.db	1
      00046E 09                    2759 	.db	9
      00046F 00 07                 2760 	.dw	Sstm8s_clk$CLK_SWIMConfig$285-Sstm8s_clk$CLK_SWIMConfig$283
      000471 03                    2761 	.db	3
      000472 03                    2762 	.sleb128	3
      000473 01                    2763 	.db	1
      000474 09                    2764 	.db	9
      000475 00 08                 2765 	.dw	Sstm8s_clk$CLK_SWIMConfig$288-Sstm8s_clk$CLK_SWIMConfig$285
      000477 03                    2766 	.db	3
      000478 05                    2767 	.sleb128	5
      000479 01                    2768 	.db	1
      00047A 09                    2769 	.db	9
      00047B 00 05                 2770 	.dw	Sstm8s_clk$CLK_SWIMConfig$290-Sstm8s_clk$CLK_SWIMConfig$288
      00047D 03                    2771 	.db	3
      00047E 02                    2772 	.sleb128	2
      00047F 01                    2773 	.db	1
      000480 09                    2774 	.db	9
      000481 00 01                 2775 	.dw	1+Sstm8s_clk$CLK_SWIMConfig$291-Sstm8s_clk$CLK_SWIMConfig$290
      000483 00                    2776 	.db	0
      000484 01                    2777 	.uleb128	1
      000485 01                    2778 	.db	1
      000486 00                    2779 	.db	0
      000487 05                    2780 	.uleb128	5
      000488 02                    2781 	.db	2
      000489 00 00r03r1C           2782 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$293)
      00048D 03                    2783 	.db	3
      00048E A2 04                 2784 	.sleb128	546
      000490 01                    2785 	.db	1
      000491 09                    2786 	.db	9
      000492 00 00                 2787 	.dw	Sstm8s_clk$CLK_ClockSecuritySystemEnable$295-Sstm8s_clk$CLK_ClockSecuritySystemEnable$293
      000494 03                    2788 	.db	3
      000495 03                    2789 	.sleb128	3
      000496 01                    2790 	.db	1
      000497 09                    2791 	.db	9
      000498 00 08                 2792 	.dw	Sstm8s_clk$CLK_ClockSecuritySystemEnable$296-Sstm8s_clk$CLK_ClockSecuritySystemEnable$295
      00049A 03                    2793 	.db	3
      00049B 01                    2794 	.sleb128	1
      00049C 01                    2795 	.db	1
      00049D 09                    2796 	.db	9
      00049E 00 01                 2797 	.dw	1+Sstm8s_clk$CLK_ClockSecuritySystemEnable$297-Sstm8s_clk$CLK_ClockSecuritySystemEnable$296
      0004A0 00                    2798 	.db	0
      0004A1 01                    2799 	.uleb128	1
      0004A2 01                    2800 	.db	1
      0004A3 00                    2801 	.db	0
      0004A4 05                    2802 	.uleb128	5
      0004A5 02                    2803 	.db	2
      0004A6 00 00r03r25           2804 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$299)
      0004AA 03                    2805 	.db	3
      0004AB AE 04                 2806 	.sleb128	558
      0004AD 01                    2807 	.db	1
      0004AE 09                    2808 	.db	9
      0004AF 00 00                 2809 	.dw	Sstm8s_clk$CLK_GetSYSCLKSource$301-Sstm8s_clk$CLK_GetSYSCLKSource$299
      0004B1 03                    2810 	.db	3
      0004B2 02                    2811 	.sleb128	2
      0004B3 01                    2812 	.db	1
      0004B4 09                    2813 	.db	9
      0004B5 00 03                 2814 	.dw	Sstm8s_clk$CLK_GetSYSCLKSource$302-Sstm8s_clk$CLK_GetSYSCLKSource$301
      0004B7 03                    2815 	.db	3
      0004B8 01                    2816 	.sleb128	1
      0004B9 01                    2817 	.db	1
      0004BA 09                    2818 	.db	9
      0004BB 00 01                 2819 	.dw	1+Sstm8s_clk$CLK_GetSYSCLKSource$303-Sstm8s_clk$CLK_GetSYSCLKSource$302
      0004BD 00                    2820 	.db	0
      0004BE 01                    2821 	.uleb128	1
      0004BF 01                    2822 	.db	1
      0004C0 00                    2823 	.db	0
      0004C1 05                    2824 	.uleb128	5
      0004C2 02                    2825 	.db	2
      0004C3 00 00r03r29           2826 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$305)
      0004C7 03                    2827 	.db	3
      0004C8 B8 04                 2828 	.sleb128	568
      0004CA 01                    2829 	.db	1
      0004CB 09                    2830 	.db	9
      0004CC 00 02                 2831 	.dw	Sstm8s_clk$CLK_GetClockFreq$308-Sstm8s_clk$CLK_GetClockFreq$305
      0004CE 03                    2832 	.db	3
      0004CF 07                    2833 	.sleb128	7
      0004D0 01                    2834 	.db	1
      0004D1 09                    2835 	.db	9
      0004D2 00 05                 2836 	.dw	Sstm8s_clk$CLK_GetClockFreq$309-Sstm8s_clk$CLK_GetClockFreq$308
      0004D4 03                    2837 	.db	3
      0004D5 02                    2838 	.sleb128	2
      0004D6 01                    2839 	.db	1
      0004D7 09                    2840 	.db	9
      0004D8 00 0C                 2841 	.dw	Sstm8s_clk$CLK_GetClockFreq$312-Sstm8s_clk$CLK_GetClockFreq$309
      0004DA 03                    2842 	.db	3
      0004DB 02                    2843 	.sleb128	2
      0004DC 01                    2844 	.db	1
      0004DD 09                    2845 	.db	9
      0004DE 00 05                 2846 	.dw	Sstm8s_clk$CLK_GetClockFreq$313-Sstm8s_clk$CLK_GetClockFreq$312
      0004E0 03                    2847 	.db	3
      0004E1 01                    2848 	.sleb128	1
      0004E2 01                    2849 	.db	1
      0004E3 09                    2850 	.db	9
      0004E4 00 03                 2851 	.dw	Sstm8s_clk$CLK_GetClockFreq$314-Sstm8s_clk$CLK_GetClockFreq$313
      0004E6 03                    2852 	.db	3
      0004E7 01                    2853 	.sleb128	1
      0004E8 01                    2854 	.db	1
      0004E9 09                    2855 	.db	9
      0004EA 00 06                 2856 	.dw	Sstm8s_clk$CLK_GetClockFreq$315-Sstm8s_clk$CLK_GetClockFreq$314
      0004EC 03                    2857 	.db	3
      0004ED 01                    2858 	.sleb128	1
      0004EE 01                    2859 	.db	1
      0004EF 09                    2860 	.db	9
      0004F0 00 1A                 2861 	.dw	Sstm8s_clk$CLK_GetClockFreq$324-Sstm8s_clk$CLK_GetClockFreq$315
      0004F2 03                    2862 	.db	3
      0004F3 02                    2863 	.sleb128	2
      0004F4 01                    2864 	.db	1
      0004F5 09                    2865 	.db	9
      0004F6 00 0C                 2866 	.dw	Sstm8s_clk$CLK_GetClockFreq$327-Sstm8s_clk$CLK_GetClockFreq$324
      0004F8 03                    2867 	.db	3
      0004F9 02                    2868 	.sleb128	2
      0004FA 01                    2869 	.db	1
      0004FB 09                    2870 	.db	9
      0004FC 00 0A                 2871 	.dw	Sstm8s_clk$CLK_GetClockFreq$330-Sstm8s_clk$CLK_GetClockFreq$327
      0004FE 03                    2872 	.db	3
      0004FF 04                    2873 	.sleb128	4
      000500 01                    2874 	.db	1
      000501 09                    2875 	.db	9
      000502 00 08                 2876 	.dw	Sstm8s_clk$CLK_GetClockFreq$332-Sstm8s_clk$CLK_GetClockFreq$330
      000504 03                    2877 	.db	3
      000505 03                    2878 	.sleb128	3
      000506 01                    2879 	.db	1
      000507 09                    2880 	.db	9
      000508 00 03                 2881 	.dw	Sstm8s_clk$CLK_GetClockFreq$333-Sstm8s_clk$CLK_GetClockFreq$332
      00050A 03                    2882 	.db	3
      00050B 01                    2883 	.sleb128	1
      00050C 01                    2884 	.db	1
      00050D 09                    2885 	.db	9
      00050E 00 03                 2886 	.dw	1+Sstm8s_clk$CLK_GetClockFreq$335-Sstm8s_clk$CLK_GetClockFreq$333
      000510 00                    2887 	.db	0
      000511 01                    2888 	.uleb128	1
      000512 01                    2889 	.db	1
      000513 00                    2890 	.db	0
      000514 05                    2891 	.uleb128	5
      000515 02                    2892 	.db	2
      000516 00 00r03r88           2893 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$337)
      00051A 03                    2894 	.db	3
      00051B DB 04                 2895 	.sleb128	603
      00051D 01                    2896 	.db	1
      00051E 09                    2897 	.db	9
      00051F 00 00                 2898 	.dw	Sstm8s_clk$CLK_AdjustHSICalibrationValue$339-Sstm8s_clk$CLK_AdjustHSICalibrationValue$337
      000521 03                    2899 	.db	3
      000522 06                    2900 	.sleb128	6
      000523 01                    2901 	.db	1
      000524 09                    2902 	.db	9
      000525 00 0A                 2903 	.dw	Sstm8s_clk$CLK_AdjustHSICalibrationValue$340-Sstm8s_clk$CLK_AdjustHSICalibrationValue$339
      000527 03                    2904 	.db	3
      000528 01                    2905 	.sleb128	1
      000529 01                    2906 	.db	1
      00052A 09                    2907 	.db	9
      00052B 00 01                 2908 	.dw	1+Sstm8s_clk$CLK_AdjustHSICalibrationValue$341-Sstm8s_clk$CLK_AdjustHSICalibrationValue$340
      00052D 00                    2909 	.db	0
      00052E 01                    2910 	.uleb128	1
      00052F 01                    2911 	.db	1
      000530 00                    2912 	.db	0
      000531 05                    2913 	.uleb128	5
      000532 02                    2914 	.db	2
      000533 00 00r03r93           2915 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$343)
      000537 03                    2916 	.db	3
      000538 ED 04                 2917 	.sleb128	621
      00053A 01                    2918 	.db	1
      00053B 09                    2919 	.db	9
      00053C 00 00                 2920 	.dw	Sstm8s_clk$CLK_SYSCLKEmergencyClear$345-Sstm8s_clk$CLK_SYSCLKEmergencyClear$343
      00053E 03                    2921 	.db	3
      00053F 02                    2922 	.sleb128	2
      000540 01                    2923 	.db	1
      000541 09                    2924 	.db	9
      000542 00 08                 2925 	.dw	Sstm8s_clk$CLK_SYSCLKEmergencyClear$346-Sstm8s_clk$CLK_SYSCLKEmergencyClear$345
      000544 03                    2926 	.db	3
      000545 01                    2927 	.sleb128	1
      000546 01                    2928 	.db	1
      000547 09                    2929 	.db	9
      000548 00 01                 2930 	.dw	1+Sstm8s_clk$CLK_SYSCLKEmergencyClear$347-Sstm8s_clk$CLK_SYSCLKEmergencyClear$346
      00054A 00                    2931 	.db	0
      00054B 01                    2932 	.uleb128	1
      00054C 01                    2933 	.db	1
      00054D 00                    2934 	.db	0
      00054E 05                    2935 	.uleb128	5
      00054F 02                    2936 	.db	2
      000550 00 00r03r9C           2937 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$349)
      000554 03                    2938 	.db	3
      000555 F9 04                 2939 	.sleb128	633
      000557 01                    2940 	.db	1
      000558 09                    2941 	.db	9
      000559 00 01                 2942 	.dw	Sstm8s_clk$CLK_GetFlagStatus$352-Sstm8s_clk$CLK_GetFlagStatus$349
      00055B 03                    2943 	.db	3
      00055C 0A                    2944 	.sleb128	10
      00055D 01                    2945 	.db	1
      00055E 09                    2946 	.db	9
      00055F 00 03                 2947 	.dw	Sstm8s_clk$CLK_GetFlagStatus$353-Sstm8s_clk$CLK_GetFlagStatus$352
      000561 03                    2948 	.db	3
      000562 03                    2949 	.sleb128	3
      000563 01                    2950 	.db	1
      000564 09                    2951 	.db	9
      000565 00 0C                 2952 	.dw	Sstm8s_clk$CLK_GetFlagStatus$356-Sstm8s_clk$CLK_GetFlagStatus$353
      000567 03                    2953 	.db	3
      000568 02                    2954 	.sleb128	2
      000569 01                    2955 	.db	1
      00056A 09                    2956 	.db	9
      00056B 00 06                 2957 	.dw	Sstm8s_clk$CLK_GetFlagStatus$358-Sstm8s_clk$CLK_GetFlagStatus$356
      00056D 03                    2958 	.db	3
      00056E 02                    2959 	.sleb128	2
      00056F 01                    2960 	.db	1
      000570 09                    2961 	.db	9
      000571 00 0B                 2962 	.dw	Sstm8s_clk$CLK_GetFlagStatus$361-Sstm8s_clk$CLK_GetFlagStatus$358
      000573 03                    2963 	.db	3
      000574 02                    2964 	.sleb128	2
      000575 01                    2965 	.db	1
      000576 09                    2966 	.db	9
      000577 00 06                 2967 	.dw	Sstm8s_clk$CLK_GetFlagStatus$363-Sstm8s_clk$CLK_GetFlagStatus$361
      000579 03                    2968 	.db	3
      00057A 02                    2969 	.sleb128	2
      00057B 01                    2970 	.db	1
      00057C 09                    2971 	.db	9
      00057D 00 0B                 2972 	.dw	Sstm8s_clk$CLK_GetFlagStatus$366-Sstm8s_clk$CLK_GetFlagStatus$363
      00057F 03                    2973 	.db	3
      000580 02                    2974 	.sleb128	2
      000581 01                    2975 	.db	1
      000582 09                    2976 	.db	9
      000583 00 06                 2977 	.dw	Sstm8s_clk$CLK_GetFlagStatus$368-Sstm8s_clk$CLK_GetFlagStatus$366
      000585 03                    2978 	.db	3
      000586 02                    2979 	.sleb128	2
      000587 01                    2980 	.db	1
      000588 09                    2981 	.db	9
      000589 00 0B                 2982 	.dw	Sstm8s_clk$CLK_GetFlagStatus$371-Sstm8s_clk$CLK_GetFlagStatus$368
      00058B 03                    2983 	.db	3
      00058C 02                    2984 	.sleb128	2
      00058D 01                    2985 	.db	1
      00058E 09                    2986 	.db	9
      00058F 00 06                 2987 	.dw	Sstm8s_clk$CLK_GetFlagStatus$374-Sstm8s_clk$CLK_GetFlagStatus$371
      000591 03                    2988 	.db	3
      000592 04                    2989 	.sleb128	4
      000593 01                    2990 	.db	1
      000594 09                    2991 	.db	9
      000595 00 03                 2992 	.dw	Sstm8s_clk$CLK_GetFlagStatus$376-Sstm8s_clk$CLK_GetFlagStatus$374
      000597 03                    2993 	.db	3
      000598 03                    2994 	.sleb128	3
      000599 01                    2995 	.db	1
      00059A 09                    2996 	.db	9
      00059B 00 0E                 2997 	.dw	Sstm8s_clk$CLK_GetFlagStatus$380-Sstm8s_clk$CLK_GetFlagStatus$376
      00059D 03                    2998 	.db	3
      00059E 02                    2999 	.sleb128	2
      00059F 01                    3000 	.db	1
      0005A0 09                    3001 	.db	9
      0005A1 00 05                 3002 	.dw	Sstm8s_clk$CLK_GetFlagStatus$383-Sstm8s_clk$CLK_GetFlagStatus$380
      0005A3 03                    3003 	.db	3
      0005A4 04                    3004 	.sleb128	4
      0005A5 01                    3005 	.db	1
      0005A6 09                    3006 	.db	9
      0005A7 00 01                 3007 	.dw	Sstm8s_clk$CLK_GetFlagStatus$385-Sstm8s_clk$CLK_GetFlagStatus$383
      0005A9 03                    3008 	.db	3
      0005AA 04                    3009 	.sleb128	4
      0005AB 01                    3010 	.db	1
      0005AC 09                    3011 	.db	9
      0005AD 00 00                 3012 	.dw	Sstm8s_clk$CLK_GetFlagStatus$386-Sstm8s_clk$CLK_GetFlagStatus$385
      0005AF 03                    3013 	.db	3
      0005B0 01                    3014 	.sleb128	1
      0005B1 01                    3015 	.db	1
      0005B2 09                    3016 	.db	9
      0005B3 00 03                 3017 	.dw	1+Sstm8s_clk$CLK_GetFlagStatus$388-Sstm8s_clk$CLK_GetFlagStatus$386
      0005B5 00                    3018 	.db	0
      0005B6 01                    3019 	.uleb128	1
      0005B7 01                    3020 	.db	1
      0005B8 00                    3021 	.db	0
      0005B9 05                    3022 	.uleb128	5
      0005BA 02                    3023 	.db	2
      0005BB 00 00r03rFF           3024 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$390)
      0005BF 03                    3025 	.db	3
      0005C0 AE 05                 3026 	.sleb128	686
      0005C2 01                    3027 	.db	1
      0005C3 09                    3028 	.db	9
      0005C4 00 00                 3029 	.dw	Sstm8s_clk$CLK_GetITStatus$392-Sstm8s_clk$CLK_GetITStatus$390
      0005C6 03                    3030 	.db	3
      0005C7 07                    3031 	.sleb128	7
      0005C8 01                    3032 	.db	1
      0005C9 09                    3033 	.db	9
      0005CA 00 0C                 3034 	.dw	Sstm8s_clk$CLK_GetITStatus$395-Sstm8s_clk$CLK_GetITStatus$392
      0005CC 03                    3035 	.db	3
      0005CD 03                    3036 	.sleb128	3
      0005CE 01                    3037 	.db	1
      0005CF 09                    3038 	.db	9
      0005D0 00 0F                 3039 	.dw	Sstm8s_clk$CLK_GetITStatus$398-Sstm8s_clk$CLK_GetITStatus$395
      0005D2 03                    3040 	.db	3
      0005D3 02                    3041 	.sleb128	2
      0005D4 01                    3042 	.db	1
      0005D5 09                    3043 	.db	9
      0005D6 00 05                 3044 	.dw	Sstm8s_clk$CLK_GetITStatus$401-Sstm8s_clk$CLK_GetITStatus$398
      0005D8 03                    3045 	.db	3
      0005D9 04                    3046 	.sleb128	4
      0005DA 01                    3047 	.db	1
      0005DB 09                    3048 	.db	9
      0005DC 00 04                 3049 	.dw	Sstm8s_clk$CLK_GetITStatus$404-Sstm8s_clk$CLK_GetITStatus$401
      0005DE 03                    3050 	.db	3
      0005DF 06                    3051 	.sleb128	6
      0005E0 01                    3052 	.db	1
      0005E1 09                    3053 	.db	9
      0005E2 00 0F                 3054 	.dw	Sstm8s_clk$CLK_GetITStatus$407-Sstm8s_clk$CLK_GetITStatus$404
      0005E4 03                    3055 	.db	3
      0005E5 02                    3056 	.sleb128	2
      0005E6 01                    3057 	.db	1
      0005E7 09                    3058 	.db	9
      0005E8 00 05                 3059 	.dw	Sstm8s_clk$CLK_GetITStatus$410-Sstm8s_clk$CLK_GetITStatus$407
      0005EA 03                    3060 	.db	3
      0005EB 04                    3061 	.sleb128	4
      0005EC 01                    3062 	.db	1
      0005ED 09                    3063 	.db	9
      0005EE 00 01                 3064 	.dw	Sstm8s_clk$CLK_GetITStatus$412-Sstm8s_clk$CLK_GetITStatus$410
      0005F0 03                    3065 	.db	3
      0005F1 05                    3066 	.sleb128	5
      0005F2 01                    3067 	.db	1
      0005F3 09                    3068 	.db	9
      0005F4 00 00                 3069 	.dw	Sstm8s_clk$CLK_GetITStatus$413-Sstm8s_clk$CLK_GetITStatus$412
      0005F6 03                    3070 	.db	3
      0005F7 01                    3071 	.sleb128	1
      0005F8 01                    3072 	.db	1
      0005F9 09                    3073 	.db	9
      0005FA 00 01                 3074 	.dw	1+Sstm8s_clk$CLK_GetITStatus$414-Sstm8s_clk$CLK_GetITStatus$413
      0005FC 00                    3075 	.db	0
      0005FD 01                    3076 	.uleb128	1
      0005FE 01                    3077 	.db	1
      0005FF 00                    3078 	.db	0
      000600 05                    3079 	.uleb128	5
      000601 02                    3080 	.db	2
      000602 00 00r04r39           3081 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$416)
      000606 03                    3082 	.db	3
      000607 D8 05                 3083 	.sleb128	728
      000609 01                    3084 	.db	1
      00060A 09                    3085 	.db	9
      00060B 00 00                 3086 	.dw	Sstm8s_clk$CLK_ClearITPendingBit$418-Sstm8s_clk$CLK_ClearITPendingBit$416
      00060D 03                    3087 	.db	3
      00060E 05                    3088 	.sleb128	5
      00060F 01                    3089 	.db	1
      000610 09                    3090 	.db	9
      000611 00 0C                 3091 	.dw	Sstm8s_clk$CLK_ClearITPendingBit$421-Sstm8s_clk$CLK_ClearITPendingBit$418
      000613 03                    3092 	.db	3
      000614 03                    3093 	.sleb128	3
      000615 01                    3094 	.db	1
      000616 09                    3095 	.db	9
      000617 00 0B                 3096 	.dw	Sstm8s_clk$CLK_ClearITPendingBit$424-Sstm8s_clk$CLK_ClearITPendingBit$421
      000619 03                    3097 	.db	3
      00061A 05                    3098 	.sleb128	5
      00061B 01                    3099 	.db	1
      00061C 09                    3100 	.db	9
      00061D 00 08                 3101 	.dw	Sstm8s_clk$CLK_ClearITPendingBit$426-Sstm8s_clk$CLK_ClearITPendingBit$424
      00061F 03                    3102 	.db	3
      000620 03                    3103 	.sleb128	3
      000621 01                    3104 	.db	1
      000622 09                    3105 	.db	9
      000623 00 01                 3106 	.dw	1+Sstm8s_clk$CLK_ClearITPendingBit$427-Sstm8s_clk$CLK_ClearITPendingBit$426
      000625 00                    3107 	.db	0
      000626 01                    3108 	.uleb128	1
      000627 01                    3109 	.db	1
      000628                       3110 Ldebug_line_end:
                                   3111 
                                   3112 	.area .debug_loc (NOLOAD)
      000000                       3113 Ldebug_loc_start:
      000000 00 00r04r45           3114 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$419)
      000004 00 00r04r59           3115 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$428)
      000008 00 02                 3116 	.dw	2
      00000A 78                    3117 	.db	120
      00000B 01                    3118 	.sleb128	1
      00000C 00 00r04r39           3119 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$417)
      000010 00 00r04r45           3120 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$419)
      000014 00 02                 3121 	.dw	2
      000016 78                    3122 	.db	120
      000017 01                    3123 	.sleb128	1
      000018 00 00 00 00           3124 	.dw	0,0
      00001C 00 00 00 00           3125 	.dw	0,0
      000020 00 00r04r32           3126 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$405)
      000024 00 00r04r39           3127 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$415)
      000028 00 02                 3128 	.dw	2
      00002A 78                    3129 	.db	120
      00002B 01                    3130 	.sleb128	1
      00002C 00 00r04r1A           3131 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$396)
      000030 00 00r04r32           3132 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$405)
      000034 00 02                 3133 	.dw	2
      000036 78                    3134 	.db	120
      000037 01                    3135 	.sleb128	1
      000038 00 00r04r0B           3136 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$393)
      00003C 00 00r04r1A           3137 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$396)
      000040 00 02                 3138 	.dw	2
      000042 78                    3139 	.db	120
      000043 01                    3140 	.sleb128	1
      000044 00 00r03rFF           3141 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$391)
      000048 00 00r04r0B           3142 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$393)
      00004C 00 02                 3143 	.dw	2
      00004E 78                    3144 	.db	120
      00004F 01                    3145 	.sleb128	1
      000050 00 00 00 00           3146 	.dw	0,0
      000054 00 00 00 00           3147 	.dw	0,0
      000058 00 00r03rFE           3148 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$387)
      00005C 00 00r03rFF           3149 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$389)
      000060 00 02                 3150 	.dw	2
      000062 78                    3151 	.db	120
      000063 01                    3152 	.sleb128	1
      000064 00 00r03rEE           3153 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$378)
      000068 00 00r03rFE           3154 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$387)
      00006C 00 02                 3155 	.dw	2
      00006E 78                    3156 	.db	120
      00006F 02                    3157 	.sleb128	2
      000070 00 00r03rE9           3158 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$377)
      000074 00 00r03rEE           3159 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$378)
      000078 00 02                 3160 	.dw	2
      00007A 78                    3161 	.db	120
      00007B 03                    3162 	.sleb128	3
      00007C 00 00r03rDF           3163 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$369)
      000080 00 00r03rE9           3164 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$377)
      000084 00 02                 3165 	.dw	2
      000086 78                    3166 	.db	120
      000087 02                    3167 	.sleb128	2
      000088 00 00r03rCE           3168 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$364)
      00008C 00 00r03rDF           3169 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$369)
      000090 00 02                 3170 	.dw	2
      000092 78                    3171 	.db	120
      000093 02                    3172 	.sleb128	2
      000094 00 00r03rBD           3173 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$359)
      000098 00 00r03rCE           3174 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$364)
      00009C 00 02                 3175 	.dw	2
      00009E 78                    3176 	.db	120
      00009F 02                    3177 	.sleb128	2
      0000A0 00 00r03rAC           3178 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$354)
      0000A4 00 00r03rBD           3179 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$359)
      0000A8 00 02                 3180 	.dw	2
      0000AA 78                    3181 	.db	120
      0000AB 02                    3182 	.sleb128	2
      0000AC 00 00r03r9D           3183 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$351)
      0000B0 00 00r03rAC           3184 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$354)
      0000B4 00 02                 3185 	.dw	2
      0000B6 78                    3186 	.db	120
      0000B7 02                    3187 	.sleb128	2
      0000B8 00 00r03r9C           3188 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$350)
      0000BC 00 00r03r9D           3189 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$351)
      0000C0 00 02                 3190 	.dw	2
      0000C2 78                    3191 	.db	120
      0000C3 01                    3192 	.sleb128	1
      0000C4 00 00 00 00           3193 	.dw	0,0
      0000C8 00 00 00 00           3194 	.dw	0,0
      0000CC 00 00r03r93           3195 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$344)
      0000D0 00 00r03r9C           3196 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$348)
      0000D4 00 02                 3197 	.dw	2
      0000D6 78                    3198 	.db	120
      0000D7 01                    3199 	.sleb128	1
      0000D8 00 00 00 00           3200 	.dw	0,0
      0000DC 00 00 00 00           3201 	.dw	0,0
      0000E0 00 00r03r88           3202 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$338)
      0000E4 00 00r03r93           3203 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$342)
      0000E8 00 02                 3204 	.dw	2
      0000EA 78                    3205 	.db	120
      0000EB 01                    3206 	.sleb128	1
      0000EC 00 00 00 00           3207 	.dw	0,0
      0000F0 00 00 00 00           3208 	.dw	0,0
      0000F4 00 00r03r87           3209 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$334)
      0000F8 00 00r03r88           3210 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$336)
      0000FC 00 02                 3211 	.dw	2
      0000FE 78                    3212 	.db	120
      0000FF 01                    3213 	.sleb128	1
      000100 00 00r03r70           3214 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$325)
      000104 00 00r03r87           3215 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$334)
      000108 00 02                 3216 	.dw	2
      00010A 78                    3217 	.db	120
      00010B 05                    3218 	.sleb128	5
      00010C 00 00r03r5E           3219 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$323)
      000110 00 00r03r70           3220 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$325)
      000114 00 02                 3221 	.dw	2
      000116 78                    3222 	.db	120
      000117 05                    3223 	.sleb128	5
      000118 00 00r03r59           3224 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$322)
      00011C 00 00r03r5E           3225 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$323)
      000120 00 02                 3226 	.dw	2
      000122 78                    3227 	.db	120
      000123 0D                    3228 	.sleb128	13
      000124 00 00r03r57           3229 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$321)
      000128 00 00r03r59           3230 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$322)
      00012C 00 02                 3231 	.dw	2
      00012E 78                    3232 	.db	120
      00012F 0C                    3233 	.sleb128	12
      000130 00 00r03r55           3234 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$320)
      000134 00 00r03r57           3235 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$321)
      000138 00 02                 3236 	.dw	2
      00013A 78                    3237 	.db	120
      00013B 0B                    3238 	.sleb128	11
      00013C 00 00r03r53           3239 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$319)
      000140 00 00r03r55           3240 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$320)
      000144 00 02                 3241 	.dw	2
      000146 78                    3242 	.db	120
      000147 0A                    3243 	.sleb128	10
      000148 00 00r03r51           3244 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$318)
      00014C 00 00r03r53           3245 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$319)
      000150 00 02                 3246 	.dw	2
      000152 78                    3247 	.db	120
      000153 09                    3248 	.sleb128	9
      000154 00 00r03r4F           3249 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$317)
      000158 00 00r03r51           3250 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$318)
      00015C 00 02                 3251 	.dw	2
      00015E 78                    3252 	.db	120
      00015F 07                    3253 	.sleb128	7
      000160 00 00r03r3C           3254 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$310)
      000164 00 00r03r4F           3255 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$317)
      000168 00 02                 3256 	.dw	2
      00016A 78                    3257 	.db	120
      00016B 05                    3258 	.sleb128	5
      00016C 00 00r03r2B           3259 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$307)
      000170 00 00r03r3C           3260 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$310)
      000174 00 02                 3261 	.dw	2
      000176 78                    3262 	.db	120
      000177 05                    3263 	.sleb128	5
      000178 00 00r03r29           3264 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$306)
      00017C 00 00r03r2B           3265 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$307)
      000180 00 02                 3266 	.dw	2
      000182 78                    3267 	.db	120
      000183 01                    3268 	.sleb128	1
      000184 00 00 00 00           3269 	.dw	0,0
      000188 00 00 00 00           3270 	.dw	0,0
      00018C 00 00r03r25           3271 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$300)
      000190 00 00r03r29           3272 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$304)
      000194 00 02                 3273 	.dw	2
      000196 78                    3274 	.db	120
      000197 01                    3275 	.sleb128	1
      000198 00 00 00 00           3276 	.dw	0,0
      00019C 00 00 00 00           3277 	.dw	0,0
      0001A0 00 00r03r1C           3278 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$294)
      0001A4 00 00r03r25           3279 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$298)
      0001A8 00 02                 3280 	.dw	2
      0001AA 78                    3281 	.db	120
      0001AB 01                    3282 	.sleb128	1
      0001AC 00 00 00 00           3283 	.dw	0,0
      0001B0 00 00 00 00           3284 	.dw	0,0
      0001B4 00 00r03r04           3285 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$281)
      0001B8 00 00r03r1C           3286 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$292)
      0001BC 00 02                 3287 	.dw	2
      0001BE 78                    3288 	.db	120
      0001BF 01                    3289 	.sleb128	1
      0001C0 00 00 00 00           3290 	.dw	0,0
      0001C4 00 00 00 00           3291 	.dw	0,0
      0001C8 00 00r03r03           3292 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$277)
      0001CC 00 00r03r04           3293 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$279)
      0001D0 00 02                 3294 	.dw	2
      0001D2 78                    3295 	.db	120
      0001D3 01                    3296 	.sleb128	1
      0001D4 00 00r02rCF           3297 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$265)
      0001D8 00 00r03r03           3298 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$277)
      0001DC 00 02                 3299 	.dw	2
      0001DE 78                    3300 	.db	120
      0001DF 02                    3301 	.sleb128	2
      0001E0 00 00r02rCE           3302 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$264)
      0001E4 00 00r02rCF           3303 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$265)
      0001E8 00 02                 3304 	.dw	2
      0001EA 78                    3305 	.db	120
      0001EB 01                    3306 	.sleb128	1
      0001EC 00 00 00 00           3307 	.dw	0,0
      0001F0 00 00 00 00           3308 	.dw	0,0
      0001F4 00 00r02rCD           3309 	.dw	0,(Sstm8s_clk$CLK_ITConfig$260)
      0001F8 00 00r02rCE           3310 	.dw	0,(Sstm8s_clk$CLK_ITConfig$262)
      0001FC 00 02                 3311 	.dw	2
      0001FE 78                    3312 	.db	120
      0001FF 01                    3313 	.sleb128	1
      000200 00 00r02r82           3314 	.dw	0,(Sstm8s_clk$CLK_ITConfig$238)
      000204 00 00r02rCD           3315 	.dw	0,(Sstm8s_clk$CLK_ITConfig$260)
      000208 00 02                 3316 	.dw	2
      00020A 78                    3317 	.db	120
      00020B 02                    3318 	.sleb128	2
      00020C 00 00r02r76           3319 	.dw	0,(Sstm8s_clk$CLK_ITConfig$237)
      000210 00 00r02r82           3320 	.dw	0,(Sstm8s_clk$CLK_ITConfig$238)
      000214 00 02                 3321 	.dw	2
      000216 78                    3322 	.db	120
      000217 02                    3323 	.sleb128	2
      000218 00 00r02r67           3324 	.dw	0,(Sstm8s_clk$CLK_ITConfig$235)
      00021C 00 00r02r76           3325 	.dw	0,(Sstm8s_clk$CLK_ITConfig$237)
      000220 00 02                 3326 	.dw	2
      000222 78                    3327 	.db	120
      000223 02                    3328 	.sleb128	2
      000224 00 00r02r66           3329 	.dw	0,(Sstm8s_clk$CLK_ITConfig$234)
      000228 00 00r02r67           3330 	.dw	0,(Sstm8s_clk$CLK_ITConfig$235)
      00022C 00 02                 3331 	.dw	2
      00022E 78                    3332 	.db	120
      00022F 01                    3333 	.sleb128	1
      000230 00 00 00 00           3334 	.dw	0,0
      000234 00 00 00 00           3335 	.dw	0,0
      000238 00 00r02r4D           3336 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$226)
      00023C 00 00r02r66           3337 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$232)
      000240 00 02                 3338 	.dw	2
      000242 78                    3339 	.db	120
      000243 01                    3340 	.sleb128	1
      000244 00 00 00 00           3341 	.dw	0,0
      000248 00 00 00 00           3342 	.dw	0,0
      00024C 00 00r02r3C           3343 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$219)
      000250 00 00r02r4D           3344 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$224)
      000254 00 02                 3345 	.dw	2
      000256 78                    3346 	.db	120
      000257 01                    3347 	.sleb128	1
      000258 00 00 00 00           3348 	.dw	0,0
      00025C 00 00 00 00           3349 	.dw	0,0
      000260 00 00r02r3B           3350 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$215)
      000264 00 00r02r3C           3351 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$217)
      000268 00 02                 3352 	.dw	2
      00026A 78                    3353 	.db	120
      00026B 01                    3354 	.sleb128	1
      00026C 00 00r02r30           3355 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$209)
      000270 00 00r02r3B           3356 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$215)
      000274 00 02                 3357 	.dw	2
      000276 78                    3358 	.db	120
      000277 02                    3359 	.sleb128	2
      000278 00 00r02r12           3360 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$204)
      00027C 00 00r02r30           3361 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$209)
      000280 00 02                 3362 	.dw	2
      000282 78                    3363 	.db	120
      000283 02                    3364 	.sleb128	2
      000284 00 00r01rF4           3365 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$199)
      000288 00 00r02r12           3366 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$204)
      00028C 00 02                 3367 	.dw	2
      00028E 78                    3368 	.db	120
      00028F 02                    3369 	.sleb128	2
      000290 00 00r01r4E           3370 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$148)
      000294 00 00r01rF4           3371 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$199)
      000298 00 02                 3372 	.dw	2
      00029A 78                    3373 	.db	120
      00029B 02                    3374 	.sleb128	2
      00029C 00 00r01r46           3375 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$147)
      0002A0 00 00r01r4E           3376 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$148)
      0002A4 00 02                 3377 	.dw	2
      0002A6 78                    3378 	.db	120
      0002A7 02                    3379 	.sleb128	2
      0002A8 00 00r01r42           3380 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$146)
      0002AC 00 00r01r46           3381 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$147)
      0002B0 00 02                 3382 	.dw	2
      0002B2 78                    3383 	.db	120
      0002B3 03                    3384 	.sleb128	3
      0002B4 00 00r01r37           3385 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$141)
      0002B8 00 00r01r42           3386 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$146)
      0002BC 00 02                 3387 	.dw	2
      0002BE 78                    3388 	.db	120
      0002BF 02                    3389 	.sleb128	2
      0002C0 00 00r01r36           3390 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$140)
      0002C4 00 00r01r37           3391 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$141)
      0002C8 00 02                 3392 	.dw	2
      0002CA 78                    3393 	.db	120
      0002CB 01                    3394 	.sleb128	1
      0002CC 00 00 00 00           3395 	.dw	0,0
      0002D0 00 00 00 00           3396 	.dw	0,0
      0002D4 00 00r01r35           3397 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$136)
      0002D8 00 00r01r36           3398 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$138)
      0002DC 00 02                 3399 	.dw	2
      0002DE 78                    3400 	.db	120
      0002DF 01                    3401 	.sleb128	1
      0002E0 00 00r00rED           3402 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$114)
      0002E4 00 00r01r35           3403 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$136)
      0002E8 00 02                 3404 	.dw	2
      0002EA 78                    3405 	.db	120
      0002EB 03                    3406 	.sleb128	3
      0002EC 00 00r00rE8           3407 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$113)
      0002F0 00 00r00rED           3408 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$114)
      0002F4 00 02                 3409 	.dw	2
      0002F6 78                    3410 	.db	120
      0002F7 04                    3411 	.sleb128	4
      0002F8 00 00r00rE3           3412 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$111)
      0002FC 00 00r00rE8           3413 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$113)
      000300 00 02                 3414 	.dw	2
      000302 78                    3415 	.db	120
      000303 03                    3416 	.sleb128	3
      000304 00 00r00rE2           3417 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$110)
      000308 00 00r00rE3           3418 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$111)
      00030C 00 02                 3419 	.dw	2
      00030E 78                    3420 	.db	120
      00030F 01                    3421 	.sleb128	1
      000310 00 00 00 00           3422 	.dw	0,0
      000314 00 00 00 00           3423 	.dw	0,0
      000318 00 00r00rCA           3424 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$97)
      00031C 00 00r00rE2           3425 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$108)
      000320 00 02                 3426 	.dw	2
      000322 78                    3427 	.db	120
      000323 01                    3428 	.sleb128	1
      000324 00 00 00 00           3429 	.dw	0,0
      000328 00 00 00 00           3430 	.dw	0,0
      00032C 00 00r00rB2           3431 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$84)
      000330 00 00r00rCA           3432 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$95)
      000334 00 02                 3433 	.dw	2
      000336 78                    3434 	.db	120
      000337 01                    3435 	.sleb128	1
      000338 00 00 00 00           3436 	.dw	0,0
      00033C 00 00 00 00           3437 	.dw	0,0
      000340 00 00r00r9A           3438 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$71)
      000344 00 00r00rB2           3439 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$82)
      000348 00 02                 3440 	.dw	2
      00034A 78                    3441 	.db	120
      00034B 01                    3442 	.sleb128	1
      00034C 00 00 00 00           3443 	.dw	0,0
      000350 00 00 00 00           3444 	.dw	0,0
      000354 00 00r00r82           3445 	.dw	0,(Sstm8s_clk$CLK_LSICmd$58)
      000358 00 00r00r9A           3446 	.dw	0,(Sstm8s_clk$CLK_LSICmd$69)
      00035C 00 02                 3447 	.dw	2
      00035E 78                    3448 	.db	120
      00035F 01                    3449 	.sleb128	1
      000360 00 00 00 00           3450 	.dw	0,0
      000364 00 00 00 00           3451 	.dw	0,0
      000368 00 00r00r6A           3452 	.dw	0,(Sstm8s_clk$CLK_HSICmd$45)
      00036C 00 00r00r82           3453 	.dw	0,(Sstm8s_clk$CLK_HSICmd$56)
      000370 00 02                 3454 	.dw	2
      000372 78                    3455 	.db	120
      000373 01                    3456 	.sleb128	1
      000374 00 00 00 00           3457 	.dw	0,0
      000378 00 00 00 00           3458 	.dw	0,0
      00037C 00 00r00r52           3459 	.dw	0,(Sstm8s_clk$CLK_HSECmd$32)
      000380 00 00r00r6A           3460 	.dw	0,(Sstm8s_clk$CLK_HSECmd$43)
      000384 00 02                 3461 	.dw	2
      000386 78                    3462 	.db	120
      000387 01                    3463 	.sleb128	1
      000388 00 00 00 00           3464 	.dw	0,0
      00038C 00 00 00 00           3465 	.dw	0,0
      000390 00 00r00r3A           3466 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)
      000394 00 00r00r52           3467 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$30)
      000398 00 02                 3468 	.dw	2
      00039A 78                    3469 	.db	120
      00039B 01                    3470 	.sleb128	1
      00039C 00 00 00 00           3471 	.dw	0,0
      0003A0 00 00 00 00           3472 	.dw	0,0
      0003A4 00 00r00r00           3473 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)
      0003A8 00 00r00r3A           3474 	.dw	0,(Sstm8s_clk$CLK_DeInit$17)
      0003AC 00 02                 3475 	.dw	2
      0003AE 78                    3476 	.db	120
      0003AF 01                    3477 	.sleb128	1
      0003B0 00 00 00 00           3478 	.dw	0,0
      0003B4 00 00 00 00           3479 	.dw	0,0
                                   3480 
                                   3481 	.area .debug_abbrev (NOLOAD)
      000000                       3482 Ldebug_abbrev:
      000000 0C                    3483 	.uleb128	12
      000001 2E                    3484 	.uleb128	46
      000002 00                    3485 	.db	0
      000003 03                    3486 	.uleb128	3
      000004 08                    3487 	.uleb128	8
      000005 11                    3488 	.uleb128	17
      000006 01                    3489 	.uleb128	1
      000007 12                    3490 	.uleb128	18
      000008 01                    3491 	.uleb128	1
      000009 3F                    3492 	.uleb128	63
      00000A 0C                    3493 	.uleb128	12
      00000B 40                    3494 	.uleb128	64
      00000C 06                    3495 	.uleb128	6
      00000D 49                    3496 	.uleb128	73
      00000E 13                    3497 	.uleb128	19
      00000F 00                    3498 	.uleb128	0
      000010 00                    3499 	.uleb128	0
      000011 10                    3500 	.uleb128	16
      000012 34                    3501 	.uleb128	52
      000013 00                    3502 	.db	0
      000014 02                    3503 	.uleb128	2
      000015 0A                    3504 	.uleb128	10
      000016 03                    3505 	.uleb128	3
      000017 08                    3506 	.uleb128	8
      000018 3F                    3507 	.uleb128	63
      000019 0C                    3508 	.uleb128	12
      00001A 49                    3509 	.uleb128	73
      00001B 13                    3510 	.uleb128	19
      00001C 00                    3511 	.uleb128	0
      00001D 00                    3512 	.uleb128	0
      00001E 04                    3513 	.uleb128	4
      00001F 05                    3514 	.uleb128	5
      000020 00                    3515 	.db	0
      000021 02                    3516 	.uleb128	2
      000022 0A                    3517 	.uleb128	10
      000023 03                    3518 	.uleb128	3
      000024 08                    3519 	.uleb128	8
      000025 49                    3520 	.uleb128	73
      000026 13                    3521 	.uleb128	19
      000027 00                    3522 	.uleb128	0
      000028 00                    3523 	.uleb128	0
      000029 0E                    3524 	.uleb128	14
      00002A 01                    3525 	.uleb128	1
      00002B 01                    3526 	.db	1
      00002C 01                    3527 	.uleb128	1
      00002D 13                    3528 	.uleb128	19
      00002E 0B                    3529 	.uleb128	11
      00002F 0B                    3530 	.uleb128	11
      000030 49                    3531 	.uleb128	73
      000031 13                    3532 	.uleb128	19
      000032 00                    3533 	.uleb128	0
      000033 00                    3534 	.uleb128	0
      000034 03                    3535 	.uleb128	3
      000035 2E                    3536 	.uleb128	46
      000036 01                    3537 	.db	1
      000037 01                    3538 	.uleb128	1
      000038 13                    3539 	.uleb128	19
      000039 03                    3540 	.uleb128	3
      00003A 08                    3541 	.uleb128	8
      00003B 11                    3542 	.uleb128	17
      00003C 01                    3543 	.uleb128	1
      00003D 12                    3544 	.uleb128	18
      00003E 01                    3545 	.uleb128	1
      00003F 3F                    3546 	.uleb128	63
      000040 0C                    3547 	.uleb128	12
      000041 40                    3548 	.uleb128	64
      000042 06                    3549 	.uleb128	6
      000043 00                    3550 	.uleb128	0
      000044 00                    3551 	.uleb128	0
      000045 0B                    3552 	.uleb128	11
      000046 34                    3553 	.uleb128	52
      000047 00                    3554 	.db	0
      000048 02                    3555 	.uleb128	2
      000049 0A                    3556 	.uleb128	10
      00004A 03                    3557 	.uleb128	3
      00004B 08                    3558 	.uleb128	8
      00004C 49                    3559 	.uleb128	73
      00004D 13                    3560 	.uleb128	19
      00004E 00                    3561 	.uleb128	0
      00004F 00                    3562 	.uleb128	0
      000050 09                    3563 	.uleb128	9
      000051 2E                    3564 	.uleb128	46
      000052 01                    3565 	.db	1
      000053 01                    3566 	.uleb128	1
      000054 13                    3567 	.uleb128	19
      000055 03                    3568 	.uleb128	3
      000056 08                    3569 	.uleb128	8
      000057 11                    3570 	.uleb128	17
      000058 01                    3571 	.uleb128	1
      000059 12                    3572 	.uleb128	18
      00005A 01                    3573 	.uleb128	1
      00005B 3F                    3574 	.uleb128	63
      00005C 0C                    3575 	.uleb128	12
      00005D 40                    3576 	.uleb128	64
      00005E 06                    3577 	.uleb128	6
      00005F 49                    3578 	.uleb128	73
      000060 13                    3579 	.uleb128	19
      000061 00                    3580 	.uleb128	0
      000062 00                    3581 	.uleb128	0
      000063 0D                    3582 	.uleb128	13
      000064 26                    3583 	.uleb128	38
      000065 00                    3584 	.db	0
      000066 49                    3585 	.uleb128	73
      000067 13                    3586 	.uleb128	19
      000068 00                    3587 	.uleb128	0
      000069 00                    3588 	.uleb128	0
      00006A 08                    3589 	.uleb128	8
      00006B 0B                    3590 	.uleb128	11
      00006C 01                    3591 	.db	1
      00006D 11                    3592 	.uleb128	17
      00006E 01                    3593 	.uleb128	1
      00006F 00                    3594 	.uleb128	0
      000070 00                    3595 	.uleb128	0
      000071 01                    3596 	.uleb128	1
      000072 11                    3597 	.uleb128	17
      000073 01                    3598 	.db	1
      000074 03                    3599 	.uleb128	3
      000075 08                    3600 	.uleb128	8
      000076 10                    3601 	.uleb128	16
      000077 06                    3602 	.uleb128	6
      000078 13                    3603 	.uleb128	19
      000079 0B                    3604 	.uleb128	11
      00007A 25                    3605 	.uleb128	37
      00007B 08                    3606 	.uleb128	8
      00007C 00                    3607 	.uleb128	0
      00007D 00                    3608 	.uleb128	0
      00007E 05                    3609 	.uleb128	5
      00007F 0B                    3610 	.uleb128	11
      000080 00                    3611 	.db	0
      000081 11                    3612 	.uleb128	17
      000082 01                    3613 	.uleb128	1
      000083 12                    3614 	.uleb128	18
      000084 01                    3615 	.uleb128	1
      000085 00                    3616 	.uleb128	0
      000086 00                    3617 	.uleb128	0
      000087 07                    3618 	.uleb128	7
      000088 0B                    3619 	.uleb128	11
      000089 01                    3620 	.db	1
      00008A 01                    3621 	.uleb128	1
      00008B 13                    3622 	.uleb128	19
      00008C 11                    3623 	.uleb128	17
      00008D 01                    3624 	.uleb128	1
      00008E 00                    3625 	.uleb128	0
      00008F 00                    3626 	.uleb128	0
      000090 02                    3627 	.uleb128	2
      000091 2E                    3628 	.uleb128	46
      000092 00                    3629 	.db	0
      000093 03                    3630 	.uleb128	3
      000094 08                    3631 	.uleb128	8
      000095 11                    3632 	.uleb128	17
      000096 01                    3633 	.uleb128	1
      000097 12                    3634 	.uleb128	18
      000098 01                    3635 	.uleb128	1
      000099 3F                    3636 	.uleb128	63
      00009A 0C                    3637 	.uleb128	12
      00009B 40                    3638 	.uleb128	64
      00009C 06                    3639 	.uleb128	6
      00009D 00                    3640 	.uleb128	0
      00009E 00                    3641 	.uleb128	0
      00009F 0A                    3642 	.uleb128	10
      0000A0 0B                    3643 	.uleb128	11
      0000A1 01                    3644 	.db	1
      0000A2 01                    3645 	.uleb128	1
      0000A3 13                    3646 	.uleb128	19
      0000A4 11                    3647 	.uleb128	17
      0000A5 01                    3648 	.uleb128	1
      0000A6 12                    3649 	.uleb128	18
      0000A7 01                    3650 	.uleb128	1
      0000A8 00                    3651 	.uleb128	0
      0000A9 00                    3652 	.uleb128	0
      0000AA 0F                    3653 	.uleb128	15
      0000AB 21                    3654 	.uleb128	33
      0000AC 00                    3655 	.db	0
      0000AD 2F                    3656 	.uleb128	47
      0000AE 0B                    3657 	.uleb128	11
      0000AF 00                    3658 	.uleb128	0
      0000B0 00                    3659 	.uleb128	0
      0000B1 06                    3660 	.uleb128	6
      0000B2 24                    3661 	.uleb128	36
      0000B3 00                    3662 	.db	0
      0000B4 03                    3663 	.uleb128	3
      0000B5 08                    3664 	.uleb128	8
      0000B6 0B                    3665 	.uleb128	11
      0000B7 0B                    3666 	.uleb128	11
      0000B8 3E                    3667 	.uleb128	62
      0000B9 0B                    3668 	.uleb128	11
      0000BA 00                    3669 	.uleb128	0
      0000BB 00                    3670 	.uleb128	0
      0000BC 00                    3671 	.uleb128	0
                                   3672 
                                   3673 	.area .debug_info (NOLOAD)
      000000 00 00 08 FA           3674 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                       3675 Ldebug_info_start:
      000004 00 02                 3676 	.dw	2
      000006 00 00r00r00           3677 	.dw	0,(Ldebug_abbrev)
      00000A 04                    3678 	.db	4
      00000B 01                    3679 	.uleb128	1
      00000C 2E 2E 2F 53 50 4C 2F  3680 	.ascii "../SPL/src/stm8s_clk.c"
             73 72 63 2F 73 74 6D
             38 73 5F 63 6C 6B 2E
             63
      000022 00                    3681 	.db	0
      000023 00 00r00r00           3682 	.dw	0,(Ldebug_line_start+-4)
      000027 01                    3683 	.db	1
      000028 53 44 43 43 20 76 65  3684 	.ascii "SDCC version 4.1.0 #12072"
             72 73 69 6F 6E 20 34
             2E 31 2E 30 20 23 31
             32 30 37 32
      000041 00                    3685 	.db	0
      000042 02                    3686 	.uleb128	2
      000043 43 4C 4B 5F 44 65 49  3687 	.ascii "CLK_DeInit"
             6E 69 74
      00004D 00                    3688 	.db	0
      00004E 00 00r00r00           3689 	.dw	0,(_CLK_DeInit)
      000052 00 00r00r3A           3690 	.dw	0,(XG$CLK_DeInit$0$0+1)
      000056 01                    3691 	.db	1
      000057 00 00r03rA4           3692 	.dw	0,(Ldebug_loc_start+932)
      00005B 03                    3693 	.uleb128	3
      00005C 00 00 00 A7           3694 	.dw	0,167
      000060 43 4C 4B 5F 46 61 73  3695 	.ascii "CLK_FastHaltWakeUpCmd"
             74 48 61 6C 74 57 61
             6B 65 55 70 43 6D 64
      000075 00                    3696 	.db	0
      000076 00 00r00r3A           3697 	.dw	0,(_CLK_FastHaltWakeUpCmd)
      00007A 00 00r00r52           3698 	.dw	0,(XG$CLK_FastHaltWakeUpCmd$0$0+1)
      00007E 01                    3699 	.db	1
      00007F 00 00r03r90           3700 	.dw	0,(Ldebug_loc_start+912)
      000083 04                    3701 	.uleb128	4
      000084 02                    3702 	.db	2
      000085 91                    3703 	.db	145
      000086 02                    3704 	.sleb128	2
      000087 4E 65 77 53 74 61 74  3705 	.ascii "NewState"
             65
      00008F 00                    3706 	.db	0
      000090 00 00 00 A7           3707 	.dw	0,167
      000094 05                    3708 	.uleb128	5
      000095 00 00r00r44           3709 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$22)
      000099 00 00r00r49           3710 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$24)
      00009D 05                    3711 	.uleb128	5
      00009E 00 00r00r4C           3712 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$25)
      0000A2 00 00r00r51           3713 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$27)
      0000A6 00                    3714 	.uleb128	0
      0000A7 06                    3715 	.uleb128	6
      0000A8 75 6E 73 69 67 6E 65  3716 	.ascii "unsigned char"
             64 20 63 68 61 72
      0000B5 00                    3717 	.db	0
      0000B6 01                    3718 	.db	1
      0000B7 08                    3719 	.db	8
      0000B8 03                    3720 	.uleb128	3
      0000B9 00 00 00 F9           3721 	.dw	0,249
      0000BD 43 4C 4B 5F 48 53 45  3722 	.ascii "CLK_HSECmd"
             43 6D 64
      0000C7 00                    3723 	.db	0
      0000C8 00 00r00r52           3724 	.dw	0,(_CLK_HSECmd)
      0000CC 00 00r00r6A           3725 	.dw	0,(XG$CLK_HSECmd$0$0+1)
      0000D0 01                    3726 	.db	1
      0000D1 00 00r03r7C           3727 	.dw	0,(Ldebug_loc_start+892)
      0000D5 04                    3728 	.uleb128	4
      0000D6 02                    3729 	.db	2
      0000D7 91                    3730 	.db	145
      0000D8 02                    3731 	.sleb128	2
      0000D9 4E 65 77 53 74 61 74  3732 	.ascii "NewState"
             65
      0000E1 00                    3733 	.db	0
      0000E2 00 00 00 A7           3734 	.dw	0,167
      0000E6 05                    3735 	.uleb128	5
      0000E7 00 00r00r5C           3736 	.dw	0,(Sstm8s_clk$CLK_HSECmd$35)
      0000EB 00 00r00r61           3737 	.dw	0,(Sstm8s_clk$CLK_HSECmd$37)
      0000EF 05                    3738 	.uleb128	5
      0000F0 00 00r00r64           3739 	.dw	0,(Sstm8s_clk$CLK_HSECmd$38)
      0000F4 00 00r00r69           3740 	.dw	0,(Sstm8s_clk$CLK_HSECmd$40)
      0000F8 00                    3741 	.uleb128	0
      0000F9 03                    3742 	.uleb128	3
      0000FA 00 00 01 3A           3743 	.dw	0,314
      0000FE 43 4C 4B 5F 48 53 49  3744 	.ascii "CLK_HSICmd"
             43 6D 64
      000108 00                    3745 	.db	0
      000109 00 00r00r6A           3746 	.dw	0,(_CLK_HSICmd)
      00010D 00 00r00r82           3747 	.dw	0,(XG$CLK_HSICmd$0$0+1)
      000111 01                    3748 	.db	1
      000112 00 00r03r68           3749 	.dw	0,(Ldebug_loc_start+872)
      000116 04                    3750 	.uleb128	4
      000117 02                    3751 	.db	2
      000118 91                    3752 	.db	145
      000119 02                    3753 	.sleb128	2
      00011A 4E 65 77 53 74 61 74  3754 	.ascii "NewState"
             65
      000122 00                    3755 	.db	0
      000123 00 00 00 A7           3756 	.dw	0,167
      000127 05                    3757 	.uleb128	5
      000128 00 00r00r74           3758 	.dw	0,(Sstm8s_clk$CLK_HSICmd$48)
      00012C 00 00r00r79           3759 	.dw	0,(Sstm8s_clk$CLK_HSICmd$50)
      000130 05                    3760 	.uleb128	5
      000131 00 00r00r7C           3761 	.dw	0,(Sstm8s_clk$CLK_HSICmd$51)
      000135 00 00r00r81           3762 	.dw	0,(Sstm8s_clk$CLK_HSICmd$53)
      000139 00                    3763 	.uleb128	0
      00013A 03                    3764 	.uleb128	3
      00013B 00 00 01 7B           3765 	.dw	0,379
      00013F 43 4C 4B 5F 4C 53 49  3766 	.ascii "CLK_LSICmd"
             43 6D 64
      000149 00                    3767 	.db	0
      00014A 00 00r00r82           3768 	.dw	0,(_CLK_LSICmd)
      00014E 00 00r00r9A           3769 	.dw	0,(XG$CLK_LSICmd$0$0+1)
      000152 01                    3770 	.db	1
      000153 00 00r03r54           3771 	.dw	0,(Ldebug_loc_start+852)
      000157 04                    3772 	.uleb128	4
      000158 02                    3773 	.db	2
      000159 91                    3774 	.db	145
      00015A 02                    3775 	.sleb128	2
      00015B 4E 65 77 53 74 61 74  3776 	.ascii "NewState"
             65
      000163 00                    3777 	.db	0
      000164 00 00 00 A7           3778 	.dw	0,167
      000168 05                    3779 	.uleb128	5
      000169 00 00r00r8C           3780 	.dw	0,(Sstm8s_clk$CLK_LSICmd$61)
      00016D 00 00r00r91           3781 	.dw	0,(Sstm8s_clk$CLK_LSICmd$63)
      000171 05                    3782 	.uleb128	5
      000172 00 00r00r94           3783 	.dw	0,(Sstm8s_clk$CLK_LSICmd$64)
      000176 00 00r00r99           3784 	.dw	0,(Sstm8s_clk$CLK_LSICmd$66)
      00017A 00                    3785 	.uleb128	0
      00017B 03                    3786 	.uleb128	3
      00017C 00 00 01 BC           3787 	.dw	0,444
      000180 43 4C 4B 5F 43 43 4F  3788 	.ascii "CLK_CCOCmd"
             43 6D 64
      00018A 00                    3789 	.db	0
      00018B 00 00r00r9A           3790 	.dw	0,(_CLK_CCOCmd)
      00018F 00 00r00rB2           3791 	.dw	0,(XG$CLK_CCOCmd$0$0+1)
      000193 01                    3792 	.db	1
      000194 00 00r03r40           3793 	.dw	0,(Ldebug_loc_start+832)
      000198 04                    3794 	.uleb128	4
      000199 02                    3795 	.db	2
      00019A 91                    3796 	.db	145
      00019B 02                    3797 	.sleb128	2
      00019C 4E 65 77 53 74 61 74  3798 	.ascii "NewState"
             65
      0001A4 00                    3799 	.db	0
      0001A5 00 00 00 A7           3800 	.dw	0,167
      0001A9 05                    3801 	.uleb128	5
      0001AA 00 00r00rA4           3802 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$74)
      0001AE 00 00r00rA9           3803 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$76)
      0001B2 05                    3804 	.uleb128	5
      0001B3 00 00r00rAC           3805 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$77)
      0001B7 00 00r00rB1           3806 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$79)
      0001BB 00                    3807 	.uleb128	0
      0001BC 03                    3808 	.uleb128	3
      0001BD 00 00 02 05           3809 	.dw	0,517
      0001C1 43 4C 4B 5F 43 6C 6F  3810 	.ascii "CLK_ClockSwitchCmd"
             63 6B 53 77 69 74 63
             68 43 6D 64
      0001D3 00                    3811 	.db	0
      0001D4 00 00r00rB2           3812 	.dw	0,(_CLK_ClockSwitchCmd)
      0001D8 00 00r00rCA           3813 	.dw	0,(XG$CLK_ClockSwitchCmd$0$0+1)
      0001DC 01                    3814 	.db	1
      0001DD 00 00r03r2C           3815 	.dw	0,(Ldebug_loc_start+812)
      0001E1 04                    3816 	.uleb128	4
      0001E2 02                    3817 	.db	2
      0001E3 91                    3818 	.db	145
      0001E4 02                    3819 	.sleb128	2
      0001E5 4E 65 77 53 74 61 74  3820 	.ascii "NewState"
             65
      0001ED 00                    3821 	.db	0
      0001EE 00 00 00 A7           3822 	.dw	0,167
      0001F2 05                    3823 	.uleb128	5
      0001F3 00 00r00rBC           3824 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$87)
      0001F7 00 00r00rC1           3825 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$89)
      0001FB 05                    3826 	.uleb128	5
      0001FC 00 00r00rC4           3827 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$90)
      000200 00 00r00rC9           3828 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$92)
      000204 00                    3829 	.uleb128	0
      000205 03                    3830 	.uleb128	3
      000206 00 00 02 57           3831 	.dw	0,599
      00020A 43 4C 4B 5F 53 6C 6F  3832 	.ascii "CLK_SlowActiveHaltWakeUpCmd"
             77 41 63 74 69 76 65
             48 61 6C 74 57 61 6B
             65 55 70 43 6D 64
      000225 00                    3833 	.db	0
      000226 00 00r00rCA           3834 	.dw	0,(_CLK_SlowActiveHaltWakeUpCmd)
      00022A 00 00r00rE2           3835 	.dw	0,(XG$CLK_SlowActiveHaltWakeUpCmd$0$0+1)
      00022E 01                    3836 	.db	1
      00022F 00 00r03r18           3837 	.dw	0,(Ldebug_loc_start+792)
      000233 04                    3838 	.uleb128	4
      000234 02                    3839 	.db	2
      000235 91                    3840 	.db	145
      000236 02                    3841 	.sleb128	2
      000237 4E 65 77 53 74 61 74  3842 	.ascii "NewState"
             65
      00023F 00                    3843 	.db	0
      000240 00 00 00 A7           3844 	.dw	0,167
      000244 05                    3845 	.uleb128	5
      000245 00 00r00rD4           3846 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$100)
      000249 00 00r00rD9           3847 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$102)
      00024D 05                    3848 	.uleb128	5
      00024E 00 00r00rDC           3849 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$103)
      000252 00 00r00rE1           3850 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$105)
      000256 00                    3851 	.uleb128	0
      000257 03                    3852 	.uleb128	3
      000258 00 00 02 E0           3853 	.dw	0,736
      00025C 43 4C 4B 5F 50 65 72  3854 	.ascii "CLK_PeripheralClockConfig"
             69 70 68 65 72 61 6C
             43 6C 6F 63 6B 43 6F
             6E 66 69 67
      000275 00                    3855 	.db	0
      000276 00 00r00rE2           3856 	.dw	0,(_CLK_PeripheralClockConfig)
      00027A 00 00r01r36           3857 	.dw	0,(XG$CLK_PeripheralClockConfig$0$0+1)
      00027E 01                    3858 	.db	1
      00027F 00 00r02rD4           3859 	.dw	0,(Ldebug_loc_start+724)
      000283 04                    3860 	.uleb128	4
      000284 02                    3861 	.db	2
      000285 91                    3862 	.db	145
      000286 02                    3863 	.sleb128	2
      000287 43 4C 4B 5F 50 65 72  3864 	.ascii "CLK_Peripheral"
             69 70 68 65 72 61 6C
      000295 00                    3865 	.db	0
      000296 00 00 00 A7           3866 	.dw	0,167
      00029A 04                    3867 	.uleb128	4
      00029B 02                    3868 	.db	2
      00029C 91                    3869 	.db	145
      00029D 03                    3870 	.sleb128	3
      00029E 4E 65 77 53 74 61 74  3871 	.ascii "NewState"
             65
      0002A6 00                    3872 	.db	0
      0002A7 00 00 00 A7           3873 	.dw	0,167
      0002AB 07                    3874 	.uleb128	7
      0002AC 00 00 02 C7           3875 	.dw	0,711
      0002B0 00 00r01r06           3876 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$118)
      0002B4 05                    3877 	.uleb128	5
      0002B5 00 00r01r0D           3878 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$120)
      0002B9 00 00r01r12           3879 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$122)
      0002BD 05                    3880 	.uleb128	5
      0002BE 00 00r01r15           3881 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$123)
      0002C2 00 00r01r1A           3882 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$125)
      0002C6 00                    3883 	.uleb128	0
      0002C7 08                    3884 	.uleb128	8
      0002C8 00 00r01r20           3885 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$127)
      0002CC 05                    3886 	.uleb128	5
      0002CD 00 00r01r27           3887 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$129)
      0002D1 00 00r01r2C           3888 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$131)
      0002D5 05                    3889 	.uleb128	5
      0002D6 00 00r01r2F           3890 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$132)
      0002DA 00 00r01r34           3891 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$134)
      0002DE 00                    3892 	.uleb128	0
      0002DF 00                    3893 	.uleb128	0
      0002E0 09                    3894 	.uleb128	9
      0002E1 00 00 04 3B           3895 	.dw	0,1083
      0002E5 43 4C 4B 5F 43 6C 6F  3896 	.ascii "CLK_ClockSwitchConfig"
             63 6B 53 77 69 74 63
             68 43 6F 6E 66 69 67
      0002FA 00                    3897 	.db	0
      0002FB 00 00r01r36           3898 	.dw	0,(_CLK_ClockSwitchConfig)
      0002FF 00 00r02r3C           3899 	.dw	0,(XG$CLK_ClockSwitchConfig$0$0+1)
      000303 01                    3900 	.db	1
      000304 00 00r02r60           3901 	.dw	0,(Ldebug_loc_start+608)
      000308 00 00 00 A7           3902 	.dw	0,167
      00030C 04                    3903 	.uleb128	4
      00030D 02                    3904 	.db	2
      00030E 91                    3905 	.db	145
      00030F 02                    3906 	.sleb128	2
      000310 43 4C 4B 5F 53 77 69  3907 	.ascii "CLK_SwitchMode"
             74 63 68 4D 6F 64 65
      00031E 00                    3908 	.db	0
      00031F 00 00 00 A7           3909 	.dw	0,167
      000323 04                    3910 	.uleb128	4
      000324 02                    3911 	.db	2
      000325 91                    3912 	.db	145
      000326 03                    3913 	.sleb128	3
      000327 43 4C 4B 5F 4E 65 77  3914 	.ascii "CLK_NewClock"
             43 6C 6F 63 6B
      000333 00                    3915 	.db	0
      000334 00 00 00 A7           3916 	.dw	0,167
      000338 04                    3917 	.uleb128	4
      000339 02                    3918 	.db	2
      00033A 91                    3919 	.db	145
      00033B 04                    3920 	.sleb128	4
      00033C 49 54 53 74 61 74 65  3921 	.ascii "ITState"
      000343 00                    3922 	.db	0
      000344 00 00 00 A7           3923 	.dw	0,167
      000348 04                    3924 	.uleb128	4
      000349 02                    3925 	.db	2
      00034A 91                    3926 	.db	145
      00034B 05                    3927 	.sleb128	5
      00034C 43 4C 4B 5F 43 75 72  3928 	.ascii "CLK_CurrentClockState"
             72 65 6E 74 43 6C 6F
             63 6B 53 74 61 74 65
      000361 00                    3929 	.db	0
      000362 00 00 00 A7           3930 	.dw	0,167
      000366 0A                    3931 	.uleb128	10
      000367 00 00 03 A1           3932 	.dw	0,929
      00036B 00 00r01r4E           3933 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$149)
      00036F 00 00r01r85           3934 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$165)
      000373 05                    3935 	.uleb128	5
      000374 00 00r01r5D           3936 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$153)
      000378 00 00r01r62           3937 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$155)
      00037C 05                    3938 	.uleb128	5
      00037D 00 00r01r65           3939 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$156)
      000381 00 00r01r6A           3940 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$158)
      000385 05                    3941 	.uleb128	5
      000386 00 00r01r81           3942 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$162)
      00038A 00 00r01r82           3943 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$164)
      00038E 05                    3944 	.uleb128	5
      00038F 00 00r01r8B           3945 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$167)
      000393 00 00r01r8E           3946 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$169)
      000397 05                    3947 	.uleb128	5
      000398 00 00r01r91           3948 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$170)
      00039C 00 00r01r92           3949 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$172)
      0003A0 00                    3950 	.uleb128	0
      0003A1 0A                    3951 	.uleb128	10
      0003A2 00 00 03 DC           3952 	.dw	0,988
      0003A6 00 00r01r95           3953 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$173)
      0003AA 00 00r01rC5           3954 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$187)
      0003AE 05                    3955 	.uleb128	5
      0003AF 00 00r01r9C           3956 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$175)
      0003B3 00 00r01rA1           3957 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$177)
      0003B7 05                    3958 	.uleb128	5
      0003B8 00 00r01rA4           3959 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$178)
      0003BC 00 00r01rA9           3960 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$180)
      0003C0 05                    3961 	.uleb128	5
      0003C1 00 00r01rC1           3962 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$184)
      0003C5 00 00r01rC2           3963 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$186)
      0003C9 05                    3964 	.uleb128	5
      0003CA 00 00r01rCB           3965 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$189)
      0003CE 00 00r01rD6           3966 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$192)
      0003D2 05                    3967 	.uleb128	5
      0003D3 00 00r01rD9           3968 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$193)
      0003D7 00 00r01rDA           3969 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$195)
      0003DB 00                    3970 	.uleb128	0
      0003DC 07                    3971 	.uleb128	7
      0003DD 00 00 04 01           3972 	.dw	0,1025
      0003E1 00 00r01rE1           3973 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$197)
      0003E5 05                    3974 	.uleb128	5
      0003E6 00 00r01rF4           3975 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$200)
      0003EA 00 00r01rFC           3976 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$202)
      0003EE 05                    3977 	.uleb128	5
      0003EF 00 00r02r12           3978 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$205)
      0003F3 00 00r02r1A           3979 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$207)
      0003F7 05                    3980 	.uleb128	5
      0003F8 00 00r02r30           3981 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$210)
      0003FC 00 00r02r38           3982 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$212)
      000400 00                    3983 	.uleb128	0
      000401 0B                    3984 	.uleb128	11
      000402 02                    3985 	.db	2
      000403 91                    3986 	.db	145
      000404 7F                    3987 	.sleb128	-1
      000405 63 6C 6F 63 6B 5F 6D  3988 	.ascii "clock_master"
             61 73 74 65 72
      000411 00                    3989 	.db	0
      000412 00 00 00 A7           3990 	.dw	0,167
      000416 0B                    3991 	.uleb128	11
      000417 06                    3992 	.db	6
      000418 52                    3993 	.db	82
      000419 93                    3994 	.db	147
      00041A 01                    3995 	.uleb128	1
      00041B 51                    3996 	.db	81
      00041C 93                    3997 	.db	147
      00041D 01                    3998 	.uleb128	1
      00041E 44 6F 77 6E 43 6F 75  3999 	.ascii "DownCounter"
             6E 74 65 72
      000429 00                    4000 	.db	0
      00042A 00 00 04 3B           4001 	.dw	0,1083
      00042E 0B                    4002 	.uleb128	11
      00042F 01                    4003 	.db	1
      000430 51                    4004 	.db	81
      000431 53 77 69 66           4005 	.ascii "Swif"
      000435 00                    4006 	.db	0
      000436 00 00 00 A7           4007 	.dw	0,167
      00043A 00                    4008 	.uleb128	0
      00043B 06                    4009 	.uleb128	6
      00043C 75 6E 73 69 67 6E 65  4010 	.ascii "unsigned int"
             64 20 69 6E 74
      000448 00                    4011 	.db	0
      000449 02                    4012 	.db	2
      00044A 07                    4013 	.db	7
      00044B 03                    4014 	.uleb128	3
      00044C 00 00 04 8A           4015 	.dw	0,1162
      000450 43 4C 4B 5F 48 53 49  4016 	.ascii "CLK_HSIPrescalerConfig"
             50 72 65 73 63 61 6C
             65 72 43 6F 6E 66 69
             67
      000466 00                    4017 	.db	0
      000467 00 00r02r3C           4018 	.dw	0,(_CLK_HSIPrescalerConfig)
      00046B 00 00r02r4D           4019 	.dw	0,(XG$CLK_HSIPrescalerConfig$0$0+1)
      00046F 01                    4020 	.db	1
      000470 00 00r02r4C           4021 	.dw	0,(Ldebug_loc_start+588)
      000474 04                    4022 	.uleb128	4
      000475 02                    4023 	.db	2
      000476 91                    4024 	.db	145
      000477 02                    4025 	.sleb128	2
      000478 48 53 49 50 72 65 73  4026 	.ascii "HSIPrescaler"
             63 61 6C 65 72
      000484 00                    4027 	.db	0
      000485 00 00 00 A7           4028 	.dw	0,167
      000489 00                    4029 	.uleb128	0
      00048A 03                    4030 	.uleb128	3
      00048B 00 00 04 BB           4031 	.dw	0,1211
      00048F 43 4C 4B 5F 43 43 4F  4032 	.ascii "CLK_CCOConfig"
             43 6F 6E 66 69 67
      00049C 00                    4033 	.db	0
      00049D 00 00r02r4D           4034 	.dw	0,(_CLK_CCOConfig)
      0004A1 00 00r02r66           4035 	.dw	0,(XG$CLK_CCOConfig$0$0+1)
      0004A5 01                    4036 	.db	1
      0004A6 00 00r02r38           4037 	.dw	0,(Ldebug_loc_start+568)
      0004AA 04                    4038 	.uleb128	4
      0004AB 02                    4039 	.db	2
      0004AC 91                    4040 	.db	145
      0004AD 02                    4041 	.sleb128	2
      0004AE 43 4C 4B 5F 43 43 4F  4042 	.ascii "CLK_CCO"
      0004B5 00                    4043 	.db	0
      0004B6 00 00 00 A7           4044 	.dw	0,167
      0004BA 00                    4045 	.uleb128	0
      0004BB 03                    4046 	.uleb128	3
      0004BC 00 00 05 1D           4047 	.dw	0,1309
      0004C0 43 4C 4B 5F 49 54 43  4048 	.ascii "CLK_ITConfig"
             6F 6E 66 69 67
      0004CC 00                    4049 	.db	0
      0004CD 00 00r02r66           4050 	.dw	0,(_CLK_ITConfig)
      0004D1 00 00r02rCE           4051 	.dw	0,(XG$CLK_ITConfig$0$0+1)
      0004D5 01                    4052 	.db	1
      0004D6 00 00r01rF4           4053 	.dw	0,(Ldebug_loc_start+500)
      0004DA 04                    4054 	.uleb128	4
      0004DB 02                    4055 	.db	2
      0004DC 91                    4056 	.db	145
      0004DD 02                    4057 	.sleb128	2
      0004DE 43 4C 4B 5F 49 54     4058 	.ascii "CLK_IT"
      0004E4 00                    4059 	.db	0
      0004E5 00 00 00 A7           4060 	.dw	0,167
      0004E9 04                    4061 	.uleb128	4
      0004EA 02                    4062 	.db	2
      0004EB 91                    4063 	.db	145
      0004EC 03                    4064 	.sleb128	3
      0004ED 4E 65 77 53 74 61 74  4065 	.ascii "NewState"
             65
      0004F5 00                    4066 	.db	0
      0004F6 00 00 00 A7           4067 	.dw	0,167
      0004FA 07                    4068 	.uleb128	7
      0004FB 00 00 05 0D           4069 	.dw	0,1293
      0004FF 00 00r02r89           4070 	.dw	0,(Sstm8s_clk$CLK_ITConfig$240)
      000503 05                    4071 	.uleb128	5
      000504 00 00r02r96           4072 	.dw	0,(Sstm8s_clk$CLK_ITConfig$242)
      000508 00 00r02rAC           4073 	.dw	0,(Sstm8s_clk$CLK_ITConfig$248)
      00050C 00                    4074 	.uleb128	0
      00050D 08                    4075 	.uleb128	8
      00050E 00 00r02rAC           4076 	.dw	0,(Sstm8s_clk$CLK_ITConfig$250)
      000512 05                    4077 	.uleb128	5
      000513 00 00r02rB9           4078 	.dw	0,(Sstm8s_clk$CLK_ITConfig$252)
      000517 00 00r02rCC           4079 	.dw	0,(Sstm8s_clk$CLK_ITConfig$257)
      00051B 00                    4080 	.uleb128	0
      00051C 00                    4081 	.uleb128	0
      00051D 03                    4082 	.uleb128	3
      00051E 00 00 05 69           4083 	.dw	0,1385
      000522 43 4C 4B 5F 53 59 53  4084 	.ascii "CLK_SYSCLKConfig"
             43 4C 4B 43 6F 6E 66
             69 67
      000532 00                    4085 	.db	0
      000533 00 00r02rCE           4086 	.dw	0,(_CLK_SYSCLKConfig)
      000537 00 00r03r04           4087 	.dw	0,(XG$CLK_SYSCLKConfig$0$0+1)
      00053B 01                    4088 	.db	1
      00053C 00 00r01rC8           4089 	.dw	0,(Ldebug_loc_start+456)
      000540 04                    4090 	.uleb128	4
      000541 02                    4091 	.db	2
      000542 91                    4092 	.db	145
      000543 02                    4093 	.sleb128	2
      000544 43 4C 4B 5F 50 72 65  4094 	.ascii "CLK_Prescaler"
             73 63 61 6C 65 72
      000551 00                    4095 	.db	0
      000552 00 00 00 A7           4096 	.dw	0,167
      000556 05                    4097 	.uleb128	5
      000557 00 00r02rD9           4098 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$268)
      00055B 00 00r02rEC           4099 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$271)
      00055F 05                    4100 	.uleb128	5
      000560 00 00r02rEF           4101 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$272)
      000564 00 00r03r02           4102 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$275)
      000568 00                    4103 	.uleb128	0
      000569 03                    4104 	.uleb128	3
      00056A 00 00 05 B5           4105 	.dw	0,1461
      00056E 43 4C 4B 5F 53 57 49  4106 	.ascii "CLK_SWIMConfig"
             4D 43 6F 6E 66 69 67
      00057C 00                    4107 	.db	0
      00057D 00 00r03r04           4108 	.dw	0,(_CLK_SWIMConfig)
      000581 00 00r03r1C           4109 	.dw	0,(XG$CLK_SWIMConfig$0$0+1)
      000585 01                    4110 	.db	1
      000586 00 00r01rB4           4111 	.dw	0,(Ldebug_loc_start+436)
      00058A 04                    4112 	.uleb128	4
      00058B 02                    4113 	.db	2
      00058C 91                    4114 	.db	145
      00058D 02                    4115 	.sleb128	2
      00058E 43 4C 4B 5F 53 57 49  4116 	.ascii "CLK_SWIMDivider"
             4D 44 69 76 69 64 65
             72
      00059D 00                    4117 	.db	0
      00059E 00 00 00 A7           4118 	.dw	0,167
      0005A2 05                    4119 	.uleb128	5
      0005A3 00 00r03r0E           4120 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$284)
      0005A7 00 00r03r13           4121 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$286)
      0005AB 05                    4122 	.uleb128	5
      0005AC 00 00r03r16           4123 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$287)
      0005B0 00 00r03r1B           4124 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$289)
      0005B4 00                    4125 	.uleb128	0
      0005B5 02                    4126 	.uleb128	2
      0005B6 43 4C 4B 5F 43 6C 6F  4127 	.ascii "CLK_ClockSecuritySystemEnable"
             63 6B 53 65 63 75 72
             69 74 79 53 79 73 74
             65 6D 45 6E 61 62 6C
             65
      0005D3 00                    4128 	.db	0
      0005D4 00 00r03r1C           4129 	.dw	0,(_CLK_ClockSecuritySystemEnable)
      0005D8 00 00r03r25           4130 	.dw	0,(XG$CLK_ClockSecuritySystemEnable$0$0+1)
      0005DC 01                    4131 	.db	1
      0005DD 00 00r01rA0           4132 	.dw	0,(Ldebug_loc_start+416)
      0005E1 0C                    4133 	.uleb128	12
      0005E2 43 4C 4B 5F 47 65 74  4134 	.ascii "CLK_GetSYSCLKSource"
             53 59 53 43 4C 4B 53
             6F 75 72 63 65
      0005F5 00                    4135 	.db	0
      0005F6 00 00r03r25           4136 	.dw	0,(_CLK_GetSYSCLKSource)
      0005FA 00 00r03r29           4137 	.dw	0,(XG$CLK_GetSYSCLKSource$0$0+1)
      0005FE 01                    4138 	.db	1
      0005FF 00 00r01r8C           4139 	.dw	0,(Ldebug_loc_start+396)
      000603 00 00 00 A7           4140 	.dw	0,167
      000607 06                    4141 	.uleb128	6
      000608 75 6E 73 69 67 6E 65  4142 	.ascii "unsigned long"
             64 20 6C 6F 6E 67
      000615 00                    4143 	.db	0
      000616 04                    4144 	.db	4
      000617 07                    4145 	.db	7
      000618 09                    4146 	.uleb128	9
      000619 00 00 06 AA           4147 	.dw	0,1706
      00061D 43 4C 4B 5F 47 65 74  4148 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      00062D 00                    4149 	.db	0
      00062E 00 00r03r29           4150 	.dw	0,(_CLK_GetClockFreq)
      000632 00 00r03r88           4151 	.dw	0,(XG$CLK_GetClockFreq$0$0+1)
      000636 01                    4152 	.db	1
      000637 00 00r00rF4           4153 	.dw	0,(Ldebug_loc_start+244)
      00063B 00 00 06 07           4154 	.dw	0,1543
      00063F 05                    4155 	.uleb128	5
      000640 00 00r03r3C           4156 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$311)
      000644 00 00r03r4E           4157 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$316)
      000648 05                    4158 	.uleb128	5
      000649 00 00r03r70           4159 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$326)
      00064D 00 00r03r77           4160 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$328)
      000651 05                    4161 	.uleb128	5
      000652 00 00r03r7A           4162 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$329)
      000656 00 00r03r82           4163 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$331)
      00065A 0B                    4164 	.uleb128	11
      00065B 0E                    4165 	.db	14
      00065C 52                    4166 	.db	82
      00065D 93                    4167 	.db	147
      00065E 01                    4168 	.uleb128	1
      00065F 51                    4169 	.db	81
      000660 93                    4170 	.db	147
      000661 01                    4171 	.uleb128	1
      000662 91                    4172 	.db	145
      000663 7E                    4173 	.sleb128	-2
      000664 93                    4174 	.db	147
      000665 01                    4175 	.uleb128	1
      000666 91                    4176 	.db	145
      000667 7F                    4177 	.sleb128	-1
      000668 93                    4178 	.db	147
      000669 01                    4179 	.uleb128	1
      00066A 63 6C 6F 63 6B 66 72  4180 	.ascii "clockfrequency"
             65 71 75 65 6E 63 79
      000678 00                    4181 	.db	0
      000679 00 00 06 07           4182 	.dw	0,1543
      00067D 0B                    4183 	.uleb128	11
      00067E 02                    4184 	.db	2
      00067F 91                    4185 	.db	145
      000680 7F                    4186 	.sleb128	-1
      000681 63 6C 6F 63 6B 73 6F  4187 	.ascii "clocksource"
             75 72 63 65
      00068C 00                    4188 	.db	0
      00068D 00 00 00 A7           4189 	.dw	0,167
      000691 0B                    4190 	.uleb128	11
      000692 01                    4191 	.db	1
      000693 50                    4192 	.db	80
      000694 74 6D 70              4193 	.ascii "tmp"
      000697 00                    4194 	.db	0
      000698 00 00 00 A7           4195 	.dw	0,167
      00069C 0B                    4196 	.uleb128	11
      00069D 01                    4197 	.db	1
      00069E 50                    4198 	.db	80
      00069F 70 72 65 73 63        4199 	.ascii "presc"
      0006A4 00                    4200 	.db	0
      0006A5 00 00 00 A7           4201 	.dw	0,167
      0006A9 00                    4202 	.uleb128	0
      0006AA 03                    4203 	.uleb128	3
      0006AB 00 00 06 FB           4204 	.dw	0,1787
      0006AF 43 4C 4B 5F 41 64 6A  4205 	.ascii "CLK_AdjustHSICalibrationValue"
             75 73 74 48 53 49 43
             61 6C 69 62 72 61 74
             69 6F 6E 56 61 6C 75
             65
      0006CC 00                    4206 	.db	0
      0006CD 00 00r03r88           4207 	.dw	0,(_CLK_AdjustHSICalibrationValue)
      0006D1 00 00r03r93           4208 	.dw	0,(XG$CLK_AdjustHSICalibrationValue$0$0+1)
      0006D5 01                    4209 	.db	1
      0006D6 00 00r00rE0           4210 	.dw	0,(Ldebug_loc_start+224)
      0006DA 04                    4211 	.uleb128	4
      0006DB 02                    4212 	.db	2
      0006DC 91                    4213 	.db	145
      0006DD 02                    4214 	.sleb128	2
      0006DE 43 4C 4B 5F 48 53 49  4215 	.ascii "CLK_HSICalibrationValue"
             43 61 6C 69 62 72 61
             74 69 6F 6E 56 61 6C
             75 65
      0006F5 00                    4216 	.db	0
      0006F6 00 00 00 A7           4217 	.dw	0,167
      0006FA 00                    4218 	.uleb128	0
      0006FB 02                    4219 	.uleb128	2
      0006FC 43 4C 4B 5F 53 59 53  4220 	.ascii "CLK_SYSCLKEmergencyClear"
             43 4C 4B 45 6D 65 72
             67 65 6E 63 79 43 6C
             65 61 72
      000714 00                    4221 	.db	0
      000715 00 00r03r93           4222 	.dw	0,(_CLK_SYSCLKEmergencyClear)
      000719 00 00r03r9C           4223 	.dw	0,(XG$CLK_SYSCLKEmergencyClear$0$0+1)
      00071D 01                    4224 	.db	1
      00071E 00 00r00rCC           4225 	.dw	0,(Ldebug_loc_start+204)
      000722 09                    4226 	.uleb128	9
      000723 00 00 07 D0           4227 	.dw	0,2000
      000727 43 4C 4B 5F 47 65 74  4228 	.ascii "CLK_GetFlagStatus"
             46 6C 61 67 53 74 61
             74 75 73
      000738 00                    4229 	.db	0
      000739 00 00r03r9C           4230 	.dw	0,(_CLK_GetFlagStatus)
      00073D 00 00r03rFF           4231 	.dw	0,(XG$CLK_GetFlagStatus$0$0+1)
      000741 01                    4232 	.db	1
      000742 00 00r00r58           4233 	.dw	0,(Ldebug_loc_start+88)
      000746 00 00 00 A7           4234 	.dw	0,167
      00074A 04                    4235 	.uleb128	4
      00074B 02                    4236 	.db	2
      00074C 91                    4237 	.db	145
      00074D 02                    4238 	.sleb128	2
      00074E 43 4C 4B 5F 46 4C 41  4239 	.ascii "CLK_FLAG"
             47
      000756 00                    4240 	.db	0
      000757 00 00 07 D0           4241 	.dw	0,2000
      00075B 05                    4242 	.uleb128	5
      00075C 00 00r03rAC           4243 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$355)
      000760 00 00r03rAF           4244 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$357)
      000764 05                    4245 	.uleb128	5
      000765 00 00r03rBD           4246 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$360)
      000769 00 00r03rC0           4247 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$362)
      00076D 05                    4248 	.uleb128	5
      00076E 00 00r03rCE           4249 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$365)
      000772 00 00r03rD1           4250 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$367)
      000776 05                    4251 	.uleb128	5
      000777 00 00r03rDF           4252 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$370)
      00077B 00 00r03rE2           4253 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$372)
      00077F 05                    4254 	.uleb128	5
      000780 00 00r03rE5           4255 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$373)
      000784 00 00r03rE8           4256 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$375)
      000788 05                    4257 	.uleb128	5
      000789 00 00r03rF6           4258 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$379)
      00078D 00 00r03rF8           4259 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$381)
      000791 05                    4260 	.uleb128	5
      000792 00 00r03rFB           4261 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$382)
      000796 00 00r03rFC           4262 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$384)
      00079A 0B                    4263 	.uleb128	11
      00079B 06                    4264 	.db	6
      00079C 52                    4265 	.db	82
      00079D 93                    4266 	.db	147
      00079E 01                    4267 	.uleb128	1
      00079F 50                    4268 	.db	80
      0007A0 93                    4269 	.db	147
      0007A1 01                    4270 	.uleb128	1
      0007A2 73 74 61 74 75 73 72  4271 	.ascii "statusreg"
             65 67
      0007AB 00                    4272 	.db	0
      0007AC 00 00 04 3B           4273 	.dw	0,1083
      0007B0 0B                    4274 	.uleb128	11
      0007B1 01                    4275 	.db	1
      0007B2 50                    4276 	.db	80
      0007B3 74 6D 70 72 65 67     4277 	.ascii "tmpreg"
      0007B9 00                    4278 	.db	0
      0007BA 00 00 00 A7           4279 	.dw	0,167
      0007BE 0B                    4280 	.uleb128	11
      0007BF 01                    4281 	.db	1
      0007C0 50                    4282 	.db	80
      0007C1 62 69 74 73 74 61 74  4283 	.ascii "bitstatus"
             75 73
      0007CA 00                    4284 	.db	0
      0007CB 00 00 00 A7           4285 	.dw	0,167
      0007CF 00                    4286 	.uleb128	0
      0007D0 06                    4287 	.uleb128	6
      0007D1 75 6E 73 69 67 6E 65  4288 	.ascii "unsigned int"
             64 20 69 6E 74
      0007DD 00                    4289 	.db	0
      0007DE 02                    4290 	.db	2
      0007DF 07                    4291 	.db	7
      0007E0 09                    4292 	.uleb128	9
      0007E1 00 00 08 5F           4293 	.dw	0,2143
      0007E5 43 4C 4B 5F 47 65 74  4294 	.ascii "CLK_GetITStatus"
             49 54 53 74 61 74 75
             73
      0007F4 00                    4295 	.db	0
      0007F5 00 00r03rFF           4296 	.dw	0,(_CLK_GetITStatus)
      0007F9 00 00r04r39           4297 	.dw	0,(XG$CLK_GetITStatus$0$0+1)
      0007FD 01                    4298 	.db	1
      0007FE 00 00r00r20           4299 	.dw	0,(Ldebug_loc_start+32)
      000802 00 00 00 A7           4300 	.dw	0,167
      000806 04                    4301 	.uleb128	4
      000807 02                    4302 	.db	2
      000808 91                    4303 	.db	145
      000809 02                    4304 	.sleb128	2
      00080A 43 4C 4B 5F 49 54     4305 	.ascii "CLK_IT"
      000810 00                    4306 	.db	0
      000811 00 00 00 A7           4307 	.dw	0,167
      000815 07                    4308 	.uleb128	7
      000816 00 00 08 31           4309 	.dw	0,2097
      00081A 00 00r04r0B           4310 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$394)
      00081E 05                    4311 	.uleb128	5
      00081F 00 00r04r1A           4312 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$397)
      000823 00 00r04r1C           4313 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$399)
      000827 05                    4314 	.uleb128	5
      000828 00 00r04r1F           4315 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$400)
      00082C 00 00r04r20           4316 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$402)
      000830 00                    4317 	.uleb128	0
      000831 07                    4318 	.uleb128	7
      000832 00 00 08 4D           4319 	.dw	0,2125
      000836 00 00r04r23           4320 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$403)
      00083A 05                    4321 	.uleb128	5
      00083B 00 00r04r32           4322 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$406)
      00083F 00 00r04r34           4323 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$408)
      000843 05                    4324 	.uleb128	5
      000844 00 00r04r37           4325 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$409)
      000848 00 00r04r38           4326 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$411)
      00084C 00                    4327 	.uleb128	0
      00084D 0B                    4328 	.uleb128	11
      00084E 01                    4329 	.db	1
      00084F 50                    4330 	.db	80
      000850 62 69 74 73 74 61 74  4331 	.ascii "bitstatus"
             75 73
      000859 00                    4332 	.db	0
      00085A 00 00 00 A7           4333 	.dw	0,167
      00085E 00                    4334 	.uleb128	0
      00085F 03                    4335 	.uleb128	3
      000860 00 00 08 A9           4336 	.dw	0,2217
      000864 43 4C 4B 5F 43 6C 65  4337 	.ascii "CLK_ClearITPendingBit"
             61 72 49 54 50 65 6E
             64 69 6E 67 42 69 74
      000879 00                    4338 	.db	0
      00087A 00 00r04r39           4339 	.dw	0,(_CLK_ClearITPendingBit)
      00087E 00 00r04r59           4340 	.dw	0,(XG$CLK_ClearITPendingBit$0$0+1)
      000882 01                    4341 	.db	1
      000883 00 00r00r00           4342 	.dw	0,(Ldebug_loc_start)
      000887 04                    4343 	.uleb128	4
      000888 02                    4344 	.db	2
      000889 91                    4345 	.db	145
      00088A 02                    4346 	.sleb128	2
      00088B 43 4C 4B 5F 49 54     4347 	.ascii "CLK_IT"
      000891 00                    4348 	.db	0
      000892 00 00 00 A7           4349 	.dw	0,167
      000896 05                    4350 	.uleb128	5
      000897 00 00r04r45           4351 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$420)
      00089B 00 00r04r4D           4352 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$422)
      00089F 05                    4353 	.uleb128	5
      0008A0 00 00r04r50           4354 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$423)
      0008A4 00 00r04r58           4355 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$425)
      0008A8 00                    4356 	.uleb128	0
      0008A9 0D                    4357 	.uleb128	13
      0008AA 00 00 00 A7           4358 	.dw	0,167
      0008AE 0E                    4359 	.uleb128	14
      0008AF 00 00 08 BB           4360 	.dw	0,2235
      0008B3 04                    4361 	.db	4
      0008B4 00 00 08 A9           4362 	.dw	0,2217
      0008B8 0F                    4363 	.uleb128	15
      0008B9 03                    4364 	.db	3
      0008BA 00                    4365 	.uleb128	0
      0008BB 10                    4366 	.uleb128	16
      0008BC 05                    4367 	.db	5
      0008BD 03                    4368 	.db	3
      0008BE 00 00r00r00           4369 	.dw	0,(_HSIDivFactor)
      0008C2 48 53 49 44 69 76 46  4370 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      0008CE 00                    4371 	.db	0
      0008CF 01                    4372 	.db	1
      0008D0 00 00 08 AE           4373 	.dw	0,2222
      0008D4 0E                    4374 	.uleb128	14
      0008D5 00 00 08 E1           4375 	.dw	0,2273
      0008D9 08                    4376 	.db	8
      0008DA 00 00 08 A9           4377 	.dw	0,2217
      0008DE 0F                    4378 	.uleb128	15
      0008DF 07                    4379 	.db	7
      0008E0 00                    4380 	.uleb128	0
      0008E1 10                    4381 	.uleb128	16
      0008E2 05                    4382 	.db	5
      0008E3 03                    4383 	.db	3
      0008E4 00 00r00r04           4384 	.dw	0,(_CLKPrescTable)
      0008E8 43 4C 4B 50 72 65 73  4385 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      0008F5 00                    4386 	.db	0
      0008F6 01                    4387 	.db	1
      0008F7 00 00 08 D4           4388 	.dw	0,2260
      0008FB 00                    4389 	.uleb128	0
      0008FC 00                    4390 	.uleb128	0
      0008FD 00                    4391 	.uleb128	0
      0008FE                       4392 Ldebug_info_end:
                                   4393 
                                   4394 	.area .debug_pubnames (NOLOAD)
      000000 00 00 02 3D           4395 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                       4396 Ldebug_pubnames_start:
      000004 00 02                 4397 	.dw	2
      000006 00 00r00r00           4398 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 08 FE           4399 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 42           4400 	.dw	0,66
      000012 43 4C 4B 5F 44 65 49  4401 	.ascii "CLK_DeInit"
             6E 69 74
      00001C 00                    4402 	.db	0
      00001D 00 00 00 5B           4403 	.dw	0,91
      000021 43 4C 4B 5F 46 61 73  4404 	.ascii "CLK_FastHaltWakeUpCmd"
             74 48 61 6C 74 57 61
             6B 65 55 70 43 6D 64
      000036 00                    4405 	.db	0
      000037 00 00 00 B8           4406 	.dw	0,184
      00003B 43 4C 4B 5F 48 53 45  4407 	.ascii "CLK_HSECmd"
             43 6D 64
      000045 00                    4408 	.db	0
      000046 00 00 00 F9           4409 	.dw	0,249
      00004A 43 4C 4B 5F 48 53 49  4410 	.ascii "CLK_HSICmd"
             43 6D 64
      000054 00                    4411 	.db	0
      000055 00 00 01 3A           4412 	.dw	0,314
      000059 43 4C 4B 5F 4C 53 49  4413 	.ascii "CLK_LSICmd"
             43 6D 64
      000063 00                    4414 	.db	0
      000064 00 00 01 7B           4415 	.dw	0,379
      000068 43 4C 4B 5F 43 43 4F  4416 	.ascii "CLK_CCOCmd"
             43 6D 64
      000072 00                    4417 	.db	0
      000073 00 00 01 BC           4418 	.dw	0,444
      000077 43 4C 4B 5F 43 6C 6F  4419 	.ascii "CLK_ClockSwitchCmd"
             63 6B 53 77 69 74 63
             68 43 6D 64
      000089 00                    4420 	.db	0
      00008A 00 00 02 05           4421 	.dw	0,517
      00008E 43 4C 4B 5F 53 6C 6F  4422 	.ascii "CLK_SlowActiveHaltWakeUpCmd"
             77 41 63 74 69 76 65
             48 61 6C 74 57 61 6B
             65 55 70 43 6D 64
      0000A9 00                    4423 	.db	0
      0000AA 00 00 02 57           4424 	.dw	0,599
      0000AE 43 4C 4B 5F 50 65 72  4425 	.ascii "CLK_PeripheralClockConfig"
             69 70 68 65 72 61 6C
             43 6C 6F 63 6B 43 6F
             6E 66 69 67
      0000C7 00                    4426 	.db	0
      0000C8 00 00 02 E0           4427 	.dw	0,736
      0000CC 43 4C 4B 5F 43 6C 6F  4428 	.ascii "CLK_ClockSwitchConfig"
             63 6B 53 77 69 74 63
             68 43 6F 6E 66 69 67
      0000E1 00                    4429 	.db	0
      0000E2 00 00 04 4B           4430 	.dw	0,1099
      0000E6 43 4C 4B 5F 48 53 49  4431 	.ascii "CLK_HSIPrescalerConfig"
             50 72 65 73 63 61 6C
             65 72 43 6F 6E 66 69
             67
      0000FC 00                    4432 	.db	0
      0000FD 00 00 04 8A           4433 	.dw	0,1162
      000101 43 4C 4B 5F 43 43 4F  4434 	.ascii "CLK_CCOConfig"
             43 6F 6E 66 69 67
      00010E 00                    4435 	.db	0
      00010F 00 00 04 BB           4436 	.dw	0,1211
      000113 43 4C 4B 5F 49 54 43  4437 	.ascii "CLK_ITConfig"
             6F 6E 66 69 67
      00011F 00                    4438 	.db	0
      000120 00 00 05 1D           4439 	.dw	0,1309
      000124 43 4C 4B 5F 53 59 53  4440 	.ascii "CLK_SYSCLKConfig"
             43 4C 4B 43 6F 6E 66
             69 67
      000134 00                    4441 	.db	0
      000135 00 00 05 69           4442 	.dw	0,1385
      000139 43 4C 4B 5F 53 57 49  4443 	.ascii "CLK_SWIMConfig"
             4D 43 6F 6E 66 69 67
      000147 00                    4444 	.db	0
      000148 00 00 05 B5           4445 	.dw	0,1461
      00014C 43 4C 4B 5F 43 6C 6F  4446 	.ascii "CLK_ClockSecuritySystemEnable"
             63 6B 53 65 63 75 72
             69 74 79 53 79 73 74
             65 6D 45 6E 61 62 6C
             65
      000169 00                    4447 	.db	0
      00016A 00 00 05 E1           4448 	.dw	0,1505
      00016E 43 4C 4B 5F 47 65 74  4449 	.ascii "CLK_GetSYSCLKSource"
             53 59 53 43 4C 4B 53
             6F 75 72 63 65
      000181 00                    4450 	.db	0
      000182 00 00 06 18           4451 	.dw	0,1560
      000186 43 4C 4B 5F 47 65 74  4452 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      000196 00                    4453 	.db	0
      000197 00 00 06 AA           4454 	.dw	0,1706
      00019B 43 4C 4B 5F 41 64 6A  4455 	.ascii "CLK_AdjustHSICalibrationValue"
             75 73 74 48 53 49 43
             61 6C 69 62 72 61 74
             69 6F 6E 56 61 6C 75
             65
      0001B8 00                    4456 	.db	0
      0001B9 00 00 06 FB           4457 	.dw	0,1787
      0001BD 43 4C 4B 5F 53 59 53  4458 	.ascii "CLK_SYSCLKEmergencyClear"
             43 4C 4B 45 6D 65 72
             67 65 6E 63 79 43 6C
             65 61 72
      0001D5 00                    4459 	.db	0
      0001D6 00 00 07 22           4460 	.dw	0,1826
      0001DA 43 4C 4B 5F 47 65 74  4461 	.ascii "CLK_GetFlagStatus"
             46 6C 61 67 53 74 61
             74 75 73
      0001EB 00                    4462 	.db	0
      0001EC 00 00 07 E0           4463 	.dw	0,2016
      0001F0 43 4C 4B 5F 47 65 74  4464 	.ascii "CLK_GetITStatus"
             49 54 53 74 61 74 75
             73
      0001FF 00                    4465 	.db	0
      000200 00 00 08 5F           4466 	.dw	0,2143
      000204 43 4C 4B 5F 43 6C 65  4467 	.ascii "CLK_ClearITPendingBit"
             61 72 49 54 50 65 6E
             64 69 6E 67 42 69 74
      000219 00                    4468 	.db	0
      00021A 00 00 08 BB           4469 	.dw	0,2235
      00021E 48 53 49 44 69 76 46  4470 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      00022A 00                    4471 	.db	0
      00022B 00 00 08 E1           4472 	.dw	0,2273
      00022F 43 4C 4B 50 72 65 73  4473 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      00023C 00                    4474 	.db	0
      00023D 00 00 00 00           4475 	.dw	0,0
      000241                       4476 Ldebug_pubnames_end:
                                   4477 
                                   4478 	.area .debug_frame (NOLOAD)
      000000 00 00                 4479 	.dw	0
      000002 00 0E                 4480 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                       4481 Ldebug_CIE0_start:
      000004 FF FF                 4482 	.dw	0xffff
      000006 FF FF                 4483 	.dw	0xffff
      000008 01                    4484 	.db	1
      000009 00                    4485 	.db	0
      00000A 01                    4486 	.uleb128	1
      00000B 7F                    4487 	.sleb128	-1
      00000C 09                    4488 	.db	9
      00000D 0C                    4489 	.db	12
      00000E 08                    4490 	.uleb128	8
      00000F 02                    4491 	.uleb128	2
      000010 89                    4492 	.db	137
      000011 01                    4493 	.uleb128	1
      000012                       4494 Ldebug_CIE0_end:
      000012 00 00 00 1A           4495 	.dw	0,26
      000016 00 00r00r00           4496 	.dw	0,(Ldebug_CIE0_start-4)
      00001A 00 00r04r39           4497 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$417)	;initial loc
      00001E 00 00 00 20           4498 	.dw	0,Sstm8s_clk$CLK_ClearITPendingBit$428-Sstm8s_clk$CLK_ClearITPendingBit$417
      000022 01                    4499 	.db	1
      000023 00 00r04r39           4500 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$417)
      000027 0E                    4501 	.db	14
      000028 02                    4502 	.uleb128	2
      000029 01                    4503 	.db	1
      00002A 00 00r04r45           4504 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$419)
      00002E 0E                    4505 	.db	14
      00002F 02                    4506 	.uleb128	2
                                   4507 
                                   4508 	.area .debug_frame (NOLOAD)
      000030 00 00                 4509 	.dw	0
      000032 00 0E                 4510 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      000034                       4511 Ldebug_CIE1_start:
      000034 FF FF                 4512 	.dw	0xffff
      000036 FF FF                 4513 	.dw	0xffff
      000038 01                    4514 	.db	1
      000039 00                    4515 	.db	0
      00003A 01                    4516 	.uleb128	1
      00003B 7F                    4517 	.sleb128	-1
      00003C 09                    4518 	.db	9
      00003D 0C                    4519 	.db	12
      00003E 08                    4520 	.uleb128	8
      00003F 02                    4521 	.uleb128	2
      000040 89                    4522 	.db	137
      000041 01                    4523 	.uleb128	1
      000042                       4524 Ldebug_CIE1_end:
      000042 00 00 00 28           4525 	.dw	0,40
      000046 00 00r00r30           4526 	.dw	0,(Ldebug_CIE1_start-4)
      00004A 00 00r03rFF           4527 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$391)	;initial loc
      00004E 00 00 00 3A           4528 	.dw	0,Sstm8s_clk$CLK_GetITStatus$415-Sstm8s_clk$CLK_GetITStatus$391
      000052 01                    4529 	.db	1
      000053 00 00r03rFF           4530 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$391)
      000057 0E                    4531 	.db	14
      000058 02                    4532 	.uleb128	2
      000059 01                    4533 	.db	1
      00005A 00 00r04r0B           4534 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$393)
      00005E 0E                    4535 	.db	14
      00005F 02                    4536 	.uleb128	2
      000060 01                    4537 	.db	1
      000061 00 00r04r1A           4538 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$396)
      000065 0E                    4539 	.db	14
      000066 02                    4540 	.uleb128	2
      000067 01                    4541 	.db	1
      000068 00 00r04r32           4542 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$405)
      00006C 0E                    4543 	.db	14
      00006D 02                    4544 	.uleb128	2
                                   4545 
                                   4546 	.area .debug_frame (NOLOAD)
      00006E 00 00                 4547 	.dw	0
      000070 00 0E                 4548 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      000072                       4549 Ldebug_CIE2_start:
      000072 FF FF                 4550 	.dw	0xffff
      000074 FF FF                 4551 	.dw	0xffff
      000076 01                    4552 	.db	1
      000077 00                    4553 	.db	0
      000078 01                    4554 	.uleb128	1
      000079 7F                    4555 	.sleb128	-1
      00007A 09                    4556 	.db	9
      00007B 0C                    4557 	.db	12
      00007C 08                    4558 	.uleb128	8
      00007D 02                    4559 	.uleb128	2
      00007E 89                    4560 	.db	137
      00007F 01                    4561 	.uleb128	1
      000080                       4562 Ldebug_CIE2_end:
      000080 00 00 00 4B           4563 	.dw	0,75
      000084 00 00r00r6E           4564 	.dw	0,(Ldebug_CIE2_start-4)
      000088 00 00r03r9C           4565 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$350)	;initial loc
      00008C 00 00 00 63           4566 	.dw	0,Sstm8s_clk$CLK_GetFlagStatus$389-Sstm8s_clk$CLK_GetFlagStatus$350
      000090 01                    4567 	.db	1
      000091 00 00r03r9C           4568 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$350)
      000095 0E                    4569 	.db	14
      000096 02                    4570 	.uleb128	2
      000097 01                    4571 	.db	1
      000098 00 00r03r9D           4572 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$351)
      00009C 0E                    4573 	.db	14
      00009D 03                    4574 	.uleb128	3
      00009E 01                    4575 	.db	1
      00009F 00 00r03rAC           4576 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$354)
      0000A3 0E                    4577 	.db	14
      0000A4 03                    4578 	.uleb128	3
      0000A5 01                    4579 	.db	1
      0000A6 00 00r03rBD           4580 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$359)
      0000AA 0E                    4581 	.db	14
      0000AB 03                    4582 	.uleb128	3
      0000AC 01                    4583 	.db	1
      0000AD 00 00r03rCE           4584 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$364)
      0000B1 0E                    4585 	.db	14
      0000B2 03                    4586 	.uleb128	3
      0000B3 01                    4587 	.db	1
      0000B4 00 00r03rDF           4588 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$369)
      0000B8 0E                    4589 	.db	14
      0000B9 03                    4590 	.uleb128	3
      0000BA 01                    4591 	.db	1
      0000BB 00 00r03rE9           4592 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$377)
      0000BF 0E                    4593 	.db	14
      0000C0 04                    4594 	.uleb128	4
      0000C1 01                    4595 	.db	1
      0000C2 00 00r03rEE           4596 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$378)
      0000C6 0E                    4597 	.db	14
      0000C7 03                    4598 	.uleb128	3
      0000C8 01                    4599 	.db	1
      0000C9 00 00r03rFE           4600 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$387)
      0000CD 0E                    4601 	.db	14
      0000CE 02                    4602 	.uleb128	2
                                   4603 
                                   4604 	.area .debug_frame (NOLOAD)
      0000CF 00 00                 4605 	.dw	0
      0000D1 00 0E                 4606 	.dw	Ldebug_CIE3_end-Ldebug_CIE3_start
      0000D3                       4607 Ldebug_CIE3_start:
      0000D3 FF FF                 4608 	.dw	0xffff
      0000D5 FF FF                 4609 	.dw	0xffff
      0000D7 01                    4610 	.db	1
      0000D8 00                    4611 	.db	0
      0000D9 01                    4612 	.uleb128	1
      0000DA 7F                    4613 	.sleb128	-1
      0000DB 09                    4614 	.db	9
      0000DC 0C                    4615 	.db	12
      0000DD 08                    4616 	.uleb128	8
      0000DE 02                    4617 	.uleb128	2
      0000DF 89                    4618 	.db	137
      0000E0 01                    4619 	.uleb128	1
      0000E1                       4620 Ldebug_CIE3_end:
      0000E1 00 00 00 13           4621 	.dw	0,19
      0000E5 00 00r00rCF           4622 	.dw	0,(Ldebug_CIE3_start-4)
      0000E9 00 00r03r93           4623 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$344)	;initial loc
      0000ED 00 00 00 09           4624 	.dw	0,Sstm8s_clk$CLK_SYSCLKEmergencyClear$348-Sstm8s_clk$CLK_SYSCLKEmergencyClear$344
      0000F1 01                    4625 	.db	1
      0000F2 00 00r03r93           4626 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$344)
      0000F6 0E                    4627 	.db	14
      0000F7 02                    4628 	.uleb128	2
                                   4629 
                                   4630 	.area .debug_frame (NOLOAD)
      0000F8 00 00                 4631 	.dw	0
      0000FA 00 0E                 4632 	.dw	Ldebug_CIE4_end-Ldebug_CIE4_start
      0000FC                       4633 Ldebug_CIE4_start:
      0000FC FF FF                 4634 	.dw	0xffff
      0000FE FF FF                 4635 	.dw	0xffff
      000100 01                    4636 	.db	1
      000101 00                    4637 	.db	0
      000102 01                    4638 	.uleb128	1
      000103 7F                    4639 	.sleb128	-1
      000104 09                    4640 	.db	9
      000105 0C                    4641 	.db	12
      000106 08                    4642 	.uleb128	8
      000107 02                    4643 	.uleb128	2
      000108 89                    4644 	.db	137
      000109 01                    4645 	.uleb128	1
      00010A                       4646 Ldebug_CIE4_end:
      00010A 00 00 00 13           4647 	.dw	0,19
      00010E 00 00r00rF8           4648 	.dw	0,(Ldebug_CIE4_start-4)
      000112 00 00r03r88           4649 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$338)	;initial loc
      000116 00 00 00 0B           4650 	.dw	0,Sstm8s_clk$CLK_AdjustHSICalibrationValue$342-Sstm8s_clk$CLK_AdjustHSICalibrationValue$338
      00011A 01                    4651 	.db	1
      00011B 00 00r03r88           4652 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$338)
      00011F 0E                    4653 	.db	14
      000120 02                    4654 	.uleb128	2
                                   4655 
                                   4656 	.area .debug_frame (NOLOAD)
      000121 00 00                 4657 	.dw	0
      000123 00 0E                 4658 	.dw	Ldebug_CIE5_end-Ldebug_CIE5_start
      000125                       4659 Ldebug_CIE5_start:
      000125 FF FF                 4660 	.dw	0xffff
      000127 FF FF                 4661 	.dw	0xffff
      000129 01                    4662 	.db	1
      00012A 00                    4663 	.db	0
      00012B 01                    4664 	.uleb128	1
      00012C 7F                    4665 	.sleb128	-1
      00012D 09                    4666 	.db	9
      00012E 0C                    4667 	.db	12
      00012F 08                    4668 	.uleb128	8
      000130 02                    4669 	.uleb128	2
      000131 89                    4670 	.db	137
      000132 01                    4671 	.uleb128	1
      000133                       4672 Ldebug_CIE5_end:
      000133 00 00 00 60           4673 	.dw	0,96
      000137 00 00r01r21           4674 	.dw	0,(Ldebug_CIE5_start-4)
      00013B 00 00r03r29           4675 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$306)	;initial loc
      00013F 00 00 00 5F           4676 	.dw	0,Sstm8s_clk$CLK_GetClockFreq$336-Sstm8s_clk$CLK_GetClockFreq$306
      000143 01                    4677 	.db	1
      000144 00 00r03r29           4678 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$306)
      000148 0E                    4679 	.db	14
      000149 02                    4680 	.uleb128	2
      00014A 01                    4681 	.db	1
      00014B 00 00r03r2B           4682 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$307)
      00014F 0E                    4683 	.db	14
      000150 06                    4684 	.uleb128	6
      000151 01                    4685 	.db	1
      000152 00 00r03r3C           4686 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$310)
      000156 0E                    4687 	.db	14
      000157 06                    4688 	.uleb128	6
      000158 01                    4689 	.db	1
      000159 00 00r03r4F           4690 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$317)
      00015D 0E                    4691 	.db	14
      00015E 08                    4692 	.uleb128	8
      00015F 01                    4693 	.db	1
      000160 00 00r03r51           4694 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$318)
      000164 0E                    4695 	.db	14
      000165 0A                    4696 	.uleb128	10
      000166 01                    4697 	.db	1
      000167 00 00r03r53           4698 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$319)
      00016B 0E                    4699 	.db	14
      00016C 0B                    4700 	.uleb128	11
      00016D 01                    4701 	.db	1
      00016E 00 00r03r55           4702 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$320)
      000172 0E                    4703 	.db	14
      000173 0C                    4704 	.uleb128	12
      000174 01                    4705 	.db	1
      000175 00 00r03r57           4706 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$321)
      000179 0E                    4707 	.db	14
      00017A 0D                    4708 	.uleb128	13
      00017B 01                    4709 	.db	1
      00017C 00 00r03r59           4710 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$322)
      000180 0E                    4711 	.db	14
      000181 0E                    4712 	.uleb128	14
      000182 01                    4713 	.db	1
      000183 00 00r03r5E           4714 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$323)
      000187 0E                    4715 	.db	14
      000188 06                    4716 	.uleb128	6
      000189 01                    4717 	.db	1
      00018A 00 00r03r70           4718 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$325)
      00018E 0E                    4719 	.db	14
      00018F 06                    4720 	.uleb128	6
      000190 01                    4721 	.db	1
      000191 00 00r03r87           4722 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$334)
      000195 0E                    4723 	.db	14
      000196 02                    4724 	.uleb128	2
                                   4725 
                                   4726 	.area .debug_frame (NOLOAD)
      000197 00 00                 4727 	.dw	0
      000199 00 0E                 4728 	.dw	Ldebug_CIE6_end-Ldebug_CIE6_start
      00019B                       4729 Ldebug_CIE6_start:
      00019B FF FF                 4730 	.dw	0xffff
      00019D FF FF                 4731 	.dw	0xffff
      00019F 01                    4732 	.db	1
      0001A0 00                    4733 	.db	0
      0001A1 01                    4734 	.uleb128	1
      0001A2 7F                    4735 	.sleb128	-1
      0001A3 09                    4736 	.db	9
      0001A4 0C                    4737 	.db	12
      0001A5 08                    4738 	.uleb128	8
      0001A6 02                    4739 	.uleb128	2
      0001A7 89                    4740 	.db	137
      0001A8 01                    4741 	.uleb128	1
      0001A9                       4742 Ldebug_CIE6_end:
      0001A9 00 00 00 13           4743 	.dw	0,19
      0001AD 00 00r01r97           4744 	.dw	0,(Ldebug_CIE6_start-4)
      0001B1 00 00r03r25           4745 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$300)	;initial loc
      0001B5 00 00 00 04           4746 	.dw	0,Sstm8s_clk$CLK_GetSYSCLKSource$304-Sstm8s_clk$CLK_GetSYSCLKSource$300
      0001B9 01                    4747 	.db	1
      0001BA 00 00r03r25           4748 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$300)
      0001BE 0E                    4749 	.db	14
      0001BF 02                    4750 	.uleb128	2
                                   4751 
                                   4752 	.area .debug_frame (NOLOAD)
      0001C0 00 00                 4753 	.dw	0
      0001C2 00 0E                 4754 	.dw	Ldebug_CIE7_end-Ldebug_CIE7_start
      0001C4                       4755 Ldebug_CIE7_start:
      0001C4 FF FF                 4756 	.dw	0xffff
      0001C6 FF FF                 4757 	.dw	0xffff
      0001C8 01                    4758 	.db	1
      0001C9 00                    4759 	.db	0
      0001CA 01                    4760 	.uleb128	1
      0001CB 7F                    4761 	.sleb128	-1
      0001CC 09                    4762 	.db	9
      0001CD 0C                    4763 	.db	12
      0001CE 08                    4764 	.uleb128	8
      0001CF 02                    4765 	.uleb128	2
      0001D0 89                    4766 	.db	137
      0001D1 01                    4767 	.uleb128	1
      0001D2                       4768 Ldebug_CIE7_end:
      0001D2 00 00 00 13           4769 	.dw	0,19
      0001D6 00 00r01rC0           4770 	.dw	0,(Ldebug_CIE7_start-4)
      0001DA 00 00r03r1C           4771 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$294)	;initial loc
      0001DE 00 00 00 09           4772 	.dw	0,Sstm8s_clk$CLK_ClockSecuritySystemEnable$298-Sstm8s_clk$CLK_ClockSecuritySystemEnable$294
      0001E2 01                    4773 	.db	1
      0001E3 00 00r03r1C           4774 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$294)
      0001E7 0E                    4775 	.db	14
      0001E8 02                    4776 	.uleb128	2
                                   4777 
                                   4778 	.area .debug_frame (NOLOAD)
      0001E9 00 00                 4779 	.dw	0
      0001EB 00 0E                 4780 	.dw	Ldebug_CIE8_end-Ldebug_CIE8_start
      0001ED                       4781 Ldebug_CIE8_start:
      0001ED FF FF                 4782 	.dw	0xffff
      0001EF FF FF                 4783 	.dw	0xffff
      0001F1 01                    4784 	.db	1
      0001F2 00                    4785 	.db	0
      0001F3 01                    4786 	.uleb128	1
      0001F4 7F                    4787 	.sleb128	-1
      0001F5 09                    4788 	.db	9
      0001F6 0C                    4789 	.db	12
      0001F7 08                    4790 	.uleb128	8
      0001F8 02                    4791 	.uleb128	2
      0001F9 89                    4792 	.db	137
      0001FA 01                    4793 	.uleb128	1
      0001FB                       4794 Ldebug_CIE8_end:
      0001FB 00 00 00 13           4795 	.dw	0,19
      0001FF 00 00r01rE9           4796 	.dw	0,(Ldebug_CIE8_start-4)
      000203 00 00r03r04           4797 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$281)	;initial loc
      000207 00 00 00 18           4798 	.dw	0,Sstm8s_clk$CLK_SWIMConfig$292-Sstm8s_clk$CLK_SWIMConfig$281
      00020B 01                    4799 	.db	1
      00020C 00 00r03r04           4800 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$281)
      000210 0E                    4801 	.db	14
      000211 02                    4802 	.uleb128	2
                                   4803 
                                   4804 	.area .debug_frame (NOLOAD)
      000212 00 00                 4805 	.dw	0
      000214 00 0E                 4806 	.dw	Ldebug_CIE9_end-Ldebug_CIE9_start
      000216                       4807 Ldebug_CIE9_start:
      000216 FF FF                 4808 	.dw	0xffff
      000218 FF FF                 4809 	.dw	0xffff
      00021A 01                    4810 	.db	1
      00021B 00                    4811 	.db	0
      00021C 01                    4812 	.uleb128	1
      00021D 7F                    4813 	.sleb128	-1
      00021E 09                    4814 	.db	9
      00021F 0C                    4815 	.db	12
      000220 08                    4816 	.uleb128	8
      000221 02                    4817 	.uleb128	2
      000222 89                    4818 	.db	137
      000223 01                    4819 	.uleb128	1
      000224                       4820 Ldebug_CIE9_end:
      000224 00 00 00 21           4821 	.dw	0,33
      000228 00 00r02r12           4822 	.dw	0,(Ldebug_CIE9_start-4)
      00022C 00 00r02rCE           4823 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$264)	;initial loc
      000230 00 00 00 36           4824 	.dw	0,Sstm8s_clk$CLK_SYSCLKConfig$279-Sstm8s_clk$CLK_SYSCLKConfig$264
      000234 01                    4825 	.db	1
      000235 00 00r02rCE           4826 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$264)
      000239 0E                    4827 	.db	14
      00023A 02                    4828 	.uleb128	2
      00023B 01                    4829 	.db	1
      00023C 00 00r02rCF           4830 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$265)
      000240 0E                    4831 	.db	14
      000241 03                    4832 	.uleb128	3
      000242 01                    4833 	.db	1
      000243 00 00r03r03           4834 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$277)
      000247 0E                    4835 	.db	14
      000248 02                    4836 	.uleb128	2
                                   4837 
                                   4838 	.area .debug_frame (NOLOAD)
      000249 00 00                 4839 	.dw	0
      00024B 00 0E                 4840 	.dw	Ldebug_CIE10_end-Ldebug_CIE10_start
      00024D                       4841 Ldebug_CIE10_start:
      00024D FF FF                 4842 	.dw	0xffff
      00024F FF FF                 4843 	.dw	0xffff
      000251 01                    4844 	.db	1
      000252 00                    4845 	.db	0
      000253 01                    4846 	.uleb128	1
      000254 7F                    4847 	.sleb128	-1
      000255 09                    4848 	.db	9
      000256 0C                    4849 	.db	12
      000257 08                    4850 	.uleb128	8
      000258 02                    4851 	.uleb128	2
      000259 89                    4852 	.db	137
      00025A 01                    4853 	.uleb128	1
      00025B                       4854 Ldebug_CIE10_end:
      00025B 00 00 00 2F           4855 	.dw	0,47
      00025F 00 00r02r49           4856 	.dw	0,(Ldebug_CIE10_start-4)
      000263 00 00r02r66           4857 	.dw	0,(Sstm8s_clk$CLK_ITConfig$234)	;initial loc
      000267 00 00 00 68           4858 	.dw	0,Sstm8s_clk$CLK_ITConfig$262-Sstm8s_clk$CLK_ITConfig$234
      00026B 01                    4859 	.db	1
      00026C 00 00r02r66           4860 	.dw	0,(Sstm8s_clk$CLK_ITConfig$234)
      000270 0E                    4861 	.db	14
      000271 02                    4862 	.uleb128	2
      000272 01                    4863 	.db	1
      000273 00 00r02r67           4864 	.dw	0,(Sstm8s_clk$CLK_ITConfig$235)
      000277 0E                    4865 	.db	14
      000278 03                    4866 	.uleb128	3
      000279 01                    4867 	.db	1
      00027A 00 00r02r76           4868 	.dw	0,(Sstm8s_clk$CLK_ITConfig$237)
      00027E 0E                    4869 	.db	14
      00027F 03                    4870 	.uleb128	3
      000280 01                    4871 	.db	1
      000281 00 00r02r82           4872 	.dw	0,(Sstm8s_clk$CLK_ITConfig$238)
      000285 0E                    4873 	.db	14
      000286 03                    4874 	.uleb128	3
      000287 01                    4875 	.db	1
      000288 00 00r02rCD           4876 	.dw	0,(Sstm8s_clk$CLK_ITConfig$260)
      00028C 0E                    4877 	.db	14
      00028D 02                    4878 	.uleb128	2
                                   4879 
                                   4880 	.area .debug_frame (NOLOAD)
      00028E 00 00                 4881 	.dw	0
      000290 00 0E                 4882 	.dw	Ldebug_CIE11_end-Ldebug_CIE11_start
      000292                       4883 Ldebug_CIE11_start:
      000292 FF FF                 4884 	.dw	0xffff
      000294 FF FF                 4885 	.dw	0xffff
      000296 01                    4886 	.db	1
      000297 00                    4887 	.db	0
      000298 01                    4888 	.uleb128	1
      000299 7F                    4889 	.sleb128	-1
      00029A 09                    4890 	.db	9
      00029B 0C                    4891 	.db	12
      00029C 08                    4892 	.uleb128	8
      00029D 02                    4893 	.uleb128	2
      00029E 89                    4894 	.db	137
      00029F 01                    4895 	.uleb128	1
      0002A0                       4896 Ldebug_CIE11_end:
      0002A0 00 00 00 13           4897 	.dw	0,19
      0002A4 00 00r02r8E           4898 	.dw	0,(Ldebug_CIE11_start-4)
      0002A8 00 00r02r4D           4899 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$226)	;initial loc
      0002AC 00 00 00 19           4900 	.dw	0,Sstm8s_clk$CLK_CCOConfig$232-Sstm8s_clk$CLK_CCOConfig$226
      0002B0 01                    4901 	.db	1
      0002B1 00 00r02r4D           4902 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$226)
      0002B5 0E                    4903 	.db	14
      0002B6 02                    4904 	.uleb128	2
                                   4905 
                                   4906 	.area .debug_frame (NOLOAD)
      0002B7 00 00                 4907 	.dw	0
      0002B9 00 0E                 4908 	.dw	Ldebug_CIE12_end-Ldebug_CIE12_start
      0002BB                       4909 Ldebug_CIE12_start:
      0002BB FF FF                 4910 	.dw	0xffff
      0002BD FF FF                 4911 	.dw	0xffff
      0002BF 01                    4912 	.db	1
      0002C0 00                    4913 	.db	0
      0002C1 01                    4914 	.uleb128	1
      0002C2 7F                    4915 	.sleb128	-1
      0002C3 09                    4916 	.db	9
      0002C4 0C                    4917 	.db	12
      0002C5 08                    4918 	.uleb128	8
      0002C6 02                    4919 	.uleb128	2
      0002C7 89                    4920 	.db	137
      0002C8 01                    4921 	.uleb128	1
      0002C9                       4922 Ldebug_CIE12_end:
      0002C9 00 00 00 13           4923 	.dw	0,19
      0002CD 00 00r02rB7           4924 	.dw	0,(Ldebug_CIE12_start-4)
      0002D1 00 00r02r3C           4925 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$219)	;initial loc
      0002D5 00 00 00 11           4926 	.dw	0,Sstm8s_clk$CLK_HSIPrescalerConfig$224-Sstm8s_clk$CLK_HSIPrescalerConfig$219
      0002D9 01                    4927 	.db	1
      0002DA 00 00r02r3C           4928 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$219)
      0002DE 0E                    4929 	.db	14
      0002DF 02                    4930 	.uleb128	2
                                   4931 
                                   4932 	.area .debug_frame (NOLOAD)
      0002E0 00 00                 4933 	.dw	0
      0002E2 00 0E                 4934 	.dw	Ldebug_CIE13_end-Ldebug_CIE13_start
      0002E4                       4935 Ldebug_CIE13_start:
      0002E4 FF FF                 4936 	.dw	0xffff
      0002E6 FF FF                 4937 	.dw	0xffff
      0002E8 01                    4938 	.db	1
      0002E9 00                    4939 	.db	0
      0002EA 01                    4940 	.uleb128	1
      0002EB 7F                    4941 	.sleb128	-1
      0002EC 09                    4942 	.db	9
      0002ED 0C                    4943 	.db	12
      0002EE 08                    4944 	.uleb128	8
      0002EF 02                    4945 	.uleb128	2
      0002F0 89                    4946 	.db	137
      0002F1 01                    4947 	.uleb128	1
      0002F2                       4948 Ldebug_CIE13_end:
      0002F2 00 00 00 4B           4949 	.dw	0,75
      0002F6 00 00r02rE0           4950 	.dw	0,(Ldebug_CIE13_start-4)
      0002FA 00 00r01r36           4951 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$140)	;initial loc
      0002FE 00 00 01 06           4952 	.dw	0,Sstm8s_clk$CLK_ClockSwitchConfig$217-Sstm8s_clk$CLK_ClockSwitchConfig$140
      000302 01                    4953 	.db	1
      000303 00 00r01r36           4954 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$140)
      000307 0E                    4955 	.db	14
      000308 02                    4956 	.uleb128	2
      000309 01                    4957 	.db	1
      00030A 00 00r01r37           4958 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$141)
      00030E 0E                    4959 	.db	14
      00030F 03                    4960 	.uleb128	3
      000310 01                    4961 	.db	1
      000311 00 00r01r42           4962 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$146)
      000315 0E                    4963 	.db	14
      000316 04                    4964 	.uleb128	4
      000317 01                    4965 	.db	1
      000318 00 00r01r46           4966 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$147)
      00031C 0E                    4967 	.db	14
      00031D 03                    4968 	.uleb128	3
      00031E 01                    4969 	.db	1
      00031F 00 00r01r4E           4970 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$148)
      000323 0E                    4971 	.db	14
      000324 03                    4972 	.uleb128	3
      000325 01                    4973 	.db	1
      000326 00 00r01rF4           4974 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$199)
      00032A 0E                    4975 	.db	14
      00032B 03                    4976 	.uleb128	3
      00032C 01                    4977 	.db	1
      00032D 00 00r02r12           4978 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$204)
      000331 0E                    4979 	.db	14
      000332 03                    4980 	.uleb128	3
      000333 01                    4981 	.db	1
      000334 00 00r02r30           4982 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$209)
      000338 0E                    4983 	.db	14
      000339 03                    4984 	.uleb128	3
      00033A 01                    4985 	.db	1
      00033B 00 00r02r3B           4986 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$215)
      00033F 0E                    4987 	.db	14
      000340 02                    4988 	.uleb128	2
                                   4989 
                                   4990 	.area .debug_frame (NOLOAD)
      000341 00 00                 4991 	.dw	0
      000343 00 0E                 4992 	.dw	Ldebug_CIE14_end-Ldebug_CIE14_start
      000345                       4993 Ldebug_CIE14_start:
      000345 FF FF                 4994 	.dw	0xffff
      000347 FF FF                 4995 	.dw	0xffff
      000349 01                    4996 	.db	1
      00034A 00                    4997 	.db	0
      00034B 01                    4998 	.uleb128	1
      00034C 7F                    4999 	.sleb128	-1
      00034D 09                    5000 	.db	9
      00034E 0C                    5001 	.db	12
      00034F 08                    5002 	.uleb128	8
      000350 02                    5003 	.uleb128	2
      000351 89                    5004 	.db	137
      000352 01                    5005 	.uleb128	1
      000353                       5006 Ldebug_CIE14_end:
      000353 00 00 00 2F           5007 	.dw	0,47
      000357 00 00r03r41           5008 	.dw	0,(Ldebug_CIE14_start-4)
      00035B 00 00r00rE2           5009 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$110)	;initial loc
      00035F 00 00 00 54           5010 	.dw	0,Sstm8s_clk$CLK_PeripheralClockConfig$138-Sstm8s_clk$CLK_PeripheralClockConfig$110
      000363 01                    5011 	.db	1
      000364 00 00r00rE2           5012 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$110)
      000368 0E                    5013 	.db	14
      000369 02                    5014 	.uleb128	2
      00036A 01                    5015 	.db	1
      00036B 00 00r00rE3           5016 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$111)
      00036F 0E                    5017 	.db	14
      000370 04                    5018 	.uleb128	4
      000371 01                    5019 	.db	1
      000372 00 00r00rE8           5020 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$113)
      000376 0E                    5021 	.db	14
      000377 05                    5022 	.uleb128	5
      000378 01                    5023 	.db	1
      000379 00 00r00rED           5024 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$114)
      00037D 0E                    5025 	.db	14
      00037E 04                    5026 	.uleb128	4
      00037F 01                    5027 	.db	1
      000380 00 00r01r35           5028 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$136)
      000384 0E                    5029 	.db	14
      000385 02                    5030 	.uleb128	2
                                   5031 
                                   5032 	.area .debug_frame (NOLOAD)
      000386 00 00                 5033 	.dw	0
      000388 00 0E                 5034 	.dw	Ldebug_CIE15_end-Ldebug_CIE15_start
      00038A                       5035 Ldebug_CIE15_start:
      00038A FF FF                 5036 	.dw	0xffff
      00038C FF FF                 5037 	.dw	0xffff
      00038E 01                    5038 	.db	1
      00038F 00                    5039 	.db	0
      000390 01                    5040 	.uleb128	1
      000391 7F                    5041 	.sleb128	-1
      000392 09                    5042 	.db	9
      000393 0C                    5043 	.db	12
      000394 08                    5044 	.uleb128	8
      000395 02                    5045 	.uleb128	2
      000396 89                    5046 	.db	137
      000397 01                    5047 	.uleb128	1
      000398                       5048 Ldebug_CIE15_end:
      000398 00 00 00 13           5049 	.dw	0,19
      00039C 00 00r03r86           5050 	.dw	0,(Ldebug_CIE15_start-4)
      0003A0 00 00r00rCA           5051 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$97)	;initial loc
      0003A4 00 00 00 18           5052 	.dw	0,Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$108-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$97
      0003A8 01                    5053 	.db	1
      0003A9 00 00r00rCA           5054 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$97)
      0003AD 0E                    5055 	.db	14
      0003AE 02                    5056 	.uleb128	2
                                   5057 
                                   5058 	.area .debug_frame (NOLOAD)
      0003AF 00 00                 5059 	.dw	0
      0003B1 00 0E                 5060 	.dw	Ldebug_CIE16_end-Ldebug_CIE16_start
      0003B3                       5061 Ldebug_CIE16_start:
      0003B3 FF FF                 5062 	.dw	0xffff
      0003B5 FF FF                 5063 	.dw	0xffff
      0003B7 01                    5064 	.db	1
      0003B8 00                    5065 	.db	0
      0003B9 01                    5066 	.uleb128	1
      0003BA 7F                    5067 	.sleb128	-1
      0003BB 09                    5068 	.db	9
      0003BC 0C                    5069 	.db	12
      0003BD 08                    5070 	.uleb128	8
      0003BE 02                    5071 	.uleb128	2
      0003BF 89                    5072 	.db	137
      0003C0 01                    5073 	.uleb128	1
      0003C1                       5074 Ldebug_CIE16_end:
      0003C1 00 00 00 13           5075 	.dw	0,19
      0003C5 00 00r03rAF           5076 	.dw	0,(Ldebug_CIE16_start-4)
      0003C9 00 00r00rB2           5077 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$84)	;initial loc
      0003CD 00 00 00 18           5078 	.dw	0,Sstm8s_clk$CLK_ClockSwitchCmd$95-Sstm8s_clk$CLK_ClockSwitchCmd$84
      0003D1 01                    5079 	.db	1
      0003D2 00 00r00rB2           5080 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$84)
      0003D6 0E                    5081 	.db	14
      0003D7 02                    5082 	.uleb128	2
                                   5083 
                                   5084 	.area .debug_frame (NOLOAD)
      0003D8 00 00                 5085 	.dw	0
      0003DA 00 0E                 5086 	.dw	Ldebug_CIE17_end-Ldebug_CIE17_start
      0003DC                       5087 Ldebug_CIE17_start:
      0003DC FF FF                 5088 	.dw	0xffff
      0003DE FF FF                 5089 	.dw	0xffff
      0003E0 01                    5090 	.db	1
      0003E1 00                    5091 	.db	0
      0003E2 01                    5092 	.uleb128	1
      0003E3 7F                    5093 	.sleb128	-1
      0003E4 09                    5094 	.db	9
      0003E5 0C                    5095 	.db	12
      0003E6 08                    5096 	.uleb128	8
      0003E7 02                    5097 	.uleb128	2
      0003E8 89                    5098 	.db	137
      0003E9 01                    5099 	.uleb128	1
      0003EA                       5100 Ldebug_CIE17_end:
      0003EA 00 00 00 13           5101 	.dw	0,19
      0003EE 00 00r03rD8           5102 	.dw	0,(Ldebug_CIE17_start-4)
      0003F2 00 00r00r9A           5103 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$71)	;initial loc
      0003F6 00 00 00 18           5104 	.dw	0,Sstm8s_clk$CLK_CCOCmd$82-Sstm8s_clk$CLK_CCOCmd$71
      0003FA 01                    5105 	.db	1
      0003FB 00 00r00r9A           5106 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$71)
      0003FF 0E                    5107 	.db	14
      000400 02                    5108 	.uleb128	2
                                   5109 
                                   5110 	.area .debug_frame (NOLOAD)
      000401 00 00                 5111 	.dw	0
      000403 00 0E                 5112 	.dw	Ldebug_CIE18_end-Ldebug_CIE18_start
      000405                       5113 Ldebug_CIE18_start:
      000405 FF FF                 5114 	.dw	0xffff
      000407 FF FF                 5115 	.dw	0xffff
      000409 01                    5116 	.db	1
      00040A 00                    5117 	.db	0
      00040B 01                    5118 	.uleb128	1
      00040C 7F                    5119 	.sleb128	-1
      00040D 09                    5120 	.db	9
      00040E 0C                    5121 	.db	12
      00040F 08                    5122 	.uleb128	8
      000410 02                    5123 	.uleb128	2
      000411 89                    5124 	.db	137
      000412 01                    5125 	.uleb128	1
      000413                       5126 Ldebug_CIE18_end:
      000413 00 00 00 13           5127 	.dw	0,19
      000417 00 00r04r01           5128 	.dw	0,(Ldebug_CIE18_start-4)
      00041B 00 00r00r82           5129 	.dw	0,(Sstm8s_clk$CLK_LSICmd$58)	;initial loc
      00041F 00 00 00 18           5130 	.dw	0,Sstm8s_clk$CLK_LSICmd$69-Sstm8s_clk$CLK_LSICmd$58
      000423 01                    5131 	.db	1
      000424 00 00r00r82           5132 	.dw	0,(Sstm8s_clk$CLK_LSICmd$58)
      000428 0E                    5133 	.db	14
      000429 02                    5134 	.uleb128	2
                                   5135 
                                   5136 	.area .debug_frame (NOLOAD)
      00042A 00 00                 5137 	.dw	0
      00042C 00 0E                 5138 	.dw	Ldebug_CIE19_end-Ldebug_CIE19_start
      00042E                       5139 Ldebug_CIE19_start:
      00042E FF FF                 5140 	.dw	0xffff
      000430 FF FF                 5141 	.dw	0xffff
      000432 01                    5142 	.db	1
      000433 00                    5143 	.db	0
      000434 01                    5144 	.uleb128	1
      000435 7F                    5145 	.sleb128	-1
      000436 09                    5146 	.db	9
      000437 0C                    5147 	.db	12
      000438 08                    5148 	.uleb128	8
      000439 02                    5149 	.uleb128	2
      00043A 89                    5150 	.db	137
      00043B 01                    5151 	.uleb128	1
      00043C                       5152 Ldebug_CIE19_end:
      00043C 00 00 00 13           5153 	.dw	0,19
      000440 00 00r04r2A           5154 	.dw	0,(Ldebug_CIE19_start-4)
      000444 00 00r00r6A           5155 	.dw	0,(Sstm8s_clk$CLK_HSICmd$45)	;initial loc
      000448 00 00 00 18           5156 	.dw	0,Sstm8s_clk$CLK_HSICmd$56-Sstm8s_clk$CLK_HSICmd$45
      00044C 01                    5157 	.db	1
      00044D 00 00r00r6A           5158 	.dw	0,(Sstm8s_clk$CLK_HSICmd$45)
      000451 0E                    5159 	.db	14
      000452 02                    5160 	.uleb128	2
                                   5161 
                                   5162 	.area .debug_frame (NOLOAD)
      000453 00 00                 5163 	.dw	0
      000455 00 0E                 5164 	.dw	Ldebug_CIE20_end-Ldebug_CIE20_start
      000457                       5165 Ldebug_CIE20_start:
      000457 FF FF                 5166 	.dw	0xffff
      000459 FF FF                 5167 	.dw	0xffff
      00045B 01                    5168 	.db	1
      00045C 00                    5169 	.db	0
      00045D 01                    5170 	.uleb128	1
      00045E 7F                    5171 	.sleb128	-1
      00045F 09                    5172 	.db	9
      000460 0C                    5173 	.db	12
      000461 08                    5174 	.uleb128	8
      000462 02                    5175 	.uleb128	2
      000463 89                    5176 	.db	137
      000464 01                    5177 	.uleb128	1
      000465                       5178 Ldebug_CIE20_end:
      000465 00 00 00 13           5179 	.dw	0,19
      000469 00 00r04r53           5180 	.dw	0,(Ldebug_CIE20_start-4)
      00046D 00 00r00r52           5181 	.dw	0,(Sstm8s_clk$CLK_HSECmd$32)	;initial loc
      000471 00 00 00 18           5182 	.dw	0,Sstm8s_clk$CLK_HSECmd$43-Sstm8s_clk$CLK_HSECmd$32
      000475 01                    5183 	.db	1
      000476 00 00r00r52           5184 	.dw	0,(Sstm8s_clk$CLK_HSECmd$32)
      00047A 0E                    5185 	.db	14
      00047B 02                    5186 	.uleb128	2
                                   5187 
                                   5188 	.area .debug_frame (NOLOAD)
      00047C 00 00                 5189 	.dw	0
      00047E 00 0E                 5190 	.dw	Ldebug_CIE21_end-Ldebug_CIE21_start
      000480                       5191 Ldebug_CIE21_start:
      000480 FF FF                 5192 	.dw	0xffff
      000482 FF FF                 5193 	.dw	0xffff
      000484 01                    5194 	.db	1
      000485 00                    5195 	.db	0
      000486 01                    5196 	.uleb128	1
      000487 7F                    5197 	.sleb128	-1
      000488 09                    5198 	.db	9
      000489 0C                    5199 	.db	12
      00048A 08                    5200 	.uleb128	8
      00048B 02                    5201 	.uleb128	2
      00048C 89                    5202 	.db	137
      00048D 01                    5203 	.uleb128	1
      00048E                       5204 Ldebug_CIE21_end:
      00048E 00 00 00 13           5205 	.dw	0,19
      000492 00 00r04r7C           5206 	.dw	0,(Ldebug_CIE21_start-4)
      000496 00 00r00r3A           5207 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)	;initial loc
      00049A 00 00 00 18           5208 	.dw	0,Sstm8s_clk$CLK_FastHaltWakeUpCmd$30-Sstm8s_clk$CLK_FastHaltWakeUpCmd$19
      00049E 01                    5209 	.db	1
      00049F 00 00r00r3A           5210 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)
      0004A3 0E                    5211 	.db	14
      0004A4 02                    5212 	.uleb128	2
                                   5213 
                                   5214 	.area .debug_frame (NOLOAD)
      0004A5 00 00                 5215 	.dw	0
      0004A7 00 0E                 5216 	.dw	Ldebug_CIE22_end-Ldebug_CIE22_start
      0004A9                       5217 Ldebug_CIE22_start:
      0004A9 FF FF                 5218 	.dw	0xffff
      0004AB FF FF                 5219 	.dw	0xffff
      0004AD 01                    5220 	.db	1
      0004AE 00                    5221 	.db	0
      0004AF 01                    5222 	.uleb128	1
      0004B0 7F                    5223 	.sleb128	-1
      0004B1 09                    5224 	.db	9
      0004B2 0C                    5225 	.db	12
      0004B3 08                    5226 	.uleb128	8
      0004B4 02                    5227 	.uleb128	2
      0004B5 89                    5228 	.db	137
      0004B6 01                    5229 	.uleb128	1
      0004B7                       5230 Ldebug_CIE22_end:
      0004B7 00 00 00 13           5231 	.dw	0,19
      0004BB 00 00r04rA5           5232 	.dw	0,(Ldebug_CIE22_start-4)
      0004BF 00 00r00r00           5233 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)	;initial loc
      0004C3 00 00 00 3A           5234 	.dw	0,Sstm8s_clk$CLK_DeInit$17-Sstm8s_clk$CLK_DeInit$1
      0004C7 01                    5235 	.db	1
      0004C8 00 00r00r00           5236 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)
      0004CC 0E                    5237 	.db	14
      0004CD 02                    5238 	.uleb128	2
