xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../xilinx/Vivado/2016.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic/clk_wiz_v5_3_0"incdir="../../../ipstatic/clk_wiz_v5_3_0"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic/clk_wiz_v5_3_0"incdir="../../../ipstatic/clk_wiz_v5_3_0"
pll_125_to_25_clk_wiz.v,verilog,xil_defaultlib,../../../../PS2_to_VGA.srcs/sources_1/ip/pll_125_to_25/pll_125_to_25_clk_wiz.v,incdir="$ref_dir/../../../ipstatic/clk_wiz_v5_3_0"incdir="../../../ipstatic/clk_wiz_v5_3_0"
pll_125_to_25.v,verilog,xil_defaultlib,../../../../PS2_to_VGA.srcs/sources_1/ip/pll_125_to_25/pll_125_to_25.v,incdir="$ref_dir/../../../ipstatic/clk_wiz_v5_3_0"incdir="../../../ipstatic/clk_wiz_v5_3_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
