virtual architectur noc base reconfigur system chun hsian kwuan wei chih cheng fang pao ann comput scienc engin nation taitung univers taiwan comput scienc engin nation chung cheng univers taiwan email huangch introduct enhanc capac parallel process network chip noc gradual adopt system chip soc design convent bus archi tectur support partial reconfigur technolog partial reconfigur region prrs fpga devic configur core general purpos processor gpp hardwar acceler result process element pes dynami calli reconfigur demand noc base reconfigur system partial reconfigur technolog enhanc system flexibl meet applic requir resourc util hardwar logic restrict limit noc base infrastructur softwar applic task map block applic task previous applic finish fact access applic time lead wast comput resourc solv issu propos virtual architectur noc base reconfigur system tivat work develop servic orient archi tectur includ partial reconfigur region ser vice prraa process element servic peaa softwar applic requir softwar applic pes creat demand configur logic resourc prrs fpga configur pes virtual support multipl applic task time result level virtual mechan includ gate level virtual level virtual enabl soc dynam adapt chang applic requir softwar applic perform system perform enhanc virtual architectur design propos design base mesh architec ture fig virtual channel design focus reduc congest noc work introduc concept virtual current implement virtual virtual pes support applic task time adopt partial reconfigur flow realiz prraa design router design propos realiz peaa fig enabl applic task access physic layer gate level virtual level virtual prraa peaa fig virtual architectur datasend mux virtual control local input buffer mux multiplex buffer control datarec compon datarec compon router network interfac fig network interfac design router local port implement individu connect datarec compon support level virtual datarec compon respons receiv flit router receiv flit reconstruct complet packet reconstruct process packet finish datarec compon invok correspond signal avrec assert high final packet transfer buffer control signal support level virtual router includ virtual control specif signal control virtual mechan initi router convent perform applic task local port disabl copyright held author owner internationalworkshop fpgas softwar programm fsp london unit kingdom septemb perform applic receiv applic request assign applic task configur request function prraaspeaa enabl virtual request configur request function perform applic task applic task assign pes virtual unconfigur idl request function configur noc yesno fig adapt manag applic task execut level virtual invok unus local port enabl receiv packet flit applic task result flit receiv applic task individu simultan transfer datarec compon signal signal assert high correspond signal transfer complet packet base serv schedul polici applic task execut interleav result viewpoint softwar applic virtual pes support virtual architectur adapt manag mechan illustr fig pro pose receiv applic request mechan realiz softwar program execut specif call global manag interfac virtual architectur prraa peaa perform softwar applic iii experi implement virtual design mesh noc architectur xilinx virtex fpga evalu gcd rsa individu virtual gcd rsa virtual time fig system perform analysi propos design convent herm noc design implement comparison pes includ rsa function greatest common divisor gcd function execut multipl applic task compar herm noc support virtual extra slice regist extra slice lut resourc overhead term addit reconfigur resourc small accept evalu perform improv number applic task appli herm noc propos design vnoc gcd function rsa function gcd rsa function virtual support number applic task figur observ number applic task increas perform improv support virtual mechan longer block applic task interleav applic task convent noc applic task map applic task map applic time experiment vnoc acceler process time requir convent noc design conclus futur work work propos noc base virtual design support prraa peaa softwar applic propos design util system resourc system perform enhanc hardwar adapt process abstract softwar applic manag global manag softwar programm focus develop applic phase will extend level virtual support softwar task machin learn method will integr adapt manag mechan provid intellig manag refer learn base adapt applic environ reconfigur network chip mar herm infrastructur low area overhead packet switch network chip integr vlsi journal oct supervis share virtual channel network chip sie ieee jun 