

================================================================
== Vitis HLS Report for 'matrix_mutiply_1'
================================================================
* Date:           Tue Jul 18 18:12:02 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        threed_render_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_vector_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_vector_offset"   --->   Operation 5 'read' 'input_vector_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_26 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read8"   --->   Operation 6 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_27 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read7"   --->   Operation 7 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read626 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read6"   --->   Operation 8 'read' 'p_read626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read525 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read5"   --->   Operation 9 'read' 'p_read525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read424 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read4"   --->   Operation 10 'read' 'p_read424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read323 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read3"   --->   Operation 11 'read' 'p_read323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read222 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read2"   --->   Operation 12 'read' 'p_read222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read121 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read1"   --->   Operation 13 'read' 'p_read121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_28 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read"   --->   Operation 14 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.70ns)   --->   "%r_V = mux i40 @_ssdm_op_Mux.ap_auto.3i40.i2, i40 %p_read_28, i40 %p_read121, i40 %p_read222, i2 %input_vector_offset_read"   --->   Operation 15 'mux' 'r_V' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.70ns)   --->   "%r_V_46 = mux i40 @_ssdm_op_Mux.ap_auto.3i40.i2, i40 %p_read323, i40 %p_read424, i40 %p_read525, i2 %input_vector_offset_read"   --->   Operation 16 'mux' 'r_V_46' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.70ns)   --->   "%r_V_48 = mux i40 @_ssdm_op_Mux.ap_auto.3i40.i2, i40 %p_read626, i40 %p_read_27, i40 %p_read_26, i2 %input_vector_offset_read"   --->   Operation 17 'mux' 'r_V_48' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_19 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read10"   --->   Operation 18 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_20 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read811"   --->   Operation 19 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_21 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read5_offset"   --->   Operation 20 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_22 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read4_offset"   --->   Operation 21 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_23 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read210"   --->   Operation 22 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_24 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read1_offset"   --->   Operation 23 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_25 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read9"   --->   Operation 24 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i40 %r_V"   --->   Operation 25 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i40 %p_read_25"   --->   Operation 26 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (6.91ns)   --->   "%r_V_45 = mul i73 %sext_ln1273, i73 %sext_ln1270"   --->   Operation 27 'mul' 'r_V_45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i40 %r_V_46"   --->   Operation 28 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i40 %p_read_22"   --->   Operation 29 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (6.91ns)   --->   "%r_V_47 = mul i73 %sext_ln1273_3, i73 %sext_ln1270_9"   --->   Operation 30 'mul' 'r_V_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i40 %r_V_48"   --->   Operation 31 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i40 %p_read_20"   --->   Operation 32 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (6.91ns)   --->   "%r_V_49 = mul i73 %sext_ln1273_4, i73 %sext_ln1270_10"   --->   Operation 33 'mul' 'r_V_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i40 %p_read_24"   --->   Operation 34 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (6.91ns)   --->   "%r_V_50 = mul i73 %sext_ln1273_5, i73 %sext_ln1270"   --->   Operation 35 'mul' 'r_V_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i40 %p_read_21"   --->   Operation 36 'sext' 'sext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (6.91ns)   --->   "%r_V_51 = mul i73 %sext_ln1273_6, i73 %sext_ln1270_9"   --->   Operation 37 'mul' 'r_V_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i40 %p_read_23"   --->   Operation 38 'sext' 'sext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (6.91ns)   --->   "%r_V_52 = mul i73 %sext_ln1273_7, i73 %sext_ln1270"   --->   Operation 39 'mul' 'r_V_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i40 %p_read_19"   --->   Operation 40 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (6.91ns)   --->   "%r_V_53 = mul i73 %sext_ln1273_8, i73 %sext_ln1270_10"   --->   Operation 41 'mul' 'r_V_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 42 [1/2] (6.91ns)   --->   "%r_V_45 = mul i73 %sext_ln1273, i73 %sext_ln1270"   --->   Operation 42 'mul' 'r_V_45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/2] (6.91ns)   --->   "%r_V_47 = mul i73 %sext_ln1273_3, i73 %sext_ln1270_9"   --->   Operation 43 'mul' 'r_V_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/2] (6.91ns)   --->   "%r_V_49 = mul i73 %sext_ln1273_4, i73 %sext_ln1270_10"   --->   Operation 44 'mul' 'r_V_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/2] (6.91ns)   --->   "%r_V_50 = mul i73 %sext_ln1273_5, i73 %sext_ln1270"   --->   Operation 45 'mul' 'r_V_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/2] (6.91ns)   --->   "%r_V_51 = mul i73 %sext_ln1273_6, i73 %sext_ln1270_9"   --->   Operation 46 'mul' 'r_V_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (6.91ns)   --->   "%r_V_52 = mul i73 %sext_ln1273_7, i73 %sext_ln1270"   --->   Operation 47 'mul' 'r_V_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/2] (6.91ns)   --->   "%r_V_53 = mul i73 %sext_ln1273_8, i73 %sext_ln1270_10"   --->   Operation 48 'mul' 'r_V_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.13>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%output_vector_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %output_vector_offset"   --->   Operation 49 'read' 'output_vector_offset_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_10 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read19"   --->   Operation 50 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_11 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read18"   --->   Operation 51 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_12 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read17"   --->   Operation 52 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_13 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read16"   --->   Operation 53 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_14 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read15"   --->   Operation 54 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_15 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read14"   --->   Operation 55 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_16 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read13"   --->   Operation 56 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_17 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read12"   --->   Operation 57 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_18 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read11"   --->   Operation 58 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V = add i73 %r_V_47, i73 %r_V_45"   --->   Operation 59 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.78> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (5.57ns) (root node of TernaryAdder)   --->   "%ret_V_35 = add i73 %ret_V, i73 %r_V_49"   --->   Operation 60 'add' 'ret_V_35' <Predicate = true> <Delay = 5.57> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.78> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i40 @_ssdm_op_PartSelect.i40.i73.i32.i32, i73 %ret_V_35, i32 33, i32 72"   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.77ns)   --->   "%ret_V_36 = add i73 %r_V_51, i73 %r_V_50"   --->   Operation 62 'add' 'ret_V_36' <Predicate = true> <Delay = 3.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i40 @_ssdm_op_PartSelect.i40.i73.i32.i32, i73 %ret_V_36, i32 33, i32 72"   --->   Operation 63 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.77ns)   --->   "%ret_V_37 = add i73 %r_V_52, i73 %r_V_53"   --->   Operation 64 'add' 'ret_V_37' <Predicate = true> <Delay = 3.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i40 @_ssdm_op_PartSelect.i40.i73.i32.i32, i73 %ret_V_37, i32 33, i32 72"   --->   Operation 65 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.58ns)   --->   "%switch_ln16 = switch i2 %output_vector_offset_read, void %branch2, i2 0, void %entry26, i2 1, void %branch1" [src/threed_render_hls.cpp:16]   --->   Operation 66 'switch' 'switch_ln16' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln16 = br void %entry26" [src/threed_render_hls.cpp:16]   --->   Operation 67 'br' 'br_ln16' <Predicate = (output_vector_offset_read == 1)> <Delay = 1.58>
ST_4 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln16 = br void %entry26" [src/threed_render_hls.cpp:16]   --->   Operation 68 'br' 'br_ln16' <Predicate = (output_vector_offset_read != 0 & output_vector_offset_read != 1)> <Delay = 1.58>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%write_flag17_0 = phi i1 1, void %branch2, i1 0, void %branch1, i1 0, void %entry"   --->   Operation 69 'phi' 'write_flag17_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%write_flag14_0 = phi i1 0, void %branch2, i1 1, void %branch1, i1 0, void %entry"   --->   Operation 70 'phi' 'write_flag14_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%write_flag_0 = phi i1 0, void %branch2, i1 0, void %branch1, i1 1, void %entry"   --->   Operation 71 'phi' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.58ns)   --->   "%switch_ln17 = switch i2 %output_vector_offset_read, void %branch5, i2 0, void %entry2631, i2 1, void %branch4" [src/threed_render_hls.cpp:17]   --->   Operation 72 'switch' 'switch_ln17' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln17 = br void %entry2631" [src/threed_render_hls.cpp:17]   --->   Operation 73 'br' 'br_ln17' <Predicate = (output_vector_offset_read == 1)> <Delay = 1.58>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln17 = br void %entry2631" [src/threed_render_hls.cpp:17]   --->   Operation 74 'br' 'br_ln17' <Predicate = (output_vector_offset_read != 0 & output_vector_offset_read != 1)> <Delay = 1.58>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%write_flag20_0 = phi i1 0, void %branch5, i1 0, void %branch4, i1 1, void %entry26"   --->   Operation 75 'phi' 'write_flag20_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%write_flag23_0 = phi i1 0, void %branch5, i1 1, void %branch4, i1 0, void %entry26"   --->   Operation 76 'phi' 'write_flag23_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%write_flag26_0 = phi i1 1, void %branch5, i1 0, void %branch4, i1 0, void %entry26"   --->   Operation 77 'phi' 'write_flag26_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.58ns)   --->   "%switch_ln18 = switch i2 %output_vector_offset_read, void %branch8, i2 0, void %entry263136, i2 1, void %branch7" [src/threed_render_hls.cpp:18]   --->   Operation 78 'switch' 'switch_ln18' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln18 = br void %entry263136" [src/threed_render_hls.cpp:18]   --->   Operation 79 'br' 'br_ln18' <Predicate = (output_vector_offset_read == 1)> <Delay = 1.58>
ST_4 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln18 = br void %entry263136" [src/threed_render_hls.cpp:18]   --->   Operation 80 'br' 'br_ln18' <Predicate = (output_vector_offset_read != 0 & output_vector_offset_read != 1)> <Delay = 1.58>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%phi_ln19 = phi i40 %p_read_12, void %branch8, i40 %p_read_12, void %branch7, i40 %trunc_ln818_6, void %entry2631" [src/threed_render_hls.cpp:19]   --->   Operation 81 'phi' 'phi_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%phi_ln19_1 = phi i40 %p_read_11, void %branch8, i40 %trunc_ln818_6, void %branch7, i40 %p_read_11, void %entry2631" [src/threed_render_hls.cpp:19]   --->   Operation 82 'phi' 'phi_ln19_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%phi_ln19_2 = phi i40 %trunc_ln818_6, void %branch8, i40 %p_read_10, void %branch7, i40 %p_read_10, void %entry2631" [src/threed_render_hls.cpp:19]   --->   Operation 83 'phi' 'phi_ln19_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.56ns)   --->   "%select_ln19 = select i1 %write_flag_0, i40 %trunc_ln, i40 %p_read_18" [src/threed_render_hls.cpp:19]   --->   Operation 84 'select' 'select_ln19' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.56ns)   --->   "%select_ln19_1 = select i1 %write_flag14_0, i40 %trunc_ln, i40 %p_read_17" [src/threed_render_hls.cpp:19]   --->   Operation 85 'select' 'select_ln19_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.56ns)   --->   "%select_ln19_2 = select i1 %write_flag17_0, i40 %trunc_ln, i40 %p_read_16" [src/threed_render_hls.cpp:19]   --->   Operation 86 'select' 'select_ln19_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.56ns)   --->   "%select_ln19_3 = select i1 %write_flag20_0, i40 %trunc_ln818_5, i40 %p_read_15" [src/threed_render_hls.cpp:19]   --->   Operation 87 'select' 'select_ln19_3' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.56ns)   --->   "%select_ln19_4 = select i1 %write_flag23_0, i40 %trunc_ln818_5, i40 %p_read_14" [src/threed_render_hls.cpp:19]   --->   Operation 88 'select' 'select_ln19_4' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.56ns)   --->   "%select_ln19_5 = select i1 %write_flag26_0, i40 %trunc_ln818_5, i40 %p_read_13" [src/threed_render_hls.cpp:19]   --->   Operation 89 'select' 'select_ln19_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%mrv = insertvalue i360 <undef>, i40 %select_ln19" [src/threed_render_hls.cpp:19]   --->   Operation 90 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i360 %mrv, i40 %select_ln19_1" [src/threed_render_hls.cpp:19]   --->   Operation 91 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i360 %mrv_1, i40 %select_ln19_2" [src/threed_render_hls.cpp:19]   --->   Operation 92 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i360 %mrv_2, i40 %select_ln19_3" [src/threed_render_hls.cpp:19]   --->   Operation 93 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i360 %mrv_3, i40 %select_ln19_4" [src/threed_render_hls.cpp:19]   --->   Operation 94 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i360 %mrv_4, i40 %select_ln19_5" [src/threed_render_hls.cpp:19]   --->   Operation 95 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i360 %mrv_5, i40 %phi_ln19" [src/threed_render_hls.cpp:19]   --->   Operation 96 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i360 %mrv_6, i40 %phi_ln19_1" [src/threed_render_hls.cpp:19]   --->   Operation 97 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i360 %mrv_7, i40 %phi_ln19_2" [src/threed_render_hls.cpp:19]   --->   Operation 98 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln19 = ret i360 %mrv_8" [src/threed_render_hls.cpp:19]   --->   Operation 99 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_vector_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read210]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read811]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_vector_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_vector_offset_read  (read       ) [ 00000]
p_read_26                 (read       ) [ 00000]
p_read_27                 (read       ) [ 00000]
p_read626                 (read       ) [ 00000]
p_read525                 (read       ) [ 00000]
p_read424                 (read       ) [ 00000]
p_read323                 (read       ) [ 00000]
p_read222                 (read       ) [ 00000]
p_read121                 (read       ) [ 00000]
p_read_28                 (read       ) [ 00000]
r_V                       (mux        ) [ 00100]
r_V_46                    (mux        ) [ 00100]
r_V_48                    (mux        ) [ 00100]
p_read_19                 (read       ) [ 00000]
p_read_20                 (read       ) [ 00000]
p_read_21                 (read       ) [ 00000]
p_read_22                 (read       ) [ 00000]
p_read_23                 (read       ) [ 00000]
p_read_24                 (read       ) [ 00000]
p_read_25                 (read       ) [ 00000]
sext_ln1270               (sext       ) [ 00010]
sext_ln1273               (sext       ) [ 00010]
sext_ln1270_9             (sext       ) [ 00010]
sext_ln1273_3             (sext       ) [ 00010]
sext_ln1270_10            (sext       ) [ 00010]
sext_ln1273_4             (sext       ) [ 00010]
sext_ln1273_5             (sext       ) [ 00010]
sext_ln1273_6             (sext       ) [ 00010]
sext_ln1273_7             (sext       ) [ 00010]
sext_ln1273_8             (sext       ) [ 00010]
r_V_45                    (mul        ) [ 00001]
r_V_47                    (mul        ) [ 00001]
r_V_49                    (mul        ) [ 00001]
r_V_50                    (mul        ) [ 00001]
r_V_51                    (mul        ) [ 00001]
r_V_52                    (mul        ) [ 00001]
r_V_53                    (mul        ) [ 00001]
output_vector_offset_read (read       ) [ 00001]
p_read_10                 (read       ) [ 00000]
p_read_11                 (read       ) [ 00000]
p_read_12                 (read       ) [ 00000]
p_read_13                 (read       ) [ 00000]
p_read_14                 (read       ) [ 00000]
p_read_15                 (read       ) [ 00000]
p_read_16                 (read       ) [ 00000]
p_read_17                 (read       ) [ 00000]
p_read_18                 (read       ) [ 00000]
ret_V                     (add        ) [ 00000]
ret_V_35                  (add        ) [ 00000]
trunc_ln                  (partselect ) [ 00000]
ret_V_36                  (add        ) [ 00000]
trunc_ln818_5             (partselect ) [ 00000]
ret_V_37                  (add        ) [ 00000]
trunc_ln818_6             (partselect ) [ 00000]
switch_ln16               (switch     ) [ 00000]
br_ln16                   (br         ) [ 00000]
br_ln16                   (br         ) [ 00000]
write_flag17_0            (phi        ) [ 00000]
write_flag14_0            (phi        ) [ 00000]
write_flag_0              (phi        ) [ 00000]
switch_ln17               (switch     ) [ 00000]
br_ln17                   (br         ) [ 00000]
br_ln17                   (br         ) [ 00000]
write_flag20_0            (phi        ) [ 00000]
write_flag23_0            (phi        ) [ 00000]
write_flag26_0            (phi        ) [ 00000]
switch_ln18               (switch     ) [ 00000]
br_ln18                   (br         ) [ 00000]
br_ln18                   (br         ) [ 00000]
phi_ln19                  (phi        ) [ 00000]
phi_ln19_1                (phi        ) [ 00000]
phi_ln19_2                (phi        ) [ 00000]
select_ln19               (select     ) [ 00000]
select_ln19_1             (select     ) [ 00000]
select_ln19_2             (select     ) [ 00000]
select_ln19_3             (select     ) [ 00000]
select_ln19_4             (select     ) [ 00000]
select_ln19_5             (select     ) [ 00000]
mrv                       (insertvalue) [ 00000]
mrv_1                     (insertvalue) [ 00000]
mrv_2                     (insertvalue) [ 00000]
mrv_3                     (insertvalue) [ 00000]
mrv_4                     (insertvalue) [ 00000]
mrv_5                     (insertvalue) [ 00000]
mrv_6                     (insertvalue) [ 00000]
mrv_7                     (insertvalue) [ 00000]
mrv_8                     (insertvalue) [ 00000]
ret_ln19                  (ret        ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_vector_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_vector_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read1_offset">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1_offset"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read210">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read210"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read4_offset">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4_offset"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read5_offset">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5_offset"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read811">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read811"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read11">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read12">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read13">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read14">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read15">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_read16">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_read17">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_read18">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_read19">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_vector_offset">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_vector_offset"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i40.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="input_vector_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="2" slack="0"/>
<pin id="79" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_vector_offset_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_26_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="40" slack="0"/>
<pin id="84" dir="0" index="1" bw="40" slack="0"/>
<pin id="85" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_26/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_27_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="40" slack="0"/>
<pin id="90" dir="0" index="1" bw="40" slack="0"/>
<pin id="91" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_27/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read626_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="40" slack="0"/>
<pin id="96" dir="0" index="1" bw="40" slack="0"/>
<pin id="97" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read626/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read525_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="40" slack="0"/>
<pin id="102" dir="0" index="1" bw="40" slack="0"/>
<pin id="103" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read525/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read424_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="40" slack="0"/>
<pin id="108" dir="0" index="1" bw="40" slack="0"/>
<pin id="109" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read424/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read323_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="40" slack="0"/>
<pin id="114" dir="0" index="1" bw="40" slack="0"/>
<pin id="115" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read323/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read222_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="40" slack="0"/>
<pin id="120" dir="0" index="1" bw="40" slack="0"/>
<pin id="121" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read222/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read121_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="40" slack="0"/>
<pin id="126" dir="0" index="1" bw="40" slack="0"/>
<pin id="127" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read121/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_28_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="40" slack="0"/>
<pin id="132" dir="0" index="1" bw="40" slack="0"/>
<pin id="133" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_28/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read_19_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="40" slack="0"/>
<pin id="138" dir="0" index="1" bw="40" slack="0"/>
<pin id="139" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read_20_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="40" slack="0"/>
<pin id="144" dir="0" index="1" bw="40" slack="0"/>
<pin id="145" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read_21_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="40" slack="0"/>
<pin id="150" dir="0" index="1" bw="40" slack="0"/>
<pin id="151" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read_22_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="40" slack="0"/>
<pin id="156" dir="0" index="1" bw="40" slack="0"/>
<pin id="157" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read_23_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="40" slack="0"/>
<pin id="162" dir="0" index="1" bw="40" slack="0"/>
<pin id="163" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read_24_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="40" slack="0"/>
<pin id="168" dir="0" index="1" bw="40" slack="0"/>
<pin id="169" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_24/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_read_25_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="40" slack="0"/>
<pin id="174" dir="0" index="1" bw="40" slack="0"/>
<pin id="175" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="output_vector_offset_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_vector_offset_read/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_read_10_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="40" slack="0"/>
<pin id="186" dir="0" index="1" bw="40" slack="0"/>
<pin id="187" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_read_11_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="40" slack="0"/>
<pin id="192" dir="0" index="1" bw="40" slack="0"/>
<pin id="193" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_read_12_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="40" slack="0"/>
<pin id="198" dir="0" index="1" bw="40" slack="0"/>
<pin id="199" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_read_13_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="40" slack="0"/>
<pin id="204" dir="0" index="1" bw="40" slack="0"/>
<pin id="205" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_read_14_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="40" slack="0"/>
<pin id="210" dir="0" index="1" bw="40" slack="0"/>
<pin id="211" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_read_15_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="40" slack="0"/>
<pin id="216" dir="0" index="1" bw="40" slack="0"/>
<pin id="217" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_read_16_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="40" slack="0"/>
<pin id="222" dir="0" index="1" bw="40" slack="0"/>
<pin id="223" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_read_17_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="40" slack="0"/>
<pin id="228" dir="0" index="1" bw="40" slack="0"/>
<pin id="229" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_read_18_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="40" slack="0"/>
<pin id="234" dir="0" index="1" bw="40" slack="0"/>
<pin id="235" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/4 "/>
</bind>
</comp>

<comp id="238" class="1005" name="write_flag17_0_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag17_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="write_flag17_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="4" bw="1" slack="0"/>
<pin id="247" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag17_0/4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="write_flag14_0_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag14_0 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="write_flag14_0_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="4" bw="1" slack="0"/>
<pin id="261" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag14_0/4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="write_flag_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="write_flag_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="4" bw="1" slack="0"/>
<pin id="275" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_0/4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="write_flag20_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag20_0 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="write_flag20_0_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="4" bw="1" slack="0"/>
<pin id="289" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag20_0/4 "/>
</bind>
</comp>

<comp id="294" class="1005" name="write_flag23_0_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag23_0 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="write_flag23_0_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="4" bw="1" slack="0"/>
<pin id="303" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag23_0/4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="write_flag26_0_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag26_0 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="write_flag26_0_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="4" bw="1" slack="0"/>
<pin id="317" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag26_0/4 "/>
</bind>
</comp>

<comp id="322" class="1005" name="phi_ln19_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="324" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln19 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="phi_ln19_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="40" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="40" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="4" bw="40" slack="0"/>
<pin id="331" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="6" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln19/4 "/>
</bind>
</comp>

<comp id="335" class="1005" name="phi_ln19_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="337" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln19_1 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="phi_ln19_1_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="40" slack="0"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="40" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="4" bw="40" slack="0"/>
<pin id="344" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="6" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln19_1/4 "/>
</bind>
</comp>

<comp id="348" class="1005" name="phi_ln19_2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="350" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln19_2 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="phi_ln19_2_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="40" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="40" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="4" bw="40" slack="0"/>
<pin id="357" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="6" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln19_2/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="r_V_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="40" slack="0"/>
<pin id="363" dir="0" index="1" bw="40" slack="0"/>
<pin id="364" dir="0" index="2" bw="40" slack="0"/>
<pin id="365" dir="0" index="3" bw="40" slack="0"/>
<pin id="366" dir="0" index="4" bw="2" slack="0"/>
<pin id="367" dir="1" index="5" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="r_V_46_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="40" slack="0"/>
<pin id="375" dir="0" index="1" bw="40" slack="0"/>
<pin id="376" dir="0" index="2" bw="40" slack="0"/>
<pin id="377" dir="0" index="3" bw="40" slack="0"/>
<pin id="378" dir="0" index="4" bw="2" slack="0"/>
<pin id="379" dir="1" index="5" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_V_46/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="r_V_48_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="40" slack="0"/>
<pin id="387" dir="0" index="1" bw="40" slack="0"/>
<pin id="388" dir="0" index="2" bw="40" slack="0"/>
<pin id="389" dir="0" index="3" bw="40" slack="0"/>
<pin id="390" dir="0" index="4" bw="2" slack="0"/>
<pin id="391" dir="1" index="5" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_V_48/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln1270_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="40" slack="1"/>
<pin id="399" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln1273_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="40" slack="0"/>
<pin id="402" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="40" slack="0"/>
<pin id="406" dir="0" index="1" bw="40" slack="0"/>
<pin id="407" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_45/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln1270_9_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="40" slack="1"/>
<pin id="412" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_9/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln1273_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="40" slack="0"/>
<pin id="415" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_3/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="40" slack="0"/>
<pin id="419" dir="0" index="1" bw="40" slack="0"/>
<pin id="420" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_47/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln1270_10_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="40" slack="1"/>
<pin id="425" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_10/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln1273_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="40" slack="0"/>
<pin id="428" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_4/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="40" slack="0"/>
<pin id="432" dir="0" index="1" bw="40" slack="0"/>
<pin id="433" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_49/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln1273_5_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="40" slack="0"/>
<pin id="438" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_5/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="40" slack="0"/>
<pin id="442" dir="0" index="1" bw="40" slack="0"/>
<pin id="443" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln1273_6_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="40" slack="0"/>
<pin id="448" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_6/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="40" slack="0"/>
<pin id="452" dir="0" index="1" bw="40" slack="0"/>
<pin id="453" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_51/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln1273_7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="40" slack="0"/>
<pin id="458" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_7/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="40" slack="0"/>
<pin id="462" dir="0" index="1" bw="40" slack="0"/>
<pin id="463" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_52/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln1273_8_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="40" slack="0"/>
<pin id="468" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_8/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="40" slack="0"/>
<pin id="472" dir="0" index="1" bw="40" slack="0"/>
<pin id="473" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_53/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="ret_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="73" slack="1"/>
<pin id="478" dir="0" index="1" bw="73" slack="1"/>
<pin id="479" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="ret_V_35_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="73" slack="0"/>
<pin id="482" dir="0" index="1" bw="73" slack="1"/>
<pin id="483" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="40" slack="0"/>
<pin id="487" dir="0" index="1" bw="73" slack="0"/>
<pin id="488" dir="0" index="2" bw="7" slack="0"/>
<pin id="489" dir="0" index="3" bw="8" slack="0"/>
<pin id="490" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="ret_V_36_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="73" slack="1"/>
<pin id="497" dir="0" index="1" bw="73" slack="1"/>
<pin id="498" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln818_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="40" slack="0"/>
<pin id="501" dir="0" index="1" bw="73" slack="0"/>
<pin id="502" dir="0" index="2" bw="7" slack="0"/>
<pin id="503" dir="0" index="3" bw="8" slack="0"/>
<pin id="504" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_5/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="ret_V_37_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="73" slack="1"/>
<pin id="511" dir="0" index="1" bw="73" slack="1"/>
<pin id="512" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln818_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="40" slack="0"/>
<pin id="515" dir="0" index="1" bw="73" slack="0"/>
<pin id="516" dir="0" index="2" bw="7" slack="0"/>
<pin id="517" dir="0" index="3" bw="8" slack="0"/>
<pin id="518" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_6/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln19_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="40" slack="0"/>
<pin id="529" dir="0" index="2" bw="40" slack="0"/>
<pin id="530" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln19_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="40" slack="0"/>
<pin id="537" dir="0" index="2" bw="40" slack="0"/>
<pin id="538" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln19_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="40" slack="0"/>
<pin id="545" dir="0" index="2" bw="40" slack="0"/>
<pin id="546" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_2/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln19_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="40" slack="0"/>
<pin id="553" dir="0" index="2" bw="40" slack="0"/>
<pin id="554" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_3/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln19_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="40" slack="0"/>
<pin id="561" dir="0" index="2" bw="40" slack="0"/>
<pin id="562" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_4/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln19_5_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="40" slack="0"/>
<pin id="569" dir="0" index="2" bw="40" slack="0"/>
<pin id="570" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_5/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="mrv_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="360" slack="0"/>
<pin id="576" dir="0" index="1" bw="40" slack="0"/>
<pin id="577" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="mrv_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="360" slack="0"/>
<pin id="582" dir="0" index="1" bw="40" slack="0"/>
<pin id="583" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="mrv_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="360" slack="0"/>
<pin id="588" dir="0" index="1" bw="40" slack="0"/>
<pin id="589" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="mrv_3_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="360" slack="0"/>
<pin id="594" dir="0" index="1" bw="40" slack="0"/>
<pin id="595" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="mrv_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="360" slack="0"/>
<pin id="600" dir="0" index="1" bw="40" slack="0"/>
<pin id="601" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="mrv_5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="360" slack="0"/>
<pin id="606" dir="0" index="1" bw="40" slack="0"/>
<pin id="607" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="mrv_6_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="360" slack="0"/>
<pin id="612" dir="0" index="1" bw="40" slack="0"/>
<pin id="613" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="mrv_7_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="360" slack="0"/>
<pin id="618" dir="0" index="1" bw="40" slack="0"/>
<pin id="619" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="mrv_8_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="360" slack="0"/>
<pin id="624" dir="0" index="1" bw="40" slack="0"/>
<pin id="625" dir="1" index="2" bw="360" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/4 "/>
</bind>
</comp>

<comp id="628" class="1005" name="r_V_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="40" slack="1"/>
<pin id="630" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="633" class="1005" name="r_V_46_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="40" slack="1"/>
<pin id="635" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_46 "/>
</bind>
</comp>

<comp id="638" class="1005" name="r_V_48_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="40" slack="1"/>
<pin id="640" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_48 "/>
</bind>
</comp>

<comp id="643" class="1005" name="sext_ln1270_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="73" slack="1"/>
<pin id="645" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="650" class="1005" name="sext_ln1273_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="73" slack="1"/>
<pin id="652" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="655" class="1005" name="sext_ln1270_9_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="73" slack="1"/>
<pin id="657" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270_9 "/>
</bind>
</comp>

<comp id="661" class="1005" name="sext_ln1273_3_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="73" slack="1"/>
<pin id="663" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_3 "/>
</bind>
</comp>

<comp id="666" class="1005" name="sext_ln1270_10_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="73" slack="1"/>
<pin id="668" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270_10 "/>
</bind>
</comp>

<comp id="672" class="1005" name="sext_ln1273_4_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="73" slack="1"/>
<pin id="674" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_4 "/>
</bind>
</comp>

<comp id="677" class="1005" name="sext_ln1273_5_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="73" slack="1"/>
<pin id="679" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_5 "/>
</bind>
</comp>

<comp id="682" class="1005" name="sext_ln1273_6_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="73" slack="1"/>
<pin id="684" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_6 "/>
</bind>
</comp>

<comp id="687" class="1005" name="sext_ln1273_7_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="73" slack="1"/>
<pin id="689" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_7 "/>
</bind>
</comp>

<comp id="692" class="1005" name="sext_ln1273_8_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="73" slack="1"/>
<pin id="694" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_8 "/>
</bind>
</comp>

<comp id="697" class="1005" name="r_V_45_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="73" slack="1"/>
<pin id="699" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_45 "/>
</bind>
</comp>

<comp id="702" class="1005" name="r_V_47_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="73" slack="1"/>
<pin id="704" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_47 "/>
</bind>
</comp>

<comp id="707" class="1005" name="r_V_49_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="73" slack="1"/>
<pin id="709" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_49 "/>
</bind>
</comp>

<comp id="712" class="1005" name="r_V_50_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="73" slack="1"/>
<pin id="714" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_50 "/>
</bind>
</comp>

<comp id="717" class="1005" name="r_V_51_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="73" slack="1"/>
<pin id="719" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_51 "/>
</bind>
</comp>

<comp id="722" class="1005" name="r_V_52_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="73" slack="1"/>
<pin id="724" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_52 "/>
</bind>
</comp>

<comp id="727" class="1005" name="r_V_53_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="73" slack="1"/>
<pin id="729" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_53 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="56" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="56" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="56" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="56" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="56" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="56" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="72" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="241" pin=4"/></net>

<net id="263"><net_src comp="72" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="277"><net_src comp="72" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="72" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="291"><net_src comp="72" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="72" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="283" pin=4"/></net>

<net id="305"><net_src comp="72" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="70" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="297" pin=4"/></net>

<net id="319"><net_src comp="70" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="72" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="72" pin="0"/><net_sink comp="311" pin=4"/></net>

<net id="333"><net_src comp="196" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="196" pin="2"/><net_sink comp="325" pin=2"/></net>

<net id="346"><net_src comp="190" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="190" pin="2"/><net_sink comp="338" pin=4"/></net>

<net id="359"><net_src comp="184" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="184" pin="2"/><net_sink comp="351" pin=4"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="130" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="124" pin="2"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="118" pin="2"/><net_sink comp="361" pin=3"/></net>

<net id="372"><net_src comp="76" pin="2"/><net_sink comp="361" pin=4"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="112" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="106" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="100" pin="2"/><net_sink comp="373" pin=3"/></net>

<net id="384"><net_src comp="76" pin="2"/><net_sink comp="373" pin=4"/></net>

<net id="392"><net_src comp="58" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="94" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="88" pin="2"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="82" pin="2"/><net_sink comp="385" pin=3"/></net>

<net id="396"><net_src comp="76" pin="2"/><net_sink comp="385" pin=4"/></net>

<net id="403"><net_src comp="172" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="397" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="154" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="410" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="142" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="423" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="166" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="397" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="148" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="410" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="160" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="397" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="136" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="423" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="60" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="480" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="62" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="64" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="64" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="519"><net_src comp="60" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="62" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="64" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="523"><net_src comp="513" pin="4"/><net_sink comp="325" pin=4"/></net>

<net id="524"><net_src comp="513" pin="4"/><net_sink comp="338" pin=2"/></net>

<net id="525"><net_src comp="513" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="531"><net_src comp="269" pin="6"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="485" pin="4"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="232" pin="2"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="255" pin="6"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="485" pin="4"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="226" pin="2"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="241" pin="6"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="485" pin="4"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="220" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="283" pin="6"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="499" pin="4"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="214" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="297" pin="6"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="499" pin="4"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="208" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="311" pin="6"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="499" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="202" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="74" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="526" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="534" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="542" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="550" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="558" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="566" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="325" pin="6"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="338" pin="6"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="351" pin="6"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="361" pin="5"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="636"><net_src comp="373" pin="5"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="641"><net_src comp="385" pin="5"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="646"><net_src comp="397" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="653"><net_src comp="400" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="658"><net_src comp="410" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="664"><net_src comp="413" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="669"><net_src comp="423" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="675"><net_src comp="426" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="680"><net_src comp="436" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="685"><net_src comp="446" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="690"><net_src comp="456" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="695"><net_src comp="466" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="700"><net_src comp="404" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="705"><net_src comp="417" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="710"><net_src comp="430" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="715"><net_src comp="440" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="720"><net_src comp="450" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="725"><net_src comp="460" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="730"><net_src comp="470" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="509" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: matrix_mutiply.1 : p_read | {1 }
	Port: matrix_mutiply.1 : p_read1 | {1 }
	Port: matrix_mutiply.1 : p_read2 | {1 }
	Port: matrix_mutiply.1 : p_read3 | {1 }
	Port: matrix_mutiply.1 : p_read4 | {1 }
	Port: matrix_mutiply.1 : p_read5 | {1 }
	Port: matrix_mutiply.1 : p_read6 | {1 }
	Port: matrix_mutiply.1 : p_read7 | {1 }
	Port: matrix_mutiply.1 : p_read8 | {1 }
	Port: matrix_mutiply.1 : input_vector_offset | {1 }
	Port: matrix_mutiply.1 : p_read9 | {2 }
	Port: matrix_mutiply.1 : p_read1_offset | {2 }
	Port: matrix_mutiply.1 : p_read210 | {2 }
	Port: matrix_mutiply.1 : p_read4_offset | {2 }
	Port: matrix_mutiply.1 : p_read5_offset | {2 }
	Port: matrix_mutiply.1 : p_read811 | {2 }
	Port: matrix_mutiply.1 : p_read10 | {2 }
	Port: matrix_mutiply.1 : p_read11 | {4 }
	Port: matrix_mutiply.1 : p_read12 | {4 }
	Port: matrix_mutiply.1 : p_read13 | {4 }
	Port: matrix_mutiply.1 : p_read14 | {4 }
	Port: matrix_mutiply.1 : p_read15 | {4 }
	Port: matrix_mutiply.1 : p_read16 | {4 }
	Port: matrix_mutiply.1 : p_read17 | {4 }
	Port: matrix_mutiply.1 : p_read18 | {4 }
	Port: matrix_mutiply.1 : p_read19 | {4 }
	Port: matrix_mutiply.1 : output_vector_offset | {4 }
  - Chain level:
	State 1
	State 2
		r_V_45 : 1
		r_V_47 : 1
		r_V_49 : 1
		r_V_50 : 1
		r_V_51 : 1
		r_V_52 : 1
		r_V_53 : 1
	State 3
	State 4
		ret_V_35 : 1
		trunc_ln : 2
		trunc_ln818_5 : 1
		trunc_ln818_6 : 1
		write_flag17_0 : 1
		write_flag14_0 : 1
		write_flag_0 : 1
		write_flag20_0 : 1
		write_flag23_0 : 1
		write_flag26_0 : 1
		phi_ln19 : 2
		phi_ln19_1 : 2
		phi_ln19_2 : 2
		select_ln19 : 3
		select_ln19_1 : 3
		select_ln19_2 : 3
		select_ln19_3 : 2
		select_ln19_4 : 2
		select_ln19_5 : 2
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		mrv_5 : 9
		mrv_6 : 10
		mrv_7 : 11
		mrv_8 : 12
		ret_ln19 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |               grp_fu_404              |    4    |   197   |    81   |
|          |               grp_fu_417              |    4    |   197   |    81   |
|          |               grp_fu_430              |    4    |   197   |    81   |
|    mul   |               grp_fu_440              |    4    |   197   |    81   |
|          |               grp_fu_450              |    4    |   197   |    81   |
|          |               grp_fu_460              |    4    |   197   |    81   |
|          |               grp_fu_470              |    4    |   197   |    81   |
|----------|---------------------------------------|---------|---------|---------|
|          |              ret_V_fu_476             |    0    |    0    |    73   |
|    add   |            ret_V_35_fu_480            |    0    |    0    |    73   |
|          |            ret_V_36_fu_495            |    0    |    0    |    80   |
|          |            ret_V_37_fu_509            |    0    |    0    |    80   |
|----------|---------------------------------------|---------|---------|---------|
|          |           select_ln19_fu_526          |    0    |    0    |    40   |
|          |          select_ln19_1_fu_534         |    0    |    0    |    40   |
|  select  |          select_ln19_2_fu_542         |    0    |    0    |    40   |
|          |          select_ln19_3_fu_550         |    0    |    0    |    40   |
|          |          select_ln19_4_fu_558         |    0    |    0    |    40   |
|          |          select_ln19_5_fu_566         |    0    |    0    |    40   |
|----------|---------------------------------------|---------|---------|---------|
|          |               r_V_fu_361              |    0    |    0    |    14   |
|    mux   |             r_V_46_fu_373             |    0    |    0    |    14   |
|          |             r_V_48_fu_385             |    0    |    0    |    14   |
|----------|---------------------------------------|---------|---------|---------|
|          |  input_vector_offset_read_read_fu_76  |    0    |    0    |    0    |
|          |          p_read_26_read_fu_82         |    0    |    0    |    0    |
|          |          p_read_27_read_fu_88         |    0    |    0    |    0    |
|          |          p_read626_read_fu_94         |    0    |    0    |    0    |
|          |         p_read525_read_fu_100         |    0    |    0    |    0    |
|          |         p_read424_read_fu_106         |    0    |    0    |    0    |
|          |         p_read323_read_fu_112         |    0    |    0    |    0    |
|          |         p_read222_read_fu_118         |    0    |    0    |    0    |
|          |         p_read121_read_fu_124         |    0    |    0    |    0    |
|          |         p_read_28_read_fu_130         |    0    |    0    |    0    |
|          |         p_read_19_read_fu_136         |    0    |    0    |    0    |
|          |         p_read_20_read_fu_142         |    0    |    0    |    0    |
|          |         p_read_21_read_fu_148         |    0    |    0    |    0    |
|   read   |         p_read_22_read_fu_154         |    0    |    0    |    0    |
|          |         p_read_23_read_fu_160         |    0    |    0    |    0    |
|          |         p_read_24_read_fu_166         |    0    |    0    |    0    |
|          |         p_read_25_read_fu_172         |    0    |    0    |    0    |
|          | output_vector_offset_read_read_fu_178 |    0    |    0    |    0    |
|          |         p_read_10_read_fu_184         |    0    |    0    |    0    |
|          |         p_read_11_read_fu_190         |    0    |    0    |    0    |
|          |         p_read_12_read_fu_196         |    0    |    0    |    0    |
|          |         p_read_13_read_fu_202         |    0    |    0    |    0    |
|          |         p_read_14_read_fu_208         |    0    |    0    |    0    |
|          |         p_read_15_read_fu_214         |    0    |    0    |    0    |
|          |         p_read_16_read_fu_220         |    0    |    0    |    0    |
|          |         p_read_17_read_fu_226         |    0    |    0    |    0    |
|          |         p_read_18_read_fu_232         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           sext_ln1270_fu_397          |    0    |    0    |    0    |
|          |           sext_ln1273_fu_400          |    0    |    0    |    0    |
|          |          sext_ln1270_9_fu_410         |    0    |    0    |    0    |
|          |          sext_ln1273_3_fu_413         |    0    |    0    |    0    |
|   sext   |         sext_ln1270_10_fu_423         |    0    |    0    |    0    |
|          |          sext_ln1273_4_fu_426         |    0    |    0    |    0    |
|          |          sext_ln1273_5_fu_436         |    0    |    0    |    0    |
|          |          sext_ln1273_6_fu_446         |    0    |    0    |    0    |
|          |          sext_ln1273_7_fu_456         |    0    |    0    |    0    |
|          |          sext_ln1273_8_fu_466         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            trunc_ln_fu_485            |    0    |    0    |    0    |
|partselect|          trunc_ln818_5_fu_499         |    0    |    0    |    0    |
|          |          trunc_ln818_6_fu_513         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |               mrv_fu_574              |    0    |    0    |    0    |
|          |              mrv_1_fu_580             |    0    |    0    |    0    |
|          |              mrv_2_fu_586             |    0    |    0    |    0    |
|          |              mrv_3_fu_592             |    0    |    0    |    0    |
|insertvalue|              mrv_4_fu_598             |    0    |    0    |    0    |
|          |              mrv_5_fu_604             |    0    |    0    |    0    |
|          |              mrv_6_fu_610             |    0    |    0    |    0    |
|          |              mrv_7_fu_616             |    0    |    0    |    0    |
|          |              mrv_8_fu_622             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    28   |   1379  |   1155  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  phi_ln19_1_reg_335  |   40   |
|  phi_ln19_2_reg_348  |   40   |
|   phi_ln19_reg_322   |   40   |
|    r_V_45_reg_697    |   73   |
|    r_V_46_reg_633    |   40   |
|    r_V_47_reg_702    |   73   |
|    r_V_48_reg_638    |   40   |
|    r_V_49_reg_707    |   73   |
|    r_V_50_reg_712    |   73   |
|    r_V_51_reg_717    |   73   |
|    r_V_52_reg_722    |   73   |
|    r_V_53_reg_727    |   73   |
|      r_V_reg_628     |   40   |
|sext_ln1270_10_reg_666|   73   |
| sext_ln1270_9_reg_655|   73   |
|  sext_ln1270_reg_643 |   73   |
| sext_ln1273_3_reg_661|   73   |
| sext_ln1273_4_reg_672|   73   |
| sext_ln1273_5_reg_677|   73   |
| sext_ln1273_6_reg_682|   73   |
| sext_ln1273_7_reg_687|   73   |
| sext_ln1273_8_reg_692|   73   |
|  sext_ln1273_reg_650 |   73   |
|write_flag14_0_reg_252|    1   |
|write_flag17_0_reg_238|    1   |
|write_flag20_0_reg_280|    1   |
|write_flag23_0_reg_294|    1   |
|write_flag26_0_reg_308|    1   |
| write_flag_0_reg_266 |    1   |
+----------------------+--------+
|         Total        |  1487  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_404 |  p0  |   2  |  40  |   80   ||    9    |
| grp_fu_404 |  p1  |   2  |  40  |   80   ||    9    |
| grp_fu_417 |  p0  |   2  |  40  |   80   ||    9    |
| grp_fu_417 |  p1  |   2  |  40  |   80   ||    9    |
| grp_fu_430 |  p0  |   2  |  40  |   80   ||    9    |
| grp_fu_430 |  p1  |   2  |  40  |   80   ||    9    |
| grp_fu_440 |  p0  |   2  |  40  |   80   ||    9    |
| grp_fu_440 |  p1  |   2  |  40  |   80   ||    9    |
| grp_fu_450 |  p0  |   2  |  40  |   80   ||    9    |
| grp_fu_450 |  p1  |   2  |  40  |   80   ||    9    |
| grp_fu_460 |  p0  |   2  |  40  |   80   ||    9    |
| grp_fu_460 |  p1  |   2  |  40  |   80   ||    9    |
| grp_fu_470 |  p0  |   2  |  40  |   80   ||    9    |
| grp_fu_470 |  p1  |   2  |  40  |   80   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1120  ||  22.232 ||   126   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  1379  |  1155  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   126  |
|  Register |    -   |    -   |  1487  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   22   |  2866  |  1281  |
+-----------+--------+--------+--------+--------+
