Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 19:06:06 on Oct 29,2024
vlog "+define+RANDSEED=3" -work __work alu.v alu_control.v br_control.v carry_1b.v carry_4b.v cla_16b.v cla_4b.v clkrst.v control.v decode.v decode_execute_latch.v dff.v execute.v execute_memory_latch.v extension.v fetch.v fetch_decode_latch.v fullAdder_1b.v hdu.v left_shift_rot.v memory.v memory2c.v memory_wb_latch.v nand2.v nor2.v not1.v overflow.v proc.v proc_hier.v proc_hier_pbench.v regFile.v regFile_bypass.v regFile_bypass_hier.v register.v right_shift_rot_log.v shifter.v wb.v xor2.v 
-- Compiling module alu
-- Compiling module alu_control
-- Compiling module br_control
-- Compiling module carry_1b
-- Compiling module carry_4b
-- Compiling module cla_16b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control
-- Compiling module decode
-- Compiling module decode_execute_latch
** Error: (vlog-13069) decode_execute_latch.v(23): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) decode_execute_latch.v(24): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) decode_execute_latch.v(25): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) decode_execute_latch.v(26): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) decode_execute_latch.v(27): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) decode_execute_latch.v(28): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) decode_execute_latch.v(29): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) decode_execute_latch.v(30): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) decode_execute_latch.v(32): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) decode_execute_latch.v(33): near "=": syntax error, unexpected '=', expecting ++ or --.
-- Compiling module dff
-- Compiling module execute
-- Compiling module execute_memory_latch
** Error: (vlog-13069) execute_memory_latch.v(14): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) execute_memory_latch.v(15): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) execute_memory_latch.v(16): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) execute_memory_latch.v(17): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) execute_memory_latch.v(18): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) execute_memory_latch.v(19): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) execute_memory_latch.v(20): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) execute_memory_latch.v(27): near "=": syntax error, unexpected '=', expecting ++ or --.
-- Compiling module extension
-- Compiling module fetch
-- Compiling module fetch_decode_latch
-- Compiling module fullAdder_1b
-- Compiling module hdu
** Error: hdu.v(10): (vlog-2730) Undefined variable: 'ifIdRegister1'.
** Error: hdu.v(11): (vlog-2730) Undefined variable: 'ifIdRegister2'.
-- Compiling module left_shift_rot
-- Compiling module memory
-- Compiling module memory2c
-- Compiling module memory_wb_latch
** Error: (vlog-13069) memory_wb_latch.v(14): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) memory_wb_latch.v(15): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) memory_wb_latch.v(17): near "=": syntax error, unexpected '=', expecting ++ or --.
-- Compiling module nand2
-- Compiling module nor2
-- Compiling module not1
-- Compiling module overflow
-- Compiling module proc
** Error: (vlog-13069) proc.v(113): near ".": syntax error, unexpected '.', expecting ')'.
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module regFile
-- Compiling module regFile_bypass
-- Compiling module regFile_bypass_hier
-- Compiling module register
-- Compiling module right_shift_rot_log
-- Compiling module shifter
-- Compiling module wb
-- Compiling module xor2
End time: 19:06:06 on Oct 29,2024, Elapsed time: 0:00:00
Errors: 24, Warnings: 0
