INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive/Desktop/Reti_logiche/RL_progetto/test_prova_finale/test_prova_finale.sim/sim_1/synth/func/xsim/project_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
