
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035042                       # Number of seconds simulated
sim_ticks                                 35042274744                       # Number of ticks simulated
final_tick                               563090735415                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140561                       # Simulator instruction rate (inst/s)
host_op_rate                                   177279                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2234967                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894864                       # Number of bytes of host memory used
host_seconds                                 15679.10                       # Real time elapsed on the host
sim_insts                                  2203876647                       # Number of instructions simulated
sim_ops                                    2779579399                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       398336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       363136                       # Number of bytes read from this memory
system.physmem.bytes_read::total               765312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       585216                       # Number of bytes written to this memory
system.physmem.bytes_written::total            585216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3112                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2837                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5979                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4572                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4572                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11367299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10362798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21839678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58444                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             109582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16700286                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16700286                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16700286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11367299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10362798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               38539964                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84034233                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31095116                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25348102                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075375                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13098946                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12150757                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350483                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92066                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31109153                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170868556                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31095116                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15501240                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37948464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11035498                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5068052                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15353901                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1002898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83060235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.549112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45111771     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2510597      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4698374      5.66%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4659689      5.61%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905913      3.50%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2307590      2.78%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1443080      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1362388      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18060833     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83060235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370029                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.033321                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32435030                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5009429                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36457691                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223802                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8934275                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263626                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205003858                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1394                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8934275                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34787269                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         983902                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       798464                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34284043                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3272274                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197711811                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1361243                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1001039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277600952                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922411463                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922411463                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105896383                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35201                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9106173                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18281067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349463                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117189                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3094082                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186372078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148464958                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       293250                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63006615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192731690                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83060235                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787437                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898411                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28268886     34.03%     34.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18148277     21.85%     55.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11907695     14.34%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7846636      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8282511      9.97%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3992235      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3162135      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717526      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734334      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83060235                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925221     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175797     13.77%     86.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175252     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124181673     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994697      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14356830      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7914852      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148464958                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.766720                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276270                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381559671                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249412841                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145062317                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149741228                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463726                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7087632                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2011                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258421                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8934275                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         501910                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88464                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186405895                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       369304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18281067                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349463                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69376                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2451296                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146484911                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13697125                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1980047                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21421845                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20771723                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7724720                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743158                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145103426                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145062317                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92450751                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265317606                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.726229                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348453                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63276942                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100492                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74125960                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.661084                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151571                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     27920005     37.67%     37.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20859202     28.14%     65.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8668299     11.69%     77.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4327317      5.84%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4306462      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1737861      2.34%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1741099      2.35%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       935802      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3629913      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74125960                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3629913                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256902405                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381752775                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 973998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840342                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840342                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189991                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189991                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658042833                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201497412                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188326633                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84034233                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31696574                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25860904                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2111114                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13278893                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12493656                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3275321                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93105                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32810035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172163228                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31696574                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15768977                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37328975                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11025936                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4716508                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15971552                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       809179                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83752920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.542076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46423945     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3050071      3.64%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4595605      5.49%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3178909      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2236938      2.67%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2179252      2.60%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1306322      1.56%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2808664      3.35%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17973214     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83752920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377186                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.048727                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33752303                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4943255                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35640050                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       520180                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8897130                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5339076                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          601                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206175269                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1247                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8897130                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35628888                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         493048                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1730323                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34245669                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2757855                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200052119                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1156445                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       937286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280526887                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    931222775                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    931222775                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172819521                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107707355                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36032                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17229                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8185359                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18353000                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9395718                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       110801                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2712448                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186492131                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34399                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148997591                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       296734                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62168604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    190136718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83752920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779014                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918727                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29833647     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16822122     20.09%     55.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12078581     14.42%     70.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8047094      9.61%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8138952      9.72%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3914925      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3468120      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       657960      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       791519      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83752920                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         812453     70.91%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162663     14.20%     85.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170584     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124628313     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1881997      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17169      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14632575      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7837537      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148997591                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773058                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1145700                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007689                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383190536                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248695492                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144886554                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150143291                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       467667                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7123035                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6224                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          362                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2254316                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8897130                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         254439                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48926                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186526536                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       638601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18353000                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9395718                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17229                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          362                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1280033                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155916                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2435949                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146265590                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13681570                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2732001                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21325554                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20797416                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7643984                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740548                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144948626                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144886554                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93871208                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266699202                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724137                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351974                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100482770                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123859649                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62667107                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2128135                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74855790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654644                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177031                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28503127     38.08%     38.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21502367     28.73%     66.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8125312     10.85%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4550016      6.08%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3843331      5.13%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1716935      2.29%     91.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1646837      2.20%     93.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1125331      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3842534      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74855790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100482770                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123859649                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18371367                       # Number of memory references committed
system.switch_cpus1.commit.loads             11229965                       # Number of loads committed
system.switch_cpus1.commit.membars              17170                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17970809                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111505559                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2561816                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3842534                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257540012                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381956323                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16994                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 281313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100482770                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123859649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100482770                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836305                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836305                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195736                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195736                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       656901165                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201492591                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189541038                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34340                       # number of misc regfile writes
system.l20.replacements                          3126                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          427142                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19510                       # Sample count of references to valid blocks.
system.l20.avg_refs                         21.893491                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1057.125555                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.996362                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1569.335838                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.811588                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         13742.730656                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.064522                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000854                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.095785                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000050                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.838790                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35745                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35745                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10694                       # number of Writeback hits
system.l20.Writeback_hits::total                10694                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35745                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35745                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35745                       # number of overall hits
system.l20.overall_hits::total                  35745                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3112                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3126                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3112                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3126                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3112                       # number of overall misses
system.l20.overall_misses::total                 3126                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1281865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    306287105                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      307568970                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1281865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    306287105                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       307568970                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1281865                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    306287105                       # number of overall miss cycles
system.l20.overall_miss_latency::total      307568970                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38857                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38871                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10694                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10694                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38857                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38871                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38857                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38871                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.080089                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.080420                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.080089                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.080420                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.080089                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.080420                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91561.785714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98421.306234                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 98390.585413                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91561.785714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98421.306234                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 98390.585413                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91561.785714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98421.306234                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 98390.585413                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2519                       # number of writebacks
system.l20.writebacks::total                     2519                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3112                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3126                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3112                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3126                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3112                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3126                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1176235                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    283056869                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    284233104                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1176235                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    283056869                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    284233104                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1176235                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    283056869                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    284233104                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.080089                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.080420                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.080089                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.080420                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.080089                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.080420                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84016.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90956.577442                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90925.497121                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 84016.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 90956.577442                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90925.497121                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 84016.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 90956.577442                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90925.497121                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2853                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          358612                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19237                       # Sample count of references to valid blocks.
system.l21.avg_refs                         18.641784                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1317.769094                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.996028                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1402.917614                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            15.398548                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13631.918716                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.080430                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000976                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.085627                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000940                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.832026                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30385                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30385                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9915                       # number of Writeback hits
system.l21.Writeback_hits::total                 9915                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30385                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30385                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30385                       # number of overall hits
system.l21.overall_hits::total                  30385                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2837                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2853                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2837                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2853                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2837                       # number of overall misses
system.l21.overall_misses::total                 2853                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1413281                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    269898096                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      271311377                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1413281                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    269898096                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       271311377                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1413281                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    269898096                       # number of overall miss cycles
system.l21.overall_miss_latency::total      271311377                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33222                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33238                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9915                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9915                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33222                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33238                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33222                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33238                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.085395                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.085835                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.085395                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.085835                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.085395                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.085835                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 88330.062500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 95135.035601                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 95096.872415                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 88330.062500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 95135.035601                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 95096.872415                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 88330.062500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 95135.035601                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 95096.872415                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2053                       # number of writebacks
system.l21.writebacks::total                     2053                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2837                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2853                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2837                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2853                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2837                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2853                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1290984                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    247946713                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    249237697                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1290984                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    247946713                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    249237697                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1290984                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    247946713                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    249237697                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.085395                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.085835                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.085395                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.085835                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.085395                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.085835                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80686.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87397.501939                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 87359.865755                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 80686.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 87397.501939                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 87359.865755                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 80686.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 87397.501939                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 87359.865755                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996359                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015361534                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193005.473002                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996359                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15353885                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15353885                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15353885                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15353885                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15353885                       # number of overall hits
system.cpu0.icache.overall_hits::total       15353885                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1607701                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1607701                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1607701                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1607701                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1607701                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1607701                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15353901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15353901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15353901                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15353901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15353901                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15353901                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 100481.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 100481.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 100481.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 100481.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 100481.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 100481.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1295865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1295865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1295865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1295865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1295865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1295865                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92561.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92561.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169191690                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.714980                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.596377                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.403623                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904673                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095327                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10449814                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10449814                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17507591                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17507591                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17507591                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17507591                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100401                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100401                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100401                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100401                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100401                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100401                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3446313224                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3446313224                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3446313224                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3446313224                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3446313224                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3446313224                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10550215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10550215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17607992                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17607992                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17607992                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17607992                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009516                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009516                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005702                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005702                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005702                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005702                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34325.487037                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34325.487037                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34325.487037                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34325.487037                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34325.487037                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34325.487037                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10694                       # number of writebacks
system.cpu0.dcache.writebacks::total            10694                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61544                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61544                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61544                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61544                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61544                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61544                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    544907631                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    544907631                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    544907631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    544907631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    544907631                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    544907631                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14023.409707                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14023.409707                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14023.409707                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14023.409707                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14023.409707                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14023.409707                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996025                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019373058                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206435.190476                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996025                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025635                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15971532                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15971532                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15971532                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15971532                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15971532                       # number of overall hits
system.cpu1.icache.overall_hits::total       15971532                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1768483                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1768483                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1768483                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1768483                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1768483                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1768483                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15971552                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15971552                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15971552                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15971552                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15971552                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15971552                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 88424.150000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88424.150000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 88424.150000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88424.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 88424.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88424.150000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1430413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1430413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1430413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1430413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1430413                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1430413                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89400.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89400.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 89400.812500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89400.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 89400.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89400.812500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33222                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164245080                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33478                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4906.060099                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.707413                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.292587                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901201                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098799                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10413182                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10413182                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7107062                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7107062                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17194                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17194                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17170                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17520244                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17520244                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17520244                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17520244                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        66888                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        66888                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        66888                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         66888                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        66888                       # number of overall misses
system.cpu1.dcache.overall_misses::total        66888                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1810844868                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1810844868                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1810844868                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1810844868                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1810844868                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1810844868                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10480070                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10480070                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7107062                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7107062                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17587132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17587132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17587132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17587132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006382                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003803                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003803                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003803                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003803                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27072.791353                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27072.791353                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27072.791353                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27072.791353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27072.791353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27072.791353                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9915                       # number of writebacks
system.cpu1.dcache.writebacks::total             9915                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        33666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33666                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        33666                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33666                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        33666                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33666                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33222                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33222                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33222                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33222                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33222                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    511684014                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    511684014                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    511684014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    511684014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    511684014                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    511684014                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15401.962976                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15401.962976                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15401.962976                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15401.962976                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15401.962976                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15401.962976                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
