{"Source Block": ["verilog-ethernet/rtl/udp_mux_64_4.v@195:205@HdlIdDef", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_mux_4.v@171:181", "reg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@193:203", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@194:204", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@105:115", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@175:185", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@196:206", "reg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@200:210", "reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@189:199", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@171:181", "reg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@196:206", "reg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@199:209", "reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@188:198", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@174:184", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@200:210", "reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@190:200", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@176:186", "reg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@191:201", "reg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@191:201", "reg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@188:198", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@174:184", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@195:205", "reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@199:209", "reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@173:183", "reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@190:200", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@174:184", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@198:208", "reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@189:199", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@110:120", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@110:120", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@170:180", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@169:179", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@193:203", "reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@195:205", "reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@178:188", "reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@170:180", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@179:189", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@194:204", "reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@169:179", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@173:183", "reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@175:185", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@105:115", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;\nreg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\nreg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;\nreg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@195:205", "reg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@176:186", "reg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@193:203", "reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@198:208", "reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@194:204", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@193:203", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;\nreg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@174:184", "\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@178:188", "reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;\nreg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@179:189", "reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;\nreg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;\nreg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;\n\nreg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;\nreg input_1_ip_payload_tready_reg = 0, input_1_ip_payload_tready_next;\nreg input_2_ip_payload_tready_reg = 0, input_2_ip_payload_tready_next;\nreg input_3_ip_payload_tready_reg = 0, input_3_ip_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@194:204", "reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;\nreg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\nreg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;\n\nreg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;\nreg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;\nreg input_2_udp_payload_tready_reg = 0, input_2_udp_payload_tready_next;\nreg input_3_udp_payload_tready_reg = 0, input_3_udp_payload_tready_next;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\n"]], "Diff Content": {"Delete": [[200, "reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;\n"]], "Add": []}}