xload _0_0cell_0_0gcelem3x0
box 0 0 88 64
label prboundary
box 71 52 76 53
paint polysilicon
box 72 53 72 53
label "in(0)" right polysilicon
box 75 49 76 52
paint polysilicon
box 76 50 76 50
label "in(0)" right polysilicon
box 72 49 75 52
paint polysilicon
box 73 50 73 50
label "in(0)" right polysilicon
box 76 5 77 8
paint polysilicon
box 77 6 77 6
label "out" right polysilicon
box 63 45 65 48
paint polysilicon
box 64 46 64 46
label "in(0)" right polysilicon
box 63 48 76 49
paint polysilicon
box 64 49 64 49
label "in(0)" right polysilicon
box 63 49 72 52
paint polysilicon
box 64 50 64 50
label "in(0)" right polysilicon
box 73 5 76 8
paint polysilicon
box 74 6 74 6
label "out" right polysilicon
box 70 5 73 8
paint polysilicon
box 71 6 71 6
label "out" right polysilicon
box 70 8 77 9
paint polysilicon
box 71 9 71 9
label "out" right polysilicon
box 70 9 74 14
paint polysilicon
box 71 10 71 10
label "out" right polysilicon
box 74 14 79 20
paint ndiffusion
box 75 15 75 15
label "#10" right ndiffusion
box 69 15 70 18
paint ndiffusion
box 70 16 70 16
label "GND" right ndiffusion
box 78 32 79 35
paint pdiffusion
box 79 33 79 33
label "#10" right pdiffusion
box 61 56 62 59
paint polysilicon
box 62 57 62 57
label "in(1)" right polysilicon
box 70 14 74 20
paint ntransistor
box 71 15 71 15
label "out" right ntransistor
box 66 15 69 18
paint ndiffusion
box 67 16 67 16
label "GND" right ndiffusion
box 70 20 74 27
paint polysilicon
box 71 21 71 21
label "out" right polysilicon
box 75 32 78 35
paint pdiffusion
box 76 33 76 33
label "#10" right pdiffusion
box 58 45 60 55
paint polysilicon
box 59 46 59 46
label "in(1)" right polysilicon
box 58 56 61 59
paint polysilicon
box 59 57 59 57
label "in(1)" right polysilicon
box 65 5 69 14
paint ndiffusion
box 66 6 66 6
label "GND" right ndiffusion
box 65 14 70 15
paint ndiffusion
box 66 15 66 15
label "GND" right ndiffusion
box 65 15 66 18
paint ndiffusion
box 66 16 66 16
label "GND" right ndiffusion
box 65 18 70 20
paint ndiffusion
box 66 19 66 19
label "GND" right ndiffusion
box 74 27 79 32
paint pdiffusion
box 75 28 75 28
label "#10" right pdiffusion
box 74 32 75 35
paint pdiffusion
box 75 33 75 33
label "#10" right pdiffusion
box 74 35 79 37
paint pdiffusion
box 75 36 75 36
label "#10" right pdiffusion
box 69 29 70 32
paint pdiffusion
box 70 30 70 30
label "Vdd" right pdiffusion
box 70 37 74 39
paint polysilicon
box 71 38 71 38
label "out" right polysilicon
box 57 55 62 56
paint polysilicon
box 58 56 58 56
label "in(1)" right polysilicon
box 57 56 58 59
paint polysilicon
box 58 57 58 57
label "in(1)" right polysilicon
box 57 59 62 60
paint polysilicon
box 58 60 58 60
label "in(1)" right polysilicon
box 63 5 65 20
paint ntransistor
box 64 6 64 6
label "in(0)" right ntransistor
box 63 20 65 27
paint polysilicon
box 64 21 64 21
label "in(0)" right polysilicon
box 70 27 74 37
paint ptransistor
box 71 28 71 28
label "out" right ptransistor
box 66 29 69 32
paint pdiffusion
box 67 30 67 30
label "Vdd" right pdiffusion
box 70 4 77 5
paint polysilicon
box 71 5 71 5
label "out" right polysilicon
box 60 5 63 20
paint ndiffusion
box 65 27 70 29
paint pdiffusion
box 66 28 66 28
label "Vdd" right pdiffusion
box 65 29 66 32
paint pdiffusion
box 66 30 66 30
label "Vdd" right pdiffusion
box 65 32 70 37
paint pdiffusion
box 66 33 66 33
label "Vdd" right pdiffusion
box 65 37 69 45
paint pdiffusion
box 66 38 66 38
label "Vdd" right pdiffusion
box 53 45 55 48
paint polysilicon
box 54 46 54 46
label "in(2)" right polysilicon
box 58 5 60 20
paint ntransistor
box 59 6 59 6
label "in(1)" right ntransistor
box 58 20 60 27
paint polysilicon
box 59 21 59 21
label "in(1)" right polysilicon
box 63 27 65 45
paint ptransistor
box 64 28 64 28
label "in(0)" right ptransistor
box 49 33 53 45
paint pdiffusion
box 50 34 50 34
label "out" right pdiffusion
box 63 3 65 5
paint polysilicon
box 64 4 64 4
label "in(0)" right polysilicon
box 55 5 58 20
paint ndiffusion
box 60 27 63 45
paint pdiffusion
box 53 5 55 20
paint ntransistor
box 54 6 54 6
label "in(2)" right ntransistor
box 53 20 55 27
paint polysilicon
box 54 21 54 21
label "in(2)" right polysilicon
box 58 27 60 45
paint ptransistor
box 59 28 59 28
label "in(1)" right ptransistor
box 44 33 46 36
paint polysilicon
box 45 34 45 34
label "#10" right polysilicon
box 58 3 60 5
paint polysilicon
box 59 4 59 4
label "in(1)" right polysilicon
box 49 5 53 14
paint ndiffusion
box 50 6 50 6
label "out" right ndiffusion
box 51 16 53 19
paint ndiffusion
box 52 17 52 17
label "out" right ndiffusion
box 55 27 58 45
paint pdiffusion
box 51 28 53 31
paint pdiffusion
box 52 29 52 29
label "out" right pdiffusion
box 44 49 55 52
paint polysilicon
box 45 50 45 50
label "in(2)" right polysilicon
box 48 16 51 19
paint ndiffusion
box 49 17 49 17
label "out" right ndiffusion
box 53 27 55 45
paint ptransistor
box 54 28 54 28
label "in(2)" right ptransistor
box 48 28 51 31
paint pdiffusion
box 49 29 49 29
label "out" right pdiffusion
box 43 37 46 40
paint polysilicon
box 44 38 44 38
label "#10" right polysilicon
box 41 49 44 52
paint polysilicon
box 42 50 42 50
label "in(2)" right polysilicon
box 53 3 55 5
paint polysilicon
box 54 4 54 4
label "in(2)" right polysilicon
box 28 5 29 8
paint polysilicon
box 29 6 29 6
label "Vdd" right polysilicon
box 46 14 53 16
paint ndiffusion
box 47 15 47 15
label "out" right ndiffusion
box 46 16 48 19
paint ndiffusion
box 47 17 47 17
label "out" right ndiffusion
box 46 19 53 20
paint ndiffusion
box 47 20 47 20
label "out" right ndiffusion
box 46 27 53 28
paint pdiffusion
box 47 28 47 28
label "out" right pdiffusion
box 46 28 48 31
paint pdiffusion
box 47 29 47 29
label "out" right pdiffusion
box 46 31 53 33
paint pdiffusion
box 47 32 47 32
label "out" right pdiffusion
box 40 37 43 40
paint polysilicon
box 41 38 41 38
label "#10" right polysilicon
box 40 48 55 49
paint polysilicon
box 41 49 41 49
label "in(2)" right polysilicon
box 40 49 41 52
paint polysilicon
box 41 50 41 50
label "in(2)" right polysilicon
box 40 52 45 53
paint polysilicon
box 41 53 41 53
label "in(2)" right polysilicon
box 19 39 20 42
paint polysilicon
box 20 40 20 40
label "GND" right polysilicon
box 25 5 28 8
paint polysilicon
box 26 6 26 6
label "Vdd" right polysilicon
box 44 12 46 14
paint polysilicon
box 45 13 45 13
label "#10" right polysilicon
box 44 14 46 20
paint ntransistor
box 45 15 45 15
label "#10" right ntransistor
box 44 20 46 27
paint polysilicon
box 45 21 45 21
label "#10" right polysilicon
box 44 27 46 33
paint ptransistor
box 45 28 45 28
label "#10" right ptransistor
box 39 36 46 37
paint polysilicon
box 40 37 40 37
label "#10" right polysilicon
box 39 37 40 40
paint polysilicon
box 40 38 40 38
label "#10" right polysilicon
box 39 40 46 41
paint polysilicon
box 40 41 40 41
label "#10" right polysilicon
box 16 35 20 38
paint polysilicon
box 17 36 17 36
label "GND" right polysilicon
box 16 39 19 42
paint polysilicon
box 17 40 17 40
label "GND" right polysilicon
box 24 4 29 5
paint polysilicon
box 25 5 25 5
label "Vdd" right polysilicon
box 24 5 25 8
paint polysilicon
box 25 6 25 6
label "Vdd" right polysilicon
box 24 8 29 9
paint polysilicon
box 25 9 25 9
label "Vdd" right polysilicon
box 24 9 28 12
paint polysilicon
box 25 10 25 10
label "Vdd" right polysilicon
box 41 14 44 20
paint ndiffusion
box 12 15 13 18
paint ndiffusion
box 13 16 13 16
label "GND" right ndiffusion
box 27 27 44 33
paint pdiffusion
box 12 29 13 32
paint pdiffusion
box 13 30 13 30
label "Vdd" right pdiffusion
box 15 38 20 39
paint polysilicon
box 16 39 16 39
label "GND" right polysilicon
box 15 39 16 42
paint polysilicon
box 16 40 16 40
label "GND" right polysilicon
box 15 42 20 43
paint polysilicon
box 16 43 16 43
label "GND" right polysilicon
box 13 12 41 14
paint polysilicon
box 14 13 14 13
label "Vdd" right polysilicon
box 13 14 41 20
paint ntransistor
box 14 15 14 15
label "Vdd" right ntransistor
box 9 15 12 18
paint ndiffusion
box 10 16 10 16
label "GND" right ndiffusion
box 13 20 41 22
paint polysilicon
box 14 21 14 21
label "Vdd" right polysilicon
box 13 25 27 27
paint polysilicon
box 14 26 14 26
label "GND" right polysilicon
box 13 27 27 33
paint ptransistor
box 14 28 14 28
label "GND" right ptransistor
box 9 29 12 32
paint pdiffusion
box 10 30 10 30
label "Vdd" right pdiffusion
box 13 33 27 35
paint polysilicon
box 14 34 14 34
label "GND" right polysilicon
box 8 14 13 15
paint ndiffusion
box 9 15 9 15
label "GND" right ndiffusion
box 8 15 9 18
paint ndiffusion
box 9 16 9 16
label "GND" right ndiffusion
box 8 18 13 20
paint ndiffusion
box 9 19 9 19
label "GND" right ndiffusion
box 8 27 13 29
paint pdiffusion
box 9 28 9 28
label "Vdd" right pdiffusion
box 8 29 9 32
paint pdiffusion
box 9 30 9 30
label "Vdd" right pdiffusion
box 8 32 13 33
paint pdiffusion
box 9 33 9 33
label "Vdd" right pdiffusion
box 75 32 78 35
paint pdc
box 76 33 76 33
label "#10" right pdc
box 72 49 75 52
paint pc
box 73 50 73 50
label "in(0)" right pc
box 66 29 69 32
paint pdc
box 67 30 67 30
label "Vdd" right pdc
box 58 56 61 59
paint pc
box 59 57 59 57
label "in(1)" right pc
box 66 15 69 18
paint ndc
box 67 16 67 16
label "GND" right ndc
box 48 16 51 19
paint ndc
box 49 17 49 17
label "out" right ndc
box 48 28 51 31
paint pdc
box 49 29 49 29
label "out" right pdc
box 41 49 44 52
paint pc
box 42 50 42 50
label "in(2)" right pc
box 73 5 76 8
paint pc
box 74 6 74 6
label "out" right pc
box 40 37 43 40
paint pc
box 41 38 41 38
label "#10" right pc
box 16 39 19 42
paint pc
box 17 40 17 40
label "GND" right pc
box 25 5 28 8
paint pc
box 26 6 26 6
label "Vdd" right pc
box 9 15 12 18
paint ndc
box 10 16 10 16
label "GND" right ndc
box 9 29 12 32
paint pdc
box 10 30 10 30
label "Vdd" right pdc
box 75 32 78 35
paint m1
box 76 33 76 33
label "#10" right m1
box 75 37 78 40
paint m1
box 76 38 76 38
label "#10" right m1
box 74 31 78 32
paint m1
box 75 32 75 32
label "#10" right m1
box 74 32 75 35
paint m1
box 75 33 75 33
label "#10" right m1
box 74 35 78 37
paint m1
box 75 36 75 36
label "#10" right m1
box 74 37 75 40
paint m1
box 75 38 75 38
label "#10" right m1
box 74 40 78 41
paint m1
box 75 41 75 41
label "#10" right m1
box 75 49 76 52
paint m1
box 76 50 76 50
label "in(0)" right m1
port class input
port make
box 72 48 76 49
paint m1
box 73 49 73 49
label "in(0)" right m1
port class input
port make
box 72 49 75 52
paint m1
box 73 50 73 50
label "in(0)" right m1
port class input
port make
box 72 52 76 53
paint m1
box 73 53 73 53
label "in(0)" right m1
port class input
port make
box 76 5 77 8
paint m1
box 77 6 77 6
label "out" right m1
port class output
port make
box 73 5 76 8
paint m1
box 74 6 74 6
label "out" right m1
port class output
port make
box 69 13 70 18
paint m1
box 70 14 70 14
label "GND" right m1
box 69 29 70 32
paint m1
box 70 30 70 30
label "Vdd" right m1
box 72 5 73 8
paint m1
box 73 6 73 6
label "out" right m1
port class output
port make
box 72 8 77 9
paint m1
box 73 9 73 9
label "out" right m1
port class output
port make
box 66 13 69 15
paint m1
box 67 14 67 14
label "GND" right m1
box 66 15 69 16
paint m1
box 67 16 67 16
label "GND" right m1
box 66 16 69 18
paint m1
box 67 17 67 17
label "GND" right m1
box 66 29 69 32
paint m1
box 67 30 67 30
label "Vdd" right m1
box 65 12 70 13
paint m1
box 66 13 66 13
label "GND" right m1
box 65 13 66 18
paint m1
box 66 14 66 14
label "GND" right m1
box 65 18 70 19
paint m1
box 66 19 66 19
label "GND" right m1
box 65 28 70 29
paint m1
box 66 29 66 29
label "Vdd" right m1
box 65 29 66 32
paint m1
box 66 30 66 30
label "Vdd" right m1
box 61 56 62 59
paint m1
box 62 57 62 57
label "in(1)" right m1
port class input
port make
box 48 5 51 8
paint m1
box 49 6 49 6
label "out" right m1
port class output
port make
box 58 56 61 59
paint m1
box 59 57 59 57
label "in(1)" right m1
port class input
port make
box 47 5 48 8
paint m1
box 48 6 48 6
label "out" right m1
port class output
port make
box 47 8 51 16
paint m1
box 48 9 48 9
label "out" right m1
port class output
port make
box 56 48 60 55
paint m1
box 57 49 57 49
label "in(1)" right m1
port class input
port make
box 56 55 62 56
paint m1
box 57 56 57 56
label "in(1)" right m1
port class input
port make
box 56 56 58 59
paint m1
box 57 57 57 57
label "in(1)" right m1
port class input
port make
box 56 59 62 60
paint m1
box 57 60 57 60
label "in(1)" right m1
port class input
port make
box 41 49 44 52
paint m1
box 42 50 42 50
label "in(2)" right m1
port class input
port make
box 72 4 77 5
paint m1
box 73 5 73 5
label "out" right m1
port class output
port make
box 40 48 44 49
paint m1
box 41 49 41 49
label "in(2)" right m1
port class input
port make
box 40 49 41 52
paint m1
box 41 50 41 50
label "in(2)" right m1
port class input
port make
box 41 5 44 8
paint m1
box 42 6 42 6
label "out" right m1
port class output
port make
box 48 16 51 19
paint m1
box 49 17 49 17
label "out" right m1
port class output
port make
box 48 28 51 31
paint m1
box 49 29 49 29
label "out" right m1
port class output
port make
box 43 37 44 40
paint m1
box 44 38 44 38
label "#10" right m1
box 40 52 44 53
paint m1
box 41 53 41 53
label "in(2)" right m1
port class input
port make
box 47 4 51 5
paint m1
box 48 5 48 5
label "out" right m1
port class output
port make
box 40 5 41 8
paint m1
box 41 6 41 6
label "out" right m1
port class output
port make
box 47 16 48 19
paint m1
box 48 17 48 17
label "out" right m1
port class output
port make
box 47 19 51 28
paint m1
box 48 20 48 20
label "out" right m1
port class output
port make
box 47 28 48 31
paint m1
box 48 29 48 29
label "out" right m1
port class output
port make
box 47 31 51 32
paint m1
box 48 32 48 32
label "out" right m1
port class output
port make
box 40 36 44 37
paint m1
box 41 37 41 37
label "#10" right m1
box 40 37 43 40
paint m1
box 41 38 41 38
label "#10" right m1
box 40 40 44 41
paint m1
box 41 41 41 41
label "#10" right m1
box 27 48 28 51
paint m1
box 28 49 28 49
label "Vdd" right m1
box 25 29 28 32
paint m1
box 26 30 26 30
label "Vdd" right m1
box 24 48 27 51
paint m1
box 25 49 25 49
label "Vdd" right m1
box 24 51 28 52
paint m1
box 25 52 25 52
label "Vdd" right m1
box 40 4 44 5
paint m1
box 41 5 41 5
label "out" right m1
port class output
port make
box 25 5 28 8
paint m1
box 26 6 26 6
label "Vdd" right m1
box 24 29 25 32
paint m1
box 25 30 25 30
label "Vdd" right m1
box 24 32 28 48
paint m1
box 25 33 25 33
label "Vdd" right m1
box 24 5 25 8
paint m1
box 25 6 25 6
label "Vdd" right m1
box 19 39 20 42
paint m1
box 20 40 20 40
label "GND" right m1
box 24 4 28 5
paint m1
box 25 5 25 5
label "Vdd" right m1
box 24 8 28 29
paint m1
box 25 9 25 9
label "Vdd" right m1
box 16 16 20 38
paint m1
box 17 17 17 17
label "GND" right m1
box 16 39 19 42
paint m1
box 17 40 17 40
label "GND" right m1
box 19 5 20 8
paint m1
box 20 6 20 6
label "GND" right m1
box 17 13 20 16
paint m1
box 18 14 18 14
label "GND" right m1
box 15 38 20 39
paint m1
box 16 39 16 39
label "GND" right m1
box 15 39 16 42
paint m1
box 16 40 16 40
label "GND" right m1
box 16 4 20 5
paint m1
box 17 5 17 5
label "GND" right m1
box 16 5 19 8
paint m1
box 17 6 17 6
label "GND" right m1
box 16 8 20 13
paint m1
box 17 9 17 9
label "GND" right m1
box 16 13 17 16
paint m1
box 17 14 17 14
label "GND" right m1
box 9 5 12 8
paint m1
box 10 6 10 6
label "GND" right m1
box 9 15 12 18
paint m1
box 10 16 10 16
label "GND" right m1
box 9 29 12 32
paint m1
box 10 30 10 30
label "Vdd" right m1
box 9 48 12 51
paint m1
box 10 49 10 49
label "Vdd" right m1
box 8 4 12 5
paint m1
box 9 5 9 5
label "GND" right m1
box 8 5 9 8
paint m1
box 9 6 9 6
label "GND" right m1
box 8 8 12 15
paint m1
box 9 9 9 9
label "GND" right m1
box 8 15 9 18
paint m1
box 9 16 9 16
label "GND" right m1
box 8 18 12 19
paint m1
box 9 19 9 19
label "GND" right m1
box 8 28 12 29
paint m1
box 9 29 9 29
label "Vdd" right m1
box 8 29 9 32
paint m1
box 9 30 9 30
label "Vdd" right m1
box 8 32 12 48
paint m1
box 9 33 9 33
label "Vdd" right m1
box 8 48 9 51
paint m1
box 9 49 9 49
label "Vdd" right m1
box 8 51 12 52
paint m1
box 9 52 9 52
label "Vdd" right m1
box 75 37 78 40
paint mcon
box 76 38 76 38
label "#10" right mcon
box 73 5 76 8
paint mcon
box 74 6 74 6
label "out" right mcon
box 66 29 69 32
paint mcon
box 67 30 67 30
label "Vdd" right mcon
box 48 5 51 8
paint mcon
box 49 6 49 6
label "out" right mcon
box 66 13 69 15
paint mcon
box 67 14 67 14
label "GND" right mcon
box 66 15 69 16
paint mcon
box 67 16 67 16
label "GND" right mcon
box 25 29 28 32
paint mcon
box 26 30 26 30
label "Vdd" right mcon
box 41 5 44 8
paint mcon
box 42 6 42 6
label "out" right mcon
box 17 13 20 16
paint mcon
box 18 14 18 14
label "GND" right mcon
box 16 5 19 8
paint mcon
box 17 6 17 6
label "GND" right mcon
box 24 48 27 51
paint mcon
box 25 49 25 49
label "Vdd" right mcon
box 9 5 12 8
paint mcon
box 10 6 10 6
label "GND" right mcon
box 9 48 12 51
paint mcon
box 10 49 10 49
label "Vdd" right mcon
box 76 5 77 8
paint m2
box 77 6 77 6
label "out" right m2
port class output
port make
box 73 5 76 8
paint m2
box 74 6 74 6
label "out" right m2
port class output
port make
box 78 37 79 40
paint m2
box 79 38 79 38
label "#10" right m2
box 51 5 73 8
paint m2
box 52 6 52 6
label "out" right m2
port class output
port make
box 69 29 70 32
paint m2
box 70 30 70 30
label "Vdd" right m2
box 75 37 78 40
paint m2
box 76 38 76 38
label "#10" right m2
box 48 5 51 8
paint m2
box 49 6 49 6
label "out" right m2
port class output
port make
box 66 29 69 32
paint m2
box 67 30 67 30
label "Vdd" right m2
box 40 36 79 37
paint m2
box 41 37 41 37
label "#10" right m2
box 40 37 75 40
paint m2
box 41 38 41 38
label "#10" right m2
box 40 40 79 41
paint m2
box 41 41 41 41
label "#10" right m2
box 44 5 48 8
paint m2
box 45 6 45 6
label "out" right m2
port class output
port make
box 28 29 66 32
paint m2
box 29 30 29 30
label "Vdd" right m2
box 41 5 44 8
paint m2
box 42 6 42 6
label "out" right m2
port class output
port make
box 69 13 70 16
paint m2
box 70 14 70 14
label "GND" right m2
box 25 29 28 32
paint m2
box 26 30 26 30
label "Vdd" right m2
box 40 5 41 8
paint m2
box 41 6 41 6
label "out" right m2
port class output
port make
box 66 13 69 15
paint m2
box 67 14 67 14
label "GND" right m2
box 66 15 69 16
paint m2
box 67 16 67 16
label "GND" right m2
box 24 28 70 29
paint m2
box 25 29 25 29
label "Vdd" right m2
box 24 29 25 32
paint m2
box 25 30 25 30
label "Vdd" right m2
box 24 32 70 33
paint m2
box 25 33 25 33
label "Vdd" right m2
box 20 13 66 16
paint m2
box 21 14 21 14
label "GND" right m2
box 19 5 20 8
paint m2
box 20 6 20 6
label "GND" right m2
box 17 13 20 16
paint m2
box 18 14 18 14
label "GND" right m2
box 27 48 28 51
paint m2
box 28 49 28 49
label "Vdd" right m2
box 16 5 19 8
paint m2
box 17 6 17 6
label "GND" right m2
box 16 12 70 13
paint m2
box 17 13 17 13
label "GND" right m2
box 16 13 17 16
paint m2
box 17 14 17 14
label "GND" right m2
box 16 16 70 17
paint m2
box 17 17 17 17
label "GND" right m2
box 24 48 27 51
paint m2
box 25 49 25 49
label "Vdd" right m2
box 40 4 77 5
paint m2
box 41 5 41 5
label "out" right m2
port class output
port make
box 12 5 16 8
paint m2
box 13 6 13 6
label "GND" right m2
box 40 8 77 9
paint m2
box 41 9 41 9
label "out" right m2
port class output
port make
box 12 48 24 51
paint m2
box 13 49 13 49
label "Vdd" right m2
box 9 5 12 8
paint m2
box 10 6 10 6
label "GND" right m2
box 9 48 12 51
paint m2
box 10 49 10 49
label "Vdd" right m2
box 8 4 20 5
paint m2
box 9 5 9 5
label "GND" right m2
box 8 5 9 8
paint m2
box 9 6 9 6
label "GND" right m2
box 8 8 20 9
paint m2
box 9 9 9 9
label "GND" right m2
box 8 47 28 48
paint m2
box 9 48 9 48
label "Vdd" right m2
box 8 48 9 51
paint m2
box 9 49 9 49
label "Vdd" right m2
box 8 51 28 52
paint m2
box 9 52 9 52
label "Vdd" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
