Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jun 24 10:36:37 2019
| Host         : Lenovo-XiaoXin-CHAO7000 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.046        0.000                      0                43588        0.032        0.000                      0                43588        3.750        0.000                       0                 15575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.046        0.000                      0                43588        0.032        0.000                      0                43588        3.750        0.000                       0                 15575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.204ns  (logic 1.589ns (19.368%)  route 6.615ns (80.632%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.654     2.948    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X50Y10         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     3.426 f  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=89, routed)          1.151     4.577    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1212/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/Q[3]
    SLICE_X54Y12         LUT4 (Prop_lut4_I0_O)        0.295     4.872 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1212/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg_i_9__1/O
                         net (fo=63, routed)          0.930     5.801    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_2
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.925 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_23__0/O
                         net (fo=2, routed)           0.736     6.661    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_23__0_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I1_O)        0.124     6.785 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_6/O
                         net (fo=20, routed)          1.514     8.299    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_6_n_0
    SLICE_X16Y13         LUT5 (Prop_lut5_I2_O)        0.116     8.415 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_i_15/O
                         net (fo=9, routed)           0.663     9.078    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_i_15_n_0
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.328     9.406 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_28/O
                         net (fo=8, routed)           0.810    10.216    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_28_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I2_O)        0.124    10.340 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_11__0/O
                         net (fo=1, routed)           0.812    11.152    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/kernel_weight_fp_address1[8]
    RAMB18_X0Y8          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.611    12.790    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/ap_clk
    RAMB18_X0Y8          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg/CLKBWRCLK
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.199    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 1.324ns (16.573%)  route 6.665ns (83.427%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.734     3.028    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X72Y6          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y6          FDRE (Prop_fdre_C_Q)         0.456     3.484 f  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=15, routed)          0.639     4.123    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1
    SLICE_X79Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  design_1_i/yolo_conv_top_0/inst/conv_count_reg_11145[0]_i_3/O
                         net (fo=99, routed)          0.736     4.984    design_1_i/yolo_conv_top_0/inst/conv_count_reg_11145[0]_i_3_n_0
    SLICE_X82Y2          LUT2 (Prop_lut2_I1_O)        0.124     5.108 r  design_1_i/yolo_conv_top_0/inst/select_ln49_4_reg_11247[6]_i_2/O
                         net (fo=60, routed)          0.783     5.890    design_1_i/yolo_conv_top_0/inst/select_ln49_4_reg_11247[6]_i_2_n_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.014 r  design_1_i/yolo_conv_top_0/inst/select_ln46_reg_11204[4]_i_2/O
                         net (fo=6, routed)           0.447     6.462    design_1_i/yolo_conv_top_0/inst/select_ln46_reg_11204[4]_i_2_n_0
    SLICE_X84Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.586 f  design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_2/O
                         net (fo=1, routed)           0.930     7.516    design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_2_n_0
    SLICE_X83Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_1/O
                         net (fo=3, routed)           0.743     8.383    design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_fu_2425_p2
    SLICE_X76Y3          LUT4 (Prop_lut4_I1_O)        0.124     8.507 r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117[15]_i_5/O
                         net (fo=3, routed)           0.860     9.367    design_1_i/yolo_conv_top_0/inst/empty_32_reg_112540
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117[15]_i_1/O
                         net (fo=32, routed)          1.526    11.017    design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_11020
    SLICE_X42Y27         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.481    12.660    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X42Y27         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117_reg[0]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    12.111    design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117_reg[0]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 1.324ns (16.573%)  route 6.665ns (83.427%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.734     3.028    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X72Y6          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y6          FDRE (Prop_fdre_C_Q)         0.456     3.484 f  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=15, routed)          0.639     4.123    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1
    SLICE_X79Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  design_1_i/yolo_conv_top_0/inst/conv_count_reg_11145[0]_i_3/O
                         net (fo=99, routed)          0.736     4.984    design_1_i/yolo_conv_top_0/inst/conv_count_reg_11145[0]_i_3_n_0
    SLICE_X82Y2          LUT2 (Prop_lut2_I1_O)        0.124     5.108 r  design_1_i/yolo_conv_top_0/inst/select_ln49_4_reg_11247[6]_i_2/O
                         net (fo=60, routed)          0.783     5.890    design_1_i/yolo_conv_top_0/inst/select_ln49_4_reg_11247[6]_i_2_n_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.014 r  design_1_i/yolo_conv_top_0/inst/select_ln46_reg_11204[4]_i_2/O
                         net (fo=6, routed)           0.447     6.462    design_1_i/yolo_conv_top_0/inst/select_ln46_reg_11204[4]_i_2_n_0
    SLICE_X84Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.586 f  design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_2/O
                         net (fo=1, routed)           0.930     7.516    design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_2_n_0
    SLICE_X83Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_1/O
                         net (fo=3, routed)           0.743     8.383    design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_fu_2425_p2
    SLICE_X76Y3          LUT4 (Prop_lut4_I1_O)        0.124     8.507 r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117[15]_i_5/O
                         net (fo=3, routed)           0.860     9.367    design_1_i/yolo_conv_top_0/inst/empty_32_reg_112540
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117[15]_i_1/O
                         net (fo=32, routed)          1.526    11.017    design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_11020
    SLICE_X42Y27         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.481    12.660    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X42Y27         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117_reg[1]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    12.111    design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117_reg[1]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.589ns (19.528%)  route 6.548ns (80.472%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.654     2.948    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X50Y10         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     3.426 f  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=89, routed)          1.151     4.577    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1212/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/Q[3]
    SLICE_X54Y12         LUT4 (Prop_lut4_I0_O)        0.295     4.872 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1212/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg_i_9__1/O
                         net (fo=63, routed)          0.930     5.801    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_2
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.925 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_23__0/O
                         net (fo=2, routed)           0.736     6.661    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_23__0_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I1_O)        0.124     6.785 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_6/O
                         net (fo=20, routed)          1.514     8.299    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_6_n_0
    SLICE_X16Y13         LUT5 (Prop_lut5_I2_O)        0.116     8.415 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_i_15/O
                         net (fo=9, routed)           0.663     9.078    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_i_15_n_0
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.328     9.406 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_28/O
                         net (fo=8, routed)           0.537     9.943    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_28_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.067 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_i_1__0/O
                         net (fo=1, routed)           1.018    11.085    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/kernel_weight_fp_address4[8]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.611    12.790    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg/CLKARDCLK
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.199    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 1.589ns (19.589%)  route 6.523ns (80.411%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.654     2.948    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X50Y10         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     3.426 f  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=89, routed)          1.151     4.577    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1212/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/Q[3]
    SLICE_X54Y12         LUT4 (Prop_lut4_I0_O)        0.295     4.872 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1212/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg_i_9__1/O
                         net (fo=63, routed)          0.930     5.801    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_2
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.925 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_23__0/O
                         net (fo=2, routed)           0.736     6.661    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_23__0_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I1_O)        0.124     6.785 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_6/O
                         net (fo=20, routed)          1.514     8.299    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_6_n_0
    SLICE_X16Y13         LUT5 (Prop_lut5_I2_O)        0.116     8.415 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_i_15/O
                         net (fo=9, routed)           0.663     9.078    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_i_15_n_0
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.328     9.406 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_28/O
                         net (fo=8, routed)           0.660    10.066    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_28_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I1_O)        0.124    10.190 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg_i_10__0/O
                         net (fo=1, routed)           0.870    11.060    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/kernel_weight_fp_address3[7]
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.616    12.795    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/ap_clk
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg/CLKBWRCLK
                         clock pessimism              0.129    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    12.204    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/icmp_ln46_reg_11165_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/outStream_V_last_V_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 1.580ns (19.269%)  route 6.620ns (80.731%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.735     3.029    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X79Y3          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/icmp_ln46_reg_11165_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y3          FDRE (Prop_fdre_C_Q)         0.456     3.485 f  design_1_i/yolo_conv_top_0/inst/icmp_ln46_reg_11165_reg[0]/Q
                         net (fo=126, routed)         1.266     4.751    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/ram_reg
    SLICE_X59Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.875 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/icmp_ln81_reg_11307_pp0_iter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.629     5.504    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/icmp_ln81_reg_11307_pp0_iter1_reg[0]_i_2_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.628 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/icmp_ln81_reg_11307_pp0_iter1_reg[0]_i_1/O
                         net (fo=45, routed)          1.662     7.290    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/icmp_ln81_reg_11307_pp0_iter1_reg0
    SLICE_X46Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.440 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/phi_ln114_5_reg_559[0]_i_3/O
                         net (fo=8, routed)           0.790     8.229    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/grp_out_stream_merge_fu_1228_ap_ce
    SLICE_X37Y27         LUT5 (Prop_lut5_I0_O)        0.328     8.557 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/ap_CS_fsm[3]_i_3/O
                         net (fo=5, routed)           0.190     8.747    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/ap_block_pp0_stage3_subdone
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.871 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/outStream_V_dest_V_1_state[0]_i_3/O
                         net (fo=1, routed)           0.721     9.592    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/outStream_V_dest_V_1_state[0]_i_3_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.716 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/outStream_V_dest_V_1_state[0]_i_2/O
                         net (fo=16, routed)          0.816    10.532    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/outStream_V_data_1_vld_in
    SLICE_X43Y27         LUT4 (Prop_lut4_I2_O)        0.150    10.682 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228/outStream_V_last_V_1_state[1]_i_1/O
                         net (fo=1, routed)           0.547    11.229    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_1228_n_120
    SLICE_X44Y28         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/outStream_V_last_V_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.482    12.661    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X44Y28         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/outStream_V_last_V_1_state_reg[1]/C
                         clock pessimism              0.129    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)       -0.263    12.373    design_1_i/yolo_conv_top_0/inst/outStream_V_last_V_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 1.589ns (19.627%)  route 6.507ns (80.373%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.654     2.948    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X50Y10         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     3.426 f  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=89, routed)          1.151     4.577    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1212/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/Q[3]
    SLICE_X54Y12         LUT4 (Prop_lut4_I0_O)        0.295     4.872 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1212/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg_i_9__1/O
                         net (fo=63, routed)          0.930     5.801    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_2
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.925 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_23__0/O
                         net (fo=2, routed)           0.736     6.661    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_23__0_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I1_O)        0.124     6.785 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_6/O
                         net (fo=20, routed)          1.514     8.299    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_6_n_0
    SLICE_X16Y13         LUT5 (Prop_lut5_I2_O)        0.116     8.415 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_i_15/O
                         net (fo=9, routed)           0.663     9.078    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_i_15_n_0
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.328     9.406 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_28/O
                         net (fo=8, routed)           0.778    10.184    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_28_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I1_O)        0.124    10.308 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg_i_2__0/O
                         net (fo=1, routed)           0.736    11.044    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/kernel_weight_fp_address2[7]
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.613    12.792    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/ap_clk
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg/CLKARDCLK
                         clock pessimism              0.129    12.921    
                         clock uncertainty           -0.154    12.767    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.201    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_1102_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 1.324ns (16.512%)  route 6.694ns (83.488%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.734     3.028    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X72Y6          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y6          FDRE (Prop_fdre_C_Q)         0.456     3.484 f  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=15, routed)          0.639     4.123    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1
    SLICE_X79Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  design_1_i/yolo_conv_top_0/inst/conv_count_reg_11145[0]_i_3/O
                         net (fo=99, routed)          0.736     4.984    design_1_i/yolo_conv_top_0/inst/conv_count_reg_11145[0]_i_3_n_0
    SLICE_X82Y2          LUT2 (Prop_lut2_I1_O)        0.124     5.108 r  design_1_i/yolo_conv_top_0/inst/select_ln49_4_reg_11247[6]_i_2/O
                         net (fo=60, routed)          0.783     5.890    design_1_i/yolo_conv_top_0/inst/select_ln49_4_reg_11247[6]_i_2_n_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.014 r  design_1_i/yolo_conv_top_0/inst/select_ln46_reg_11204[4]_i_2/O
                         net (fo=6, routed)           0.447     6.462    design_1_i/yolo_conv_top_0/inst/select_ln46_reg_11204[4]_i_2_n_0
    SLICE_X84Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.586 f  design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_2/O
                         net (fo=1, routed)           0.930     7.516    design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_2_n_0
    SLICE_X83Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_1/O
                         net (fo=3, routed)           0.743     8.383    design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_fu_2425_p2
    SLICE_X76Y3          LUT4 (Prop_lut4_I1_O)        0.124     8.507 r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117[15]_i_5/O
                         net (fo=3, routed)           0.860     9.367    design_1_i/yolo_conv_top_0/inst/empty_32_reg_112540
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117[15]_i_1/O
                         net (fo=32, routed)          1.556    11.046    design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_11020
    SLICE_X39Y22         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_1102_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.481    12.660    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X39Y22         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_1102_reg[14]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y22         FDRE (Setup_fdre_C_R)       -0.429    12.206    design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_1102_reg[14]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_1102_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 1.324ns (16.512%)  route 6.694ns (83.488%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.734     3.028    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X72Y6          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y6          FDRE (Prop_fdre_C_Q)         0.456     3.484 f  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=15, routed)          0.639     4.123    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp0_iter1
    SLICE_X79Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  design_1_i/yolo_conv_top_0/inst/conv_count_reg_11145[0]_i_3/O
                         net (fo=99, routed)          0.736     4.984    design_1_i/yolo_conv_top_0/inst/conv_count_reg_11145[0]_i_3_n_0
    SLICE_X82Y2          LUT2 (Prop_lut2_I1_O)        0.124     5.108 r  design_1_i/yolo_conv_top_0/inst/select_ln49_4_reg_11247[6]_i_2/O
                         net (fo=60, routed)          0.783     5.890    design_1_i/yolo_conv_top_0/inst/select_ln49_4_reg_11247[6]_i_2_n_0
    SLICE_X82Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.014 r  design_1_i/yolo_conv_top_0/inst/select_ln46_reg_11204[4]_i_2/O
                         net (fo=6, routed)           0.447     6.462    design_1_i/yolo_conv_top_0/inst/select_ln46_reg_11204[4]_i_2_n_0
    SLICE_X84Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.586 f  design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_2/O
                         net (fo=1, routed)           0.930     7.516    design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_2_n_0
    SLICE_X83Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_reg_11187[0]_i_1/O
                         net (fo=3, routed)           0.743     8.383    design_1_i/yolo_conv_top_0/inst/icmp_ln62_1_fu_2425_p2
    SLICE_X76Y3          LUT4 (Prop_lut4_I1_O)        0.124     8.507 r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117[15]_i_5/O
                         net (fo=3, routed)           0.860     9.367    design_1_i/yolo_conv_top_0/inst/empty_32_reg_112540
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_0_reg_1117[15]_i_1/O
                         net (fo=32, routed)          1.556    11.046    design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_11020
    SLICE_X39Y22         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_1102_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.481    12.660    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X39Y22         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_1102_reg[15]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y22         FDRE (Setup_fdre_C_R)       -0.429    12.206    design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp0_iter0_p_017_reg_1102_reg[15]
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.589ns (19.647%)  route 6.499ns (80.353%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.654     2.948    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X50Y10         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     3.426 f  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=89, routed)          1.151     4.577    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1212/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/Q[3]
    SLICE_X54Y12         LUT4 (Prop_lut4_I0_O)        0.295     4.872 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1212/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q8_reg_i_9__1/O
                         net (fo=63, routed)          0.930     5.801    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_2
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.925 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_23__0/O
                         net (fo=2, routed)           0.736     6.661    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_23__0_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I1_O)        0.124     6.785 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_6/O
                         net (fo=20, routed)          1.514     8.299    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_6_n_0
    SLICE_X16Y13         LUT5 (Prop_lut5_I2_O)        0.116     8.415 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_i_15/O
                         net (fo=9, routed)           0.663     9.078    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q4_reg_i_15_n_0
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.328     9.406 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_28/O
                         net (fo=8, routed)           0.791    10.197    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q0_reg_i_28_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.124    10.321 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg_i_9__0/O
                         net (fo=1, routed)           0.715    11.036    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/kernel_weight_fp_address3[8]
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       1.616    12.795    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/ap_clk
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg/CLKBWRCLK
                         clock pessimism              0.129    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.204    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/kernel_weight_fp_U/window_macc_kernel_weight_fp_rom_U/q2_reg
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  1.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.446%)  route 0.188ns (59.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.551     0.887    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X52Y59         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/Q
                         net (fo=2, routed)           0.188     1.203    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[44]
    SLICE_X44Y58         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.823     1.189    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X44Y58         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X44Y58         FDRE (Hold_fdre_C_D)         0.017     1.171    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][1]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.570     0.906    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y70         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.265    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.837     1.203    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X66Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.229    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.570     0.906    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y70         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.265    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.837     1.203    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X66Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.229    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.570     0.906    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y70         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.265    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.837     1.203    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X66Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.229    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.570     0.906    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y70         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.265    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.837     1.203    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X66Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.229    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.570     0.906    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y70         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.265    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.837     1.203    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X66Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.229    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.570     0.906    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y70         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.265    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.837     1.203    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X66Y70         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X66Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.229    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.570     0.906    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y70         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.265    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X66Y70         RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.837     1.203    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X66Y70         RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X66Y70         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.229    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.570     0.906    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y70         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.265    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X66Y70         RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.837     1.203    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X66Y70         RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X66Y70         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.229    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.567     0.903    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X55Y79         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[4]/Q
                         net (fo=1, routed)           0.118     1.162    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X58Y79         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15576, routed)       0.836     1.202    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X58Y79         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/CLK
                         clock pessimism             -0.264     0.938    
    SLICE_X58Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y12   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y5    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1164/yolo_conv_top_mul_mul_14s_16s_30_1_1_U11/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y9    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1164/yolo_conv_top_mul_mul_14s_16s_30_1_1_U16/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y9    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1196/yolo_conv_top_mul_mul_14s_16s_30_1_1_U13/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y1    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1196/yolo_conv_top_mul_mul_14s_16s_30_1_1_U18/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y14   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1212/yolo_conv_top_mul_mul_14s_16s_30_1_1_U14/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y11   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1148/yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y6    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1180/yolo_conv_top_mul_mul_14s_16s_30_1_1_U12/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y2    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1180/yolo_conv_top_mul_mul_14s_16s_30_1_1_U17/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y10   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_1132/yolo_conv_top_mul_mul_14s_16s_30_1_1_U15/yolo_conv_top_mul_mul_14s_16s_30_1_1_DSP48_0_U/p/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y67  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y54  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y54  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



