/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 256 240)
	(text "vga_io" (rect 5 0 43 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 207 28 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "pixel_clk" (rect 0 0 50 15)(font "Intel Clear" (font_size 8)))
		(text "pixel_clk" (rect 21 27 71 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "pixel_clk_delayed" (rect 0 0 102 15)(font "Intel Clear" (font_size 8)))
		(text "pixel_clk_delayed" (rect 21 43 123 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "clk0" (rect 0 0 25 15)(font "Intel Clear" (font_size 8)))
		(text "clk0" (rect 21 59 46 74)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "io_clk" (rect 0 0 34 15)(font "Intel Clear" (font_size 8)))
		(text "io_clk" (rect 21 75 55 90)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "io_we" (rect 0 0 34 15)(font "Intel Clear" (font_size 8)))
		(text "io_we" (rect 21 91 55 106)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "io_addr[7..0]" (rect 0 0 73 15)(font "Intel Clear" (font_size 8)))
		(text "io_addr[7..0]" (rect 21 107 94 122)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "io_data[15..0]" (rect 0 0 79 15)(font "Intel Clear" (font_size 8)))
		(text "io_data[15..0]" (rect 21 123 100 138)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 240 32)
		(output)
		(text "VGA_SYNC_H" (rect 0 0 79 15)(font "Intel Clear" (font_size 8)))
		(text "VGA_SYNC_H" (rect 140 27 219 42)(font "Intel Clear" (font_size 8)))
		(line (pt 240 32)(pt 224 32))
	)
	(port
		(pt 240 48)
		(output)
		(text "VGA_SYNC_V" (rect 0 0 79 15)(font "Intel Clear" (font_size 8)))
		(text "VGA_SYNC_V" (rect 140 43 219 58)(font "Intel Clear" (font_size 8)))
		(line (pt 240 48)(pt 224 48))
	)
	(port
		(pt 240 64)
		(output)
		(text "VGA_COL_R[2]" (rect 0 0 86 15)(font "Intel Clear" (font_size 8)))
		(text "VGA_COL_R[2]" (rect 133 59 219 74)(font "Intel Clear" (font_size 8)))
		(line (pt 240 64)(pt 224 64))
	)
	(port
		(pt 240 80)
		(output)
		(text "VGA_COL_R[1]" (rect 0 0 86 15)(font "Intel Clear" (font_size 8)))
		(text "VGA_COL_R[1]" (rect 133 75 219 90)(font "Intel Clear" (font_size 8)))
		(line (pt 240 80)(pt 224 80))
	)
	(port
		(pt 240 96)
		(output)
		(text "VGA_COL_R[0]" (rect 0 0 86 15)(font "Intel Clear" (font_size 8)))
		(text "VGA_COL_R[0]" (rect 133 91 219 106)(font "Intel Clear" (font_size 8)))
		(line (pt 240 96)(pt 224 96))
	)
	(port
		(pt 240 112)
		(output)
		(text "VGA_COL_G[2]" (rect 0 0 87 15)(font "Intel Clear" (font_size 8)))
		(text "VGA_COL_G[2]" (rect 132 107 219 122)(font "Intel Clear" (font_size 8)))
		(line (pt 240 112)(pt 224 112))
	)
	(port
		(pt 240 128)
		(output)
		(text "VGA_COL_G[1]" (rect 0 0 87 15)(font "Intel Clear" (font_size 8)))
		(text "VGA_COL_G[1]" (rect 132 123 219 138)(font "Intel Clear" (font_size 8)))
		(line (pt 240 128)(pt 224 128))
	)
	(port
		(pt 240 144)
		(output)
		(text "VGA_COL_G[0]" (rect 0 0 87 15)(font "Intel Clear" (font_size 8)))
		(text "VGA_COL_G[0]" (rect 132 139 219 154)(font "Intel Clear" (font_size 8)))
		(line (pt 240 144)(pt 224 144))
	)
	(port
		(pt 240 160)
		(output)
		(text "VGA_COL_B[1]" (rect 0 0 86 15)(font "Intel Clear" (font_size 8)))
		(text "VGA_COL_B[1]" (rect 133 155 219 170)(font "Intel Clear" (font_size 8)))
		(line (pt 240 160)(pt 224 160))
	)
	(port
		(pt 240 176)
		(output)
		(text "VGA_COL_B[0]" (rect 0 0 86 15)(font "Intel Clear" (font_size 8)))
		(text "VGA_COL_B[0]" (rect 133 171 219 186)(font "Intel Clear" (font_size 8)))
		(line (pt 240 176)(pt 224 176))
	)
	(port
		(pt 240 192)
		(output)
		(text "io_out[15..0]" (rect 0 0 73 15)(font "Intel Clear" (font_size 8)))
		(text "io_out[15..0]" (rect 146 187 219 202)(font "Intel Clear" (font_size 8)))
		(line (pt 240 192)(pt 224 192)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 224 208))
	)
)
