0.6
2018.2
Jun 14 2018
20:41:02
D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Vivado Lab projects/2. bcd_seven_seg/bcd_seven_seg.srcs/sources_1/new/bcd_seven_seg.v,1739388948,verilog,,,,hex_decoder;top_module,,,,,,,,
