Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : i2c_master_top
Version: T-2022.03-SP1
Date   : Fri Nov  1 10:59:10 2024
****************************************

Operating Conditions: tt0p8v25c   Library: saed14rvt_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: wb_adr_i[1]
              (input port clocked by master_clk)
  Endpoint: ctr_reg[0] (rising edge-triggered flip-flop clocked by master_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed14rvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock master_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.50       1.00 r
  wb_adr_i[1] (in)                                        0.00       1.00 r
  U212/X (SAEDRVT14_INV_1)                                0.02       1.02 f
  U211/X (SAEDRVT14_OR3_1)                                0.03       1.05 f
  U168/X (SAEDRVT14_OAI21_1)                              0.04       1.09 r
  U169/X (SAEDRVT14_ND2_CDC_1)                            0.04       1.13 f
  U170/X (SAEDRVT14_OAI22_1)                              0.03       1.16 r
  ctr_reg[0]/D (SAEDRVT14_FDPRBQ_V2_1)                    0.01       1.17 r
  data arrival time                                                  1.17

  clock master_clk (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.50       2.50
  clock uncertainty                                      -0.10       2.40
  ctr_reg[0]/CK (SAEDRVT14_FDPRBQ_V2_1)                   0.00       2.40 r
  library setup time                                     -0.01       2.39
  data required time                                                 2.39
  --------------------------------------------------------------------------
  data required time                                                 2.39
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: byte_controller/bit_controller/scl_oen_reg
              (rising edge-triggered flip-flop clocked by master_clk)
  Endpoint: scl_padoen_o
            (output port clocked by master_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed14rvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock master_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  byte_controller/bit_controller/scl_oen_reg/CK (SAEDRVT14_FDPSBQ_1)
                                                          0.00       0.50 r
  byte_controller/bit_controller/scl_oen_reg/Q (SAEDRVT14_FDPSBQ_1)
                                                          0.02       0.52 f
  byte_controller/bit_controller/scl_oen (i2c_master_bit_ctrl)
                                                          0.00       0.52 f
  byte_controller/scl_oen (i2c_master_byte_ctrl)          0.00       0.52 f
  scl_padoen_o (out)                                      0.00       0.52 f
  data arrival time                                                  0.52

  clock master_clk (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.50       2.50
  clock uncertainty                                      -0.10       2.40
  output external delay                                  -0.50       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by master_clk)
  Endpoint: byte_controller/bit_controller/cnt_reg[15]
            (rising edge-triggered flip-flop clocked by master_clk)
  Path Group: master_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed14rvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock master_clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  byte_controller/bit_controller/cnt_reg[0]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.50 r
  byte_controller/bit_controller/cnt_reg[0]/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.02       0.52 f
  byte_controller/bit_controller/sub_226/A[0] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       0.52 f
  byte_controller/bit_controller/sub_226/U35/X (SAEDRVT14_NR2_1)
                                                          0.02       0.54 r
  byte_controller/bit_controller/sub_226/U34/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.56 f
  byte_controller/bit_controller/sub_226/U33/X (SAEDRVT14_NR2_1)
                                                          0.02       0.58 r
  byte_controller/bit_controller/sub_226/U32/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.60 f
  byte_controller/bit_controller/sub_226/U31/X (SAEDRVT14_NR2_1)
                                                          0.02       0.62 r
  byte_controller/bit_controller/sub_226/U30/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.64 f
  byte_controller/bit_controller/sub_226/U29/X (SAEDRVT14_NR2_1)
                                                          0.02       0.66 r
  byte_controller/bit_controller/sub_226/U28/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.68 f
  byte_controller/bit_controller/sub_226/U27/X (SAEDRVT14_NR2_1)
                                                          0.02       0.69 r
  byte_controller/bit_controller/sub_226/U26/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.72 f
  byte_controller/bit_controller/sub_226/U24/X (SAEDRVT14_NR2_1)
                                                          0.02       0.73 r
  byte_controller/bit_controller/sub_226/U22/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.75 f
  byte_controller/bit_controller/sub_226/U20/X (SAEDRVT14_NR2_1)
                                                          0.02       0.77 r
  byte_controller/bit_controller/sub_226/U17/X (SAEDRVT14_AN2B_MM_1)
                                                          0.02       0.79 r
  byte_controller/bit_controller/sub_226/U16/X (SAEDRVT14_EO2_1)
                                                          0.02       0.81 f
  byte_controller/bit_controller/sub_226/SUM[15] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       0.81 f
  byte_controller/bit_controller/U53/X (SAEDRVT14_AO221_1)
                                                          0.03       0.84 f
  byte_controller/bit_controller/cnt_reg[15]/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.01       0.84 f
  data arrival time                                                  0.84

  clock master_clk (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.50       2.50
  clock uncertainty                                      -0.10       2.40
  byte_controller/bit_controller/cnt_reg[15]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       2.40 r
  library setup time                                     -0.02       2.38
  data required time                                                 2.38
  --------------------------------------------------------------------------
  data required time                                                 2.38
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


1
