<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="mem_write_top_rfi_C" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="w" src_name="raw_data_im_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="raw_data_im_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="raw_data_im_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="2" access_type="w" src_name="raw_data_real_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="raw_data_real_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="raw_data_real_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="mad_R_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="mad_R_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="mad_R_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="6" access_type="w" src_name="raw_data_real_1_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="raw_data_real_1_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="raw_data_real_1_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="8" access_type="w" src_name="std_R_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
      <arg id="9" access_type="r" src_name="std_R_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="std_R_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="10" access_type="w" src_name="raw_data_im_1_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76"/>
        </hw>
      </arg>
      <arg id="11" access_type="r" src_name="raw_data_im_1_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="raw_data_im_1_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="12" access_type="w" src_name="mad_I_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88"/>
        </hw>
      </arg>
      <arg id="13" access_type="r" src_name="mad_I_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="mad_I_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="14" access_type="w" src_name="std_I_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100"/>
        </hw>
      </arg>
      <arg id="15" access_type="r" src_name="std_I_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="std_I_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="16" access_type="w" src_name="filtered_im_0_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112"/>
        </hw>
      </arg>
      <arg id="17" access_type="r" src_name="filtered_im_0_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="filtered_im_0_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="18" access_type="w" src_name="filtered_real_0_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124"/>
        </hw>
      </arg>
      <arg id="19" access_type="r" src_name="filtered_real_0_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="filtered_real_0_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="20" access_type="w" src_name="filtered_im_1_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136"/>
        </hw>
      </arg>
      <arg id="21" access_type="r" src_name="filtered_im_1_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="filtered_im_1_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="22" access_type="w" src_name="filtered_real_1_o_mem" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148"/>
        </hw>
      </arg>
      <arg id="23" access_type="r" src_name="filtered_real_1_o_stream" src_type="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="filtered_real_1_o_stream" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
