

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_332_1'
================================================================
* Date:           Fri Dec  9 11:05:13 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.262 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max    | min |  max |   Type   |
    +---------+---------+----------+-----------+-----+------+----------+
    |       34|     3555|  0.170 us|  17.775 us|   21|  1967|  dataflow|
    +---------+---------+----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+-----------+----------+-----+------+---------+
        |               |            |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min    |    max   | min |  max |   Type  |
        +---------------+------------+---------+---------+-----------+----------+-----+------+---------+
        |buffer_U0      |buffer_r    |       20|     1588|   0.100 us|  7.940 us|   20|  1588|       no|
        |entry_proc_U0  |entry_proc  |        0|        0|       0 ns|      0 ns|    0|     0|       no|
        |write_U0       |write_r     |       13|     1966|  65.000 ns|  9.830 us|   13|  1966|       no|
        +---------------+------------+---------+---------+-----------+----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|     495|     335|    -|
|Instance         |        -|     1|    2011|    3059|    -|
|Memory           |       32|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       32|     1|    2512|    3480|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+----+------+------+-----+
    |    Instance   |   Module   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------+------------+---------+----+------+------+-----+
    |buffer_U0      |buffer_r    |        0|   1|   575|   888|    0|
    |entry_proc_U0  |entry_proc  |        0|   0|     2|    38|    0|
    |write_U0       |write_r     |        0|   0|  1434|  2133|    0|
    +---------------+------------+---------+----+------+------+-----+
    |Total          |            |        0|   1|  2011|  3059|    0|
    +---------------+------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                          Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buffer1_U    |dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   16|     1|       131072|
    |buffer1_1_U  |dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   16|     1|       131072|
    +-------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                         |       32|  0|   0|    0| 16384|   32|     2|       262144|
    +-------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |              Name              | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |actp_reg_pool_size_c_channel_U  |        0|  99|   0|    -|     2|    8|       16|
    |ctrl1_reg_ls_c_channel_U        |        0|  99|   0|    -|     2|    8|       16|
    |layer2_reg_ifs_c_U              |        0|  99|   0|    -|     3|   16|       48|
    |out1_c_U                        |        0|  99|   0|    -|     3|   64|      192|
    |out2_c_U                        |        0|  99|   0|    -|     3|   64|      192|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                           |        0| 495|   0|    0|    13|  160|      464|
    +--------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_actp_reg_pool_size_c_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buffer1                             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buffer1_1                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_ctrl1_reg_ls_c_channel              |       and|   0|  0|   2|           1|           1|
    |ap_idle                                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                       |       and|   0|  0|   2|           1|           1|
    |buffer_U0_ap_continue                               |       and|   0|  0|   2|           1|           1|
    |buffer_U0_ap_start                                  |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                              |       and|   0|  0|   2|           1|           1|
    |write_U0_ap_start                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_buffer_U0_ap_ready                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_actp_reg_pool_size_c_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buffer1                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buffer1_1                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_ctrl1_reg_ls_c_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                      |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                               |          |   0|  0|  32|          16|          16|
    +----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_buffer_U0_ap_ready                          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_actp_reg_pool_size_c_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buffer1                       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buffer1_1                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ctrl1_reg_ls_c_channel        |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                      |   9|          2|    1|          2|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   |  54|         12|    6|         12|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_buffer_U0_ap_ready                          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_actp_reg_pool_size_c_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buffer1                       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buffer1_1                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ctrl1_reg_ls_c_channel        |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                      |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  6|   0|    6|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_332_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_332_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_332_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_332_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_332_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_332_1|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_332_1|  return value|
|out_st_dout                |   in|   64|     ap_fifo|                             out_st|       pointer|
|out_st_empty_n             |   in|    1|     ap_fifo|                             out_st|       pointer|
|out_st_read                |  out|    1|     ap_fifo|                             out_st|       pointer|
|ctrl1_reg_ls               |   in|    8|     ap_none|                       ctrl1_reg_ls|        scalar|
|ctrl1_reg_ls_ap_vld        |   in|    1|     ap_none|                       ctrl1_reg_ls|        scalar|
|ctrl2_reg_pn               |   in|    8|     ap_none|                       ctrl2_reg_pn|        scalar|
|ctrl2_reg_pn_ap_vld        |   in|    1|     ap_none|                       ctrl2_reg_pn|        scalar|
|actp_reg_pool_size         |   in|    8|     ap_none|                 actp_reg_pool_size|        scalar|
|actp_reg_pool_size_ap_vld  |   in|    1|     ap_none|                 actp_reg_pool_size|        scalar|
|m_axi_gmem_AWVALID         |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREADY         |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWADDR          |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWID            |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLEN           |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWSIZE          |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWBURST         |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLOCK          |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWCACHE         |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWPROT          |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWQOS           |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREGION        |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWUSER          |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WVALID          |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WREADY          |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WDATA           |  out|  128|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WSTRB           |  out|   16|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WLAST           |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WID             |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WUSER           |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARVALID         |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREADY         |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARADDR          |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARID            |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLEN           |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARSIZE          |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARBURST         |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLOCK          |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARCACHE         |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARPROT          |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARQOS           |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREGION        |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARUSER          |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RVALID          |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RREADY          |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RDATA           |   in|  128|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RLAST           |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RID             |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RFIFONUM        |   in|    9|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RUSER           |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RRESP           |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BVALID          |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BREADY          |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BRESP           |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BID             |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BUSER           |   in|    1|       m_axi|                               gmem|       pointer|
|out1                       |   in|   64|     ap_none|                               out1|        scalar|
|out1_ap_vld                |   in|    1|     ap_none|                               out1|        scalar|
|out2                       |   in|   64|     ap_none|                               out2|        scalar|
|out2_ap_vld                |   in|    1|     ap_none|                               out2|        scalar|
|layer2_reg_ifs             |   in|   16|     ap_none|                     layer2_reg_ifs|        scalar|
|layer2_reg_ifs_ap_vld      |   in|    1|     ap_none|                     layer2_reg_ifs|        scalar|
+---------------------------+-----+-----+------------+-----------------------------------+--------------+

