Protel Design System Design Rule Check
PCB File : D:\Altium Circuit\Extensometer\Extenso_V1.PcbDoc
Date     : 11/19/2024
Time     : 7:27:03 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.178mm) (Max=0.889mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (119.126mm,105.135mm) on Top Overlay And Pad SW5-2(119.126mm,107.696mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Arc (119.126mm,113.263mm) on Top Overlay And Pad SW4-1(119.126mm,110.744mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (119.126mm,113.263mm) on Top Overlay And Pad SW4-2(119.126mm,115.824mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (119.126mm,97.176mm) on Top Overlay And Pad SW3-1(119.126mm,99.695mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Arc (119.126mm,97.176mm) on Top Overlay And Pad SW3-2(119.126mm,94.615mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Bottom Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Bottom Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Bottom Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Bottom Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Bottom Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Bottom Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Bottom Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Bottom Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Top Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Top Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Top Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Top Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Top Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Top Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Top Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.507mm,123.698mm) on Top Overlay And Pad Free-16(119.507mm,123.698mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Bottom Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Bottom Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Bottom Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Bottom Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Bottom Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Bottom Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Bottom Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Bottom Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Top Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Top Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Top Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Top Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Top Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Top Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Top Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (119.634mm,32.385mm) on Top Overlay And Pad Free-16(119.634mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Bottom Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Bottom Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Bottom Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Bottom Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Bottom Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Bottom Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Bottom Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Bottom Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Top Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Top Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Top Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Top Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Top Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Top Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Top Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (28.67mm,32.385mm) on Top Overlay And Pad Free-16(28.67mm,32.385mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Arc (29.591mm,74.147mm) on Top Overlay And Pad SW1-1(29.591mm,71.628mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (29.591mm,74.147mm) on Top Overlay And Pad SW1-2(29.591mm,76.708mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (33.401mm,103.886mm) on Top Overlay And Pad C9-1(36.957mm,103.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (33.401mm,103.886mm) on Top Overlay And Pad C9-2(29.591mm,103.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Arc (60.02mm,116.002mm) on Bottom Overlay And Pad Q2-1(59.075mm,116.017mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Bottom Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Bottom Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Bottom Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Bottom Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Bottom Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Bottom Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Bottom Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Bottom Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Top Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Top Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Top Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Top Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Top Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Top Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Top Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (61.087mm,122.224mm) on Top Overlay And Pad Free-16(61.087mm,122.224mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad 0630-1(45.148mm,108.458mm) on Top Layer And Track (47.154mm,108.557mm)(48.652mm,108.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad 2-2(116.154mm,71.074mm) on Top Layer And Track (114.681mm,69.875mm)(117.627mm,69.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad 2-2(116.154mm,71.074mm) on Top Layer And Track (114.681mm,72.263mm)(117.627mm,72.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad 4-2(111.044mm,49.606mm) on Top Layer And Text "JDC2" (112.065mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad 4-2(111.044mm,49.606mm) on Top Layer And Track (109.855mm,48.133mm)(109.855mm,51.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad 4-2(111.044mm,49.606mm) on Top Layer And Track (112.243mm,48.133mm)(112.243mm,51.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C10-1(29.591mm,74.168mm) on Bottom Layer And Track (26.67mm,73.304mm)(30.226mm,73.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C10-1(29.591mm,74.168mm) on Bottom Layer And Track (26.67mm,75.006mm)(30.226mm,75.006mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C10-1(29.591mm,74.168mm) on Bottom Layer And Track (28.016mm,73.533mm)(28.88mm,73.533mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C10-1(29.591mm,74.168mm) on Bottom Layer And Track (28.016mm,74.803mm)(28.88mm,74.803mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C10-1(29.591mm,74.168mm) on Bottom Layer And Track (30.226mm,73.304mm)(30.226mm,75.006mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C10-2(27.305mm,74.168mm) on Bottom Layer And Track (26.67mm,73.304mm)(26.67mm,75.006mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C10-2(27.305mm,74.168mm) on Bottom Layer And Track (26.67mm,73.304mm)(30.226mm,73.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C10-2(27.305mm,74.168mm) on Bottom Layer And Track (26.67mm,75.006mm)(30.226mm,75.006mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C10-2(27.305mm,74.168mm) on Bottom Layer And Track (28.016mm,73.533mm)(28.88mm,73.533mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C10-2(27.305mm,74.168mm) on Bottom Layer And Track (28.016mm,74.803mm)(28.88mm,74.803mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-1(68.834mm,56.515mm) on Top Layer And Track (65.913mm,55.677mm)(69.469mm,55.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-1(68.834mm,56.515mm) on Top Layer And Track (65.913mm,57.379mm)(69.469mm,57.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C1-1(68.834mm,56.515mm) on Top Layer And Track (67.259mm,55.88mm)(68.123mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C1-1(68.834mm,56.515mm) on Top Layer And Track (67.259mm,57.15mm)(68.123mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C1-1(68.834mm,56.515mm) on Top Layer And Track (69.469mm,55.677mm)(69.469mm,57.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C11-2(27.305mm,65.659mm) on Bottom Layer And Track (26.441mm,62.738mm)(26.441mm,66.294mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C11-2(27.305mm,65.659mm) on Bottom Layer And Track (26.441mm,66.294mm)(28.143mm,66.294mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C11-2(27.305mm,65.659mm) on Bottom Layer And Track (26.67mm,64.084mm)(26.67mm,64.948mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C11-2(27.305mm,65.659mm) on Bottom Layer And Track (27.94mm,64.084mm)(27.94mm,64.948mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C11-2(27.305mm,65.659mm) on Bottom Layer And Track (28.143mm,62.738mm)(28.143mm,66.294mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C1-2(66.548mm,56.515mm) on Top Layer And Track (65.913mm,55.677mm)(65.913mm,57.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-2(66.548mm,56.515mm) on Top Layer And Track (65.913mm,55.677mm)(69.469mm,55.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-2(66.548mm,56.515mm) on Top Layer And Track (65.913mm,57.379mm)(69.469mm,57.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C1-2(66.548mm,56.515mm) on Top Layer And Track (67.259mm,55.88mm)(68.123mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C1-2(66.548mm,56.515mm) on Top Layer And Track (67.259mm,57.15mm)(68.123mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C12-1(37.719mm,97.917mm) on Top Layer And Track (34.798mm,97.079mm)(38.354mm,97.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C12-1(37.719mm,97.917mm) on Top Layer And Track (34.798mm,98.781mm)(38.354mm,98.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C12-1(37.719mm,97.917mm) on Top Layer And Track (36.144mm,97.282mm)(37.008mm,97.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C12-1(37.719mm,97.917mm) on Top Layer And Track (36.144mm,98.552mm)(37.008mm,98.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C12-1(37.719mm,97.917mm) on Top Layer And Track (38.354mm,97.079mm)(38.354mm,98.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(35.433mm,97.917mm) on Top Layer And Text "C4" (33.909mm,96.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C12-2(35.433mm,97.917mm) on Top Layer And Track (34.798mm,97.079mm)(34.798mm,98.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C12-2(35.433mm,97.917mm) on Top Layer And Track (34.798mm,97.079mm)(38.354mm,97.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C12-2(35.433mm,97.917mm) on Top Layer And Track (34.798mm,98.781mm)(38.354mm,98.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C12-2(35.433mm,97.917mm) on Top Layer And Track (36.144mm,97.282mm)(37.008mm,97.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C12-2(35.433mm,97.917mm) on Top Layer And Track (36.144mm,98.552mm)(37.008mm,98.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C14-2(121.412mm,105.41mm) on Bottom Layer And Track (120.574mm,104.775mm)(120.574mm,108.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C14-2(121.412mm,105.41mm) on Bottom Layer And Track (120.574mm,104.775mm)(122.276mm,104.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C14-2(121.412mm,105.41mm) on Bottom Layer And Track (120.777mm,106.121mm)(120.777mm,106.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C14-2(121.412mm,105.41mm) on Bottom Layer And Track (122.047mm,106.121mm)(122.047mm,106.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C14-2(121.412mm,105.41mm) on Bottom Layer And Track (122.276mm,104.775mm)(122.276mm,108.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C16-2(91.186mm,67.818mm) on Bottom Layer And Track (90.322mm,64.897mm)(90.322mm,68.453mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C16-2(91.186mm,67.818mm) on Bottom Layer And Track (90.322mm,68.453mm)(92.024mm,68.453mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C16-2(91.186mm,67.818mm) on Bottom Layer And Track (90.551mm,66.243mm)(90.551mm,67.107mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C16-2(91.186mm,67.818mm) on Bottom Layer And Track (91.821mm,66.243mm)(91.821mm,67.107mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C16-2(91.186mm,67.818mm) on Bottom Layer And Track (92.024mm,64.897mm)(92.024mm,68.453mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(109.728mm,79.629mm) on Bottom Layer And Track (108.409mm,78.854mm)(109.059mm,78.854mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(109.728mm,79.629mm) on Bottom Layer And Track (108.409mm,80.404mm)(109.059mm,80.404mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-1(68.834mm,58.928mm) on Top Layer And Track (65.913mm,58.09mm)(69.469mm,58.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C2-1(68.834mm,58.928mm) on Top Layer And Track (65.913mm,59.792mm)(69.469mm,59.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C2-1(68.834mm,58.928mm) on Top Layer And Track (67.259mm,58.293mm)(68.123mm,58.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C2-1(68.834mm,58.928mm) on Top Layer And Track (67.259mm,59.563mm)(68.123mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C2-1(68.834mm,58.928mm) on Top Layer And Track (69.469mm,58.09mm)(69.469mm,59.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-2(66.548mm,58.928mm) on Top Layer And Text "C1" (66.116mm,58.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C2-2(66.548mm,58.928mm) on Top Layer And Track (65.913mm,58.09mm)(65.913mm,59.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-2(66.548mm,58.928mm) on Top Layer And Track (65.913mm,58.09mm)(69.469mm,58.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C2-2(66.548mm,58.928mm) on Top Layer And Track (65.913mm,59.792mm)(69.469mm,59.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C2-2(66.548mm,58.928mm) on Top Layer And Track (67.259mm,58.293mm)(68.123mm,58.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C2-2(66.548mm,58.928mm) on Top Layer And Track (67.259mm,59.563mm)(68.123mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C24-1(78.994mm,48.133mm) on Bottom Layer And Text "C25" (78.943mm,47.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C24-1(78.994mm,48.133mm) on Bottom Layer And Track (76.073mm,47.269mm)(79.629mm,47.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C24-1(78.994mm,48.133mm) on Bottom Layer And Track (76.073mm,48.971mm)(79.629mm,48.971mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C24-1(78.994mm,48.133mm) on Bottom Layer And Track (77.419mm,47.498mm)(78.283mm,47.498mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C24-1(78.994mm,48.133mm) on Bottom Layer And Track (77.419mm,48.768mm)(78.283mm,48.768mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C24-1(78.994mm,48.133mm) on Bottom Layer And Track (79.629mm,47.269mm)(79.629mm,48.971mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C24-2(76.708mm,48.133mm) on Bottom Layer And Text "C25" (78.943mm,47.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C24-2(76.708mm,48.133mm) on Bottom Layer And Track (76.073mm,47.269mm)(76.073mm,48.971mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C24-2(76.708mm,48.133mm) on Bottom Layer And Track (76.073mm,47.269mm)(79.629mm,47.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C24-2(76.708mm,48.133mm) on Bottom Layer And Track (76.073mm,48.971mm)(79.629mm,48.971mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C24-2(76.708mm,48.133mm) on Bottom Layer And Track (77.419mm,47.498mm)(78.283mm,47.498mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C24-2(76.708mm,48.133mm) on Bottom Layer And Track (77.419mm,48.768mm)(78.283mm,48.768mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C25-1(78.994mm,45.974mm) on Bottom Layer And Track (76.073mm,45.11mm)(79.629mm,45.11mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C25-1(78.994mm,45.974mm) on Bottom Layer And Track (76.073mm,46.812mm)(79.629mm,46.812mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C25-1(78.994mm,45.974mm) on Bottom Layer And Track (77.419mm,45.339mm)(78.283mm,45.339mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C25-1(78.994mm,45.974mm) on Bottom Layer And Track (77.419mm,46.609mm)(78.283mm,46.609mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C25-1(78.994mm,45.974mm) on Bottom Layer And Track (79.629mm,45.11mm)(79.629mm,46.812mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C26-1(77.978mm,43.434mm) on Top Layer And Track (77.14mm,42.799mm)(77.14mm,46.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C26-1(77.978mm,43.434mm) on Top Layer And Track (77.14mm,42.799mm)(78.842mm,42.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C26-1(77.978mm,43.434mm) on Top Layer And Track (77.343mm,44.145mm)(77.343mm,45.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C26-1(77.978mm,43.434mm) on Top Layer And Track (78.613mm,44.145mm)(78.613mm,45.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C26-1(77.978mm,43.434mm) on Top Layer And Track (78.842mm,42.799mm)(78.842mm,46.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C26-2(77.978mm,45.72mm) on Top Layer And Track (77.14mm,42.799mm)(77.14mm,46.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C26-2(77.978mm,45.72mm) on Top Layer And Track (77.14mm,46.355mm)(78.842mm,46.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C26-2(77.978mm,45.72mm) on Top Layer And Track (77.343mm,44.145mm)(77.343mm,45.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C26-2(77.978mm,45.72mm) on Top Layer And Track (78.613mm,44.145mm)(78.613mm,45.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C26-2(77.978mm,45.72mm) on Top Layer And Track (78.842mm,42.799mm)(78.842mm,46.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-2(32.385mm,95.377mm) on Top Layer And Text "Sensor" (26.975mm,94.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C29-2(32.385mm,95.377mm) on Top Layer And Track (31.547mm,92.456mm)(31.547mm,96.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C29-2(32.385mm,95.377mm) on Top Layer And Track (31.547mm,96.012mm)(33.249mm,96.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C29-2(32.385mm,95.377mm) on Top Layer And Track (31.75mm,93.802mm)(31.75mm,94.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C29-2(32.385mm,95.377mm) on Top Layer And Track (33.02mm,93.802mm)(33.02mm,94.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C29-2(32.385mm,95.377mm) on Top Layer And Track (33.249mm,92.456mm)(33.249mm,96.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C3-1(46.329mm,77.47mm) on Top Layer And Track (45.465mm,74.549mm)(45.465mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C3-1(46.329mm,77.47mm) on Top Layer And Track (45.465mm,78.105mm)(47.167mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C3-1(46.329mm,77.47mm) on Top Layer And Track (45.694mm,75.895mm)(45.694mm,76.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C3-1(46.329mm,77.47mm) on Top Layer And Track (46.964mm,75.895mm)(46.964mm,76.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C3-1(46.329mm,77.47mm) on Top Layer And Track (47.167mm,74.549mm)(47.167mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C9-1(36.957mm,103.886mm) on Top Layer And Text "+" (36.626mm,102.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(36.957mm,103.886mm) on Top Layer And Track (37.626mm,100.586mm)(37.626mm,103.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(36.957mm,103.886mm) on Top Layer And Track (37.626mm,101.236mm)(37.626mm,103.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C9-1(36.957mm,103.886mm) on Top Layer And Track (37.626mm,103.111mm)(38.276mm,103.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(36.957mm,103.886mm) on Top Layer And Track (37.626mm,103.886mm)(37.626mm,106.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(36.957mm,103.886mm) on Top Layer And Track (37.626mm,103.886mm)(37.626mm,107.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(36.957mm,103.886mm) on Top Layer And Track (37.626mm,103.886mm)(37.626mm,108.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(36.957mm,103.886mm) on Top Layer And Track (37.626mm,104.661mm)(38.276mm,104.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(36.957mm,103.886mm) on Top Layer And Track (37.626mm,99.736mm)(37.626mm,103.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C9-2(29.591mm,103.886mm) on Top Layer And Track (28.651mm,103.111mm)(29.326mm,103.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C9-2(29.591mm,103.886mm) on Top Layer And Track (28.651mm,104.661mm)(29.326mm,104.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-2(29.591mm,103.886mm) on Top Layer And Track (29.326mm,103.911mm)(29.326mm,103.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad Free-16(119.634mm,32.385mm) on Multi-Layer And Text "MPPT_Gate" (110.287mm,34.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-16(61.087mm,122.224mm) on Multi-Layer And Text "Q2" (62.001mm,119.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-2(36.703mm,85.484mm) on Top Layer And Text "R9" (34.798mm,83.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC1-3(37.973mm,85.484mm) on Top Layer And Text "R8" (38.608mm,83.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-4(39.243mm,85.484mm) on Top Layer And Text "R8" (38.608mm,83.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad J1-4(44.793mm,80.658mm) on Multi-Layer And Text "C3" (45.669mm,78.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad J1-4(44.793mm,80.658mm) on Multi-Layer And Text "R7" (43.129mm,78.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad J1-4(44.793mm,80.658mm) on Multi-Layer And Track (43.574mm,79.362mm)(43.574mm,89.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad J1-5(47.409mm,88.252mm) on Multi-Layer And Track (48.654mm,79.362mm)(48.654mm,89.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad J1-6(47.409mm,85.712mm) on Multi-Layer And Track (48.654mm,79.362mm)(48.654mm,89.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad J1-7(47.371mm,83.185mm) on Multi-Layer And Track (48.654mm,79.362mm)(48.654mm,89.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad J1-8(47.409mm,80.632mm) on Multi-Layer And Text "C3" (45.669mm,78.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad J1-8(47.409mm,80.632mm) on Multi-Layer And Track (48.654mm,79.362mm)(48.654mm,89.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J2-1(116.713mm,86.614mm) on Multi-Layer And Text "C17" (118.694mm,84.633mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad J2-1(116.713mm,86.614mm) on Multi-Layer And Text "Q6" (115.951mm,84.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad J2-1(116.713mm,86.614mm) on Multi-Layer And Track (117.983mm,85.344mm)(117.983mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad J2-2(116.713mm,89.154mm) on Multi-Layer And Track (117.983mm,85.344mm)(117.983mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad J2-3(116.713mm,91.669mm) on Multi-Layer And Track (117.983mm,85.344mm)(117.983mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad J2-4(114.173mm,86.614mm) on Multi-Layer And Text "Q5" (112.116mm,84.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad J2-4(114.173mm,86.614mm) on Multi-Layer And Track (112.903mm,85.344mm)(112.903mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad J2-5(114.173mm,89.154mm) on Multi-Layer And Track (112.903mm,85.344mm)(112.903mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad J2-6(114.173mm,91.694mm) on Multi-Layer And Track (112.903mm,85.344mm)(112.903mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC2-1(113.157mm,40.386mm) on Multi-Layer And Track (113.284mm,36.576mm)(113.284mm,44.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC2-3(115.697mm,45.466mm) on Multi-Layer And Track (113.284mm,44.958mm)(127.127mm,44.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC3-1(113.284mm,56.515mm) on Multi-Layer And Text "LED2" (109.83mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC3-1(113.284mm,56.515mm) on Multi-Layer And Text "R37" (116.51mm,54.407mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC3-1(113.284mm,56.515mm) on Multi-Layer And Track (113.411mm,52.705mm)(113.411mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-1(42.037mm,85.725mm) on Top Layer And Text "R17" (41.402mm,85.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(42.037mm,85.725mm) on Top Layer And Track (41.148mm,85.725mm)(41.148mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(42.037mm,85.725mm) on Top Layer And Track (41.148mm,85.725mm)(41.275mm,85.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(42.037mm,85.725mm) on Top Layer And Track (42.799mm,85.725mm)(42.926mm,85.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(42.037mm,85.725mm) on Top Layer And Track (42.926mm,85.725mm)(42.926mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(42.037mm,88.011mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(42.037mm,88.011mm) on Top Layer And Track (41.148mm,85.725mm)(41.148mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(42.037mm,88.011mm) on Top Layer And Track (41.148mm,88.011mm)(41.275mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(42.037mm,88.011mm) on Top Layer And Track (42.799mm,88.011mm)(42.926mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(42.037mm,88.011mm) on Top Layer And Track (42.926mm,85.725mm)(42.926mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Light Warning-1(120.523mm,86.868mm) on Multi-Layer And Text "C28" (119.888mm,84.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Light Warning-1(120.523mm,86.868mm) on Multi-Layer And Text "R29" (121.158mm,84.785mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad Q10-1(119.355mm,48.717mm) on Top Layer And Track (116.942mm,48.184mm)(119.405mm,48.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q10-1(119.355mm,48.717mm) on Top Layer And Track (119.405mm,48.184mm)(119.405mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q10-2(116.86mm,49.662mm) on Top Layer And Track (116.942mm,48.184mm)(116.942mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q10-3(119.36mm,50.642mm) on Top Layer And Track (116.942mm,51.181mm)(119.405mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q10-3(119.36mm,50.642mm) on Top Layer And Track (119.405mm,48.184mm)(119.405mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-1(59.075mm,116.017mm) on Bottom Layer And Track (59.182mm,115.468mm)(59.182mm,118.466mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad Q2-1(59.075mm,116.017mm) on Bottom Layer And Track (59.182mm,115.468mm)(61.646mm,115.468mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-2(59.08mm,117.907mm) on Bottom Layer And Track (59.182mm,115.468mm)(59.182mm,118.466mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad Q2-2(59.08mm,117.907mm) on Bottom Layer And Track (59.182mm,118.466mm)(61.646mm,118.466mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-2(43.302mm,94.254mm) on Top Layer And Text "R3" (41.605mm,93.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-2(43.302mm,94.254mm) on Top Layer And Track (41.783mm,94.336mm)(44.78mm,94.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-3(118.206mm,80.792mm) on Top Layer And Text "R22" (115.9mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-3(118.206mm,80.792mm) on Top Layer And Track (115.748mm,80.747mm)(118.745mm,80.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q6-3(118.206mm,80.792mm) on Top Layer And Track (118.745mm,80.747mm)(118.745mm,83.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q7-3(119.614mm,49.657mm) on Bottom Layer And Track (119.685mm,48.158mm)(119.685mm,51.156mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad Q8-1(77.165mm,67.92mm) on Bottom Layer And Track (76.632mm,65.507mm)(76.632mm,67.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q8-1(77.165mm,67.92mm) on Bottom Layer And Track (76.632mm,67.97mm)(79.629mm,67.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q8-2(78.11mm,65.425mm) on Bottom Layer And Track (76.632mm,65.507mm)(79.629mm,65.507mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q8-3(79.09mm,67.925mm) on Bottom Layer And Track (76.632mm,67.97mm)(79.629mm,67.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Q8-3(79.09mm,67.925mm) on Bottom Layer And Track (79.629mm,65.507mm)(79.629mm,67.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-1(32.766mm,90.297mm) on Top Layer And Track (31.902mm,87.376mm)(31.902mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R10-1(32.766mm,90.297mm) on Top Layer And Track (31.902mm,90.932mm)(33.604mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-1(32.766mm,90.297mm) on Top Layer And Track (32.131mm,88.722mm)(32.131mm,89.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R10-1(32.766mm,90.297mm) on Top Layer And Track (33.401mm,88.722mm)(33.401mm,89.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-1(32.766mm,90.297mm) on Top Layer And Track (33.604mm,87.376mm)(33.604mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(32.766mm,88.011mm) on Top Layer And Text "R11" (32.106mm,87.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-2(32.766mm,88.011mm) on Top Layer And Track (31.902mm,87.376mm)(31.902mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R10-2(32.766mm,88.011mm) on Top Layer And Track (31.902mm,87.376mm)(33.604mm,87.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-2(32.766mm,88.011mm) on Top Layer And Track (32.131mm,88.722mm)(32.131mm,89.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-2(32.766mm,88.011mm) on Top Layer And Track (33.401mm,88.722mm)(33.401mm,89.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-2(32.766mm,88.011mm) on Top Layer And Track (33.604mm,87.376mm)(33.604mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R1-1(46.101mm,92.202mm) on Top Layer And Track (45.466mm,91.338mm)(45.466mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R1-1(46.101mm,92.202mm) on Top Layer And Track (45.466mm,91.338mm)(49.022mm,91.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R1-1(46.101mm,92.202mm) on Top Layer And Track (45.466mm,93.04mm)(49.022mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-1(46.101mm,92.202mm) on Top Layer And Track (46.812mm,91.567mm)(47.676mm,91.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-1(46.101mm,92.202mm) on Top Layer And Track (46.812mm,92.837mm)(47.676mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R13-1(32.131mm,74.422mm) on Bottom Layer And Track (31.267mm,73.787mm)(31.267mm,77.343mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R13-1(32.131mm,74.422mm) on Bottom Layer And Track (31.267mm,73.787mm)(32.969mm,73.787mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-1(32.131mm,74.422mm) on Bottom Layer And Track (31.496mm,75.133mm)(31.496mm,75.997mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-1(32.131mm,74.422mm) on Bottom Layer And Track (32.766mm,75.133mm)(32.766mm,75.997mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R13-1(32.131mm,74.422mm) on Bottom Layer And Track (32.969mm,73.787mm)(32.969mm,77.343mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R13-2(32.131mm,76.708mm) on Bottom Layer And Track (31.267mm,73.787mm)(31.267mm,77.343mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R13-2(32.131mm,76.708mm) on Bottom Layer And Track (31.267mm,77.343mm)(32.969mm,77.343mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-2(32.131mm,76.708mm) on Bottom Layer And Track (31.496mm,75.133mm)(31.496mm,75.997mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R13-2(32.131mm,76.708mm) on Bottom Layer And Track (32.766mm,75.133mm)(32.766mm,75.997mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R13-2(32.131mm,76.708mm) on Bottom Layer And Track (32.969mm,73.787mm)(32.969mm,77.343mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(37.211mm,117.475mm) on Top Layer And Text "R6" (36.779mm,116.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R15-1(37.211mm,117.475mm) on Top Layer And Track (36.576mm,116.611mm)(36.576mm,118.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R15-1(37.211mm,117.475mm) on Top Layer And Track (36.576mm,116.611mm)(40.132mm,116.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R15-1(37.211mm,117.475mm) on Top Layer And Track (36.576mm,118.313mm)(40.132mm,118.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-1(37.211mm,117.475mm) on Top Layer And Track (37.922mm,116.84mm)(38.786mm,116.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-1(37.211mm,117.475mm) on Top Layer And Track (37.922mm,118.11mm)(38.786mm,118.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R15-2(39.497mm,117.475mm) on Top Layer And Track (36.576mm,116.611mm)(40.132mm,116.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R15-2(39.497mm,117.475mm) on Top Layer And Track (36.576mm,118.313mm)(40.132mm,118.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-2(39.497mm,117.475mm) on Top Layer And Track (37.922mm,116.84mm)(38.786mm,116.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R15-2(39.497mm,117.475mm) on Top Layer And Track (37.922mm,118.11mm)(38.786mm,118.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R15-2(39.497mm,117.475mm) on Top Layer And Track (40.132mm,116.611mm)(40.132mm,118.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R16-1(46.609mm,119.761mm) on Bottom Layer And Track (43.688mm,118.897mm)(47.244mm,118.897mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R16-1(46.609mm,119.761mm) on Bottom Layer And Track (43.688mm,120.599mm)(47.244mm,120.599mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-1(46.609mm,119.761mm) on Bottom Layer And Track (45.034mm,119.126mm)(45.898mm,119.126mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R16-1(46.609mm,119.761mm) on Bottom Layer And Track (45.034mm,120.396mm)(45.898mm,120.396mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R16-1(46.609mm,119.761mm) on Bottom Layer And Track (47.244mm,118.897mm)(47.244mm,120.599mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R17-1(42.037mm,81.661mm) on Top Layer And Track (41.199mm,81.026mm)(41.199mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R17-1(42.037mm,81.661mm) on Top Layer And Track (41.199mm,81.026mm)(42.901mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-1(42.037mm,81.661mm) on Top Layer And Track (41.402mm,82.372mm)(41.402mm,83.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-1(42.037mm,81.661mm) on Top Layer And Track (42.672mm,82.372mm)(42.672mm,83.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R17-1(42.037mm,81.661mm) on Top Layer And Track (42.901mm,81.026mm)(42.901mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R18-1(46.228mm,118.999mm) on Top Layer And Track (45.593mm,118.135mm)(45.593mm,119.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R18-1(46.228mm,118.999mm) on Top Layer And Track (45.593mm,118.135mm)(49.149mm,118.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R18-1(46.228mm,118.999mm) on Top Layer And Track (45.593mm,119.837mm)(49.149mm,119.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-1(46.228mm,118.999mm) on Top Layer And Track (46.939mm,118.364mm)(47.803mm,118.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-1(46.228mm,118.999mm) on Top Layer And Track (46.939mm,119.634mm)(47.803mm,119.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R18-2(48.514mm,118.999mm) on Top Layer And Track (45.593mm,118.135mm)(49.149mm,118.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R18-2(48.514mm,118.999mm) on Top Layer And Track (45.593mm,119.837mm)(49.149mm,119.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-2(48.514mm,118.999mm) on Top Layer And Track (46.939mm,118.364mm)(47.803mm,118.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R18-2(48.514mm,118.999mm) on Top Layer And Track (46.939mm,119.634mm)(47.803mm,119.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R18-2(48.514mm,118.999mm) on Top Layer And Track (49.149mm,118.135mm)(49.149mm,119.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(112.014mm,78.867mm) on Top Layer And Text "R20" (111.582mm,78.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R19-1(112.014mm,78.867mm) on Top Layer And Track (111.379mm,78.003mm)(111.379mm,79.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R19-1(112.014mm,78.867mm) on Top Layer And Track (111.379mm,78.003mm)(114.935mm,78.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R19-1(112.014mm,78.867mm) on Top Layer And Track (111.379mm,79.705mm)(114.935mm,79.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-1(112.014mm,78.867mm) on Top Layer And Track (112.725mm,78.232mm)(113.589mm,78.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-1(112.014mm,78.867mm) on Top Layer And Track (112.725mm,79.502mm)(113.589mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-2(114.3mm,78.867mm) on Top Layer And Text "R20" (111.582mm,78.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R19-2(114.3mm,78.867mm) on Top Layer And Track (111.379mm,78.003mm)(114.935mm,78.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R19-2(114.3mm,78.867mm) on Top Layer And Track (111.379mm,79.705mm)(114.935mm,79.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-2(114.3mm,78.867mm) on Top Layer And Track (112.725mm,78.232mm)(113.589mm,78.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R19-2(114.3mm,78.867mm) on Top Layer And Track (112.725mm,79.502mm)(113.589mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R19-2(114.3mm,78.867mm) on Top Layer And Track (114.935mm,78.003mm)(114.935mm,79.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-1(56.896mm,116.078mm) on Bottom Layer And Track (56.032mm,115.443mm)(56.032mm,118.999mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R2-1(56.896mm,116.078mm) on Bottom Layer And Track (56.032mm,115.443mm)(57.734mm,115.443mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(56.896mm,116.078mm) on Bottom Layer And Track (56.261mm,116.789mm)(56.261mm,117.653mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(56.896mm,116.078mm) on Bottom Layer And Track (57.531mm,116.789mm)(57.531mm,117.653mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-1(56.896mm,116.078mm) on Bottom Layer And Track (57.734mm,115.443mm)(57.734mm,118.999mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R21-2(110.49mm,57.658mm) on Top Layer And Text "LED2" (109.83mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R21-2(110.49mm,57.658mm) on Top Layer And Track (109.626mm,57.023mm)(109.626mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R21-2(110.49mm,57.658mm) on Top Layer And Track (109.626mm,57.023mm)(111.328mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R21-2(110.49mm,57.658mm) on Top Layer And Track (109.855mm,58.369mm)(109.855mm,59.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R21-2(110.49mm,57.658mm) on Top Layer And Track (111.125mm,58.369mm)(111.125mm,59.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R21-2(110.49mm,57.658mm) on Top Layer And Track (111.328mm,57.023mm)(111.328mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R22-1(118.618mm,78.842mm) on Top Layer And Track (115.697mm,78.003mm)(119.253mm,78.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R22-1(118.618mm,78.842mm) on Top Layer And Track (115.697mm,79.705mm)(119.253mm,79.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-1(118.618mm,78.842mm) on Top Layer And Track (117.043mm,78.207mm)(117.907mm,78.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R22-1(118.618mm,78.842mm) on Top Layer And Track (117.043mm,79.477mm)(117.907mm,79.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R22-1(118.618mm,78.842mm) on Top Layer And Track (119.253mm,78.003mm)(119.253mm,79.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R22-2(116.332mm,78.842mm) on Top Layer And Track (115.697mm,78.003mm)(115.697mm,79.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R22-2(116.332mm,78.842mm) on Top Layer And Track (115.697mm,78.003mm)(119.253mm,78.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R22-2(116.332mm,78.842mm) on Top Layer And Track (115.697mm,79.705mm)(119.253mm,79.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-2(116.332mm,78.842mm) on Top Layer And Track (117.043mm,78.207mm)(117.907mm,78.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-2(116.332mm,78.842mm) on Top Layer And Track (117.043mm,79.477mm)(117.907mm,79.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R24-2(116.84mm,115.824mm) on Bottom Layer And Track (115.976mm,112.903mm)(115.976mm,116.459mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R24-2(116.84mm,115.824mm) on Bottom Layer And Track (115.976mm,116.459mm)(117.678mm,116.459mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R24-2(116.84mm,115.824mm) on Bottom Layer And Track (116.205mm,114.249mm)(116.205mm,115.113mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R24-2(116.84mm,115.824mm) on Bottom Layer And Track (117.475mm,114.249mm)(117.475mm,115.113mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R24-2(116.84mm,115.824mm) on Bottom Layer And Track (117.678mm,112.903mm)(117.678mm,116.459mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R25-1(116.84mm,105.41mm) on Bottom Layer And Track (115.976mm,104.775mm)(115.976mm,108.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R25-1(116.84mm,105.41mm) on Bottom Layer And Track (115.976mm,104.775mm)(117.678mm,104.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R25-1(116.84mm,105.41mm) on Bottom Layer And Track (116.205mm,106.121mm)(116.205mm,106.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R25-1(116.84mm,105.41mm) on Bottom Layer And Track (117.475mm,106.121mm)(117.475mm,106.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R25-1(116.84mm,105.41mm) on Bottom Layer And Track (117.678mm,104.775mm)(117.678mm,108.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R25-2(116.84mm,107.696mm) on Bottom Layer And Track (115.976mm,104.775mm)(115.976mm,108.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R25-2(116.84mm,107.696mm) on Bottom Layer And Track (115.976mm,108.331mm)(117.678mm,108.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R25-2(116.84mm,107.696mm) on Bottom Layer And Track (116.205mm,106.121mm)(116.205mm,106.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R25-2(116.84mm,107.696mm) on Bottom Layer And Track (117.475mm,106.121mm)(117.475mm,106.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R25-2(116.84mm,107.696mm) on Bottom Layer And Track (117.678mm,104.775mm)(117.678mm,108.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R26-1(118.237mm,64.643mm) on Bottom Layer And Track (115.316mm,63.779mm)(118.872mm,63.779mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R26-1(118.237mm,64.643mm) on Bottom Layer And Track (115.316mm,65.481mm)(118.872mm,65.481mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R26-1(118.237mm,64.643mm) on Bottom Layer And Track (116.662mm,64.008mm)(117.526mm,64.008mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R26-1(118.237mm,64.643mm) on Bottom Layer And Track (116.662mm,65.278mm)(117.526mm,65.278mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R26-1(118.237mm,64.643mm) on Bottom Layer And Track (118.872mm,63.779mm)(118.872mm,65.481mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R26-2(115.951mm,64.643mm) on Bottom Layer And Track (115.316mm,63.779mm)(115.316mm,65.481mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R26-2(115.951mm,64.643mm) on Bottom Layer And Track (115.316mm,63.779mm)(118.872mm,63.779mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R26-2(115.951mm,64.643mm) on Bottom Layer And Track (115.316mm,65.481mm)(118.872mm,65.481mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R26-2(115.951mm,64.643mm) on Bottom Layer And Track (116.662mm,64.008mm)(117.526mm,64.008mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R26-2(115.951mm,64.643mm) on Bottom Layer And Track (116.662mm,65.278mm)(117.526mm,65.278mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R27-2(120.523mm,79.248mm) on Bottom Layer And Track (119.659mm,76.327mm)(119.659mm,79.883mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R27-2(120.523mm,79.248mm) on Bottom Layer And Track (119.659mm,79.883mm)(121.361mm,79.883mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R27-2(120.523mm,79.248mm) on Bottom Layer And Track (119.888mm,77.673mm)(119.888mm,78.537mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R27-2(120.523mm,79.248mm) on Bottom Layer And Track (121.158mm,77.673mm)(121.158mm,78.537mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R27-2(120.523mm,79.248mm) on Bottom Layer And Track (121.361mm,76.327mm)(121.361mm,79.883mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R28-2(114.173mm,102.108mm) on Top Layer And Text "C21" (113.538mm,101.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R28-2(114.173mm,102.108mm) on Top Layer And Track (113.309mm,101.473mm)(113.309mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R28-2(114.173mm,102.108mm) on Top Layer And Track (113.309mm,101.473mm)(115.011mm,101.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R28-2(114.173mm,102.108mm) on Top Layer And Track (113.538mm,102.819mm)(113.538mm,103.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R28-2(114.173mm,102.108mm) on Top Layer And Track (114.808mm,102.819mm)(114.808mm,103.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R28-2(114.173mm,102.108mm) on Top Layer And Track (115.011mm,101.473mm)(115.011mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R29-1(120.523mm,81.026mm) on Bottom Layer And Text "R27" (121.158mm,80.721mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R29-1(120.523mm,81.026mm) on Bottom Layer And Track (119.659mm,80.391mm)(119.659mm,83.947mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R29-1(120.523mm,81.026mm) on Bottom Layer And Track (119.659mm,80.391mm)(121.361mm,80.391mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R29-1(120.523mm,81.026mm) on Bottom Layer And Track (119.888mm,81.737mm)(119.888mm,82.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R29-1(120.523mm,81.026mm) on Bottom Layer And Track (121.158mm,81.737mm)(121.158mm,82.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R29-1(120.523mm,81.026mm) on Bottom Layer And Track (121.361mm,80.391mm)(121.361mm,83.947mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R29-2(120.523mm,83.312mm) on Bottom Layer And Track (119.659mm,80.391mm)(119.659mm,83.947mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R29-2(120.523mm,83.312mm) on Bottom Layer And Track (119.659mm,83.947mm)(121.361mm,83.947mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R29-2(120.523mm,83.312mm) on Bottom Layer And Track (119.888mm,81.737mm)(119.888mm,82.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R29-2(120.523mm,83.312mm) on Bottom Layer And Track (121.158mm,81.737mm)(121.158mm,82.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R29-2(120.523mm,83.312mm) on Bottom Layer And Track (121.361mm,80.391mm)(121.361mm,83.947mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R30-1(121.412mm,46.482mm) on Bottom Layer And Text "R33" (121.844mm,45.898mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R30-1(121.412mm,46.482mm) on Bottom Layer And Track (118.491mm,45.618mm)(122.047mm,45.618mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R30-1(121.412mm,46.482mm) on Bottom Layer And Track (118.491mm,47.32mm)(122.047mm,47.32mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R30-1(121.412mm,46.482mm) on Bottom Layer And Track (119.837mm,45.847mm)(120.701mm,45.847mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R30-1(121.412mm,46.482mm) on Bottom Layer And Track (119.837mm,47.117mm)(120.701mm,47.117mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R30-1(121.412mm,46.482mm) on Bottom Layer And Track (122.047mm,45.618mm)(122.047mm,47.32mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(44.323mm,92.202mm) on Top Layer And Text "J1" (42.951mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-1(44.323mm,92.202mm) on Top Layer And Track (41.402mm,91.364mm)(44.958mm,91.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-1(44.323mm,92.202mm) on Top Layer And Track (41.402mm,93.066mm)(44.958mm,93.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-1(44.323mm,92.202mm) on Top Layer And Track (42.748mm,91.567mm)(43.612mm,91.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R3-1(44.323mm,92.202mm) on Top Layer And Track (42.748mm,92.837mm)(43.612mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R3-1(44.323mm,92.202mm) on Top Layer And Track (44.958mm,91.364mm)(44.958mm,93.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R3-2(42.037mm,92.202mm) on Top Layer And Track (41.402mm,91.364mm)(41.402mm,93.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-2(42.037mm,92.202mm) on Top Layer And Track (41.402mm,91.364mm)(44.958mm,91.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-2(42.037mm,92.202mm) on Top Layer And Track (41.402mm,93.066mm)(44.958mm,93.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-2(42.037mm,92.202mm) on Top Layer And Track (42.748mm,91.567mm)(43.612mm,91.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-2(42.037mm,92.202mm) on Top Layer And Track (42.748mm,92.837mm)(43.612mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R33-1(119.126mm,44.196mm) on Bottom Layer And Track (118.491mm,43.358mm)(118.491mm,45.06mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R33-1(119.126mm,44.196mm) on Bottom Layer And Track (118.491mm,43.358mm)(122.047mm,43.358mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R33-1(119.126mm,44.196mm) on Bottom Layer And Track (118.491mm,45.06mm)(122.047mm,45.06mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R33-1(119.126mm,44.196mm) on Bottom Layer And Track (119.837mm,43.561mm)(120.701mm,43.561mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R33-1(119.126mm,44.196mm) on Bottom Layer And Track (119.837mm,44.831mm)(120.701mm,44.831mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R33-2(121.412mm,44.196mm) on Bottom Layer And Track (118.491mm,43.358mm)(122.047mm,43.358mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R33-2(121.412mm,44.196mm) on Bottom Layer And Track (118.491mm,45.06mm)(122.047mm,45.06mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R33-2(121.412mm,44.196mm) on Bottom Layer And Track (119.837mm,43.561mm)(120.701mm,43.561mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R33-2(121.412mm,44.196mm) on Bottom Layer And Track (119.837mm,44.831mm)(120.701mm,44.831mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R33-2(121.412mm,44.196mm) on Bottom Layer And Track (122.047mm,43.358mm)(122.047mm,45.06mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R34-1(78.105mm,72.517mm) on Bottom Layer And Track (77.267mm,69.596mm)(77.267mm,73.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R34-1(78.105mm,72.517mm) on Bottom Layer And Track (77.267mm,73.152mm)(78.969mm,73.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R34-1(78.105mm,72.517mm) on Bottom Layer And Track (77.47mm,70.942mm)(77.47mm,71.806mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R34-1(78.105mm,72.517mm) on Bottom Layer And Track (78.74mm,70.942mm)(78.74mm,71.806mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R34-1(78.105mm,72.517mm) on Bottom Layer And Track (78.969mm,69.596mm)(78.969mm,73.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R34-2(78.105mm,70.231mm) on Bottom Layer And Text "Q8" (78.511mm,69.393mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R34-2(78.105mm,70.231mm) on Bottom Layer And Track (77.267mm,69.596mm)(77.267mm,73.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R34-2(78.105mm,70.231mm) on Bottom Layer And Track (77.267mm,69.596mm)(78.969mm,69.596mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R34-2(78.105mm,70.231mm) on Bottom Layer And Track (77.47mm,70.942mm)(77.47mm,71.806mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R34-2(78.105mm,70.231mm) on Bottom Layer And Track (78.74mm,70.942mm)(78.74mm,71.806mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R34-2(78.105mm,70.231mm) on Bottom Layer And Track (78.969mm,69.596mm)(78.969mm,73.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R35-1(121.285mm,50.546mm) on Top Layer And Track (120.421mm,47.625mm)(120.421mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R35-1(121.285mm,50.546mm) on Top Layer And Track (120.421mm,51.181mm)(122.123mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R35-1(121.285mm,50.546mm) on Top Layer And Track (120.65mm,48.971mm)(120.65mm,49.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R35-1(121.285mm,50.546mm) on Top Layer And Track (121.92mm,48.971mm)(121.92mm,49.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R35-1(121.285mm,50.546mm) on Top Layer And Track (122.123mm,47.625mm)(122.123mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R35-2(121.285mm,48.26mm) on Top Layer And Track (120.421mm,47.625mm)(120.421mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R35-2(121.285mm,48.26mm) on Top Layer And Track (120.421mm,47.625mm)(122.123mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R35-2(121.285mm,48.26mm) on Top Layer And Track (120.65mm,48.971mm)(120.65mm,49.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R35-2(121.285mm,48.26mm) on Top Layer And Track (121.92mm,48.971mm)(121.92mm,49.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R35-2(121.285mm,48.26mm) on Top Layer And Track (122.123mm,47.625mm)(122.123mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R4-1(59.055mm,114.046mm) on Bottom Layer And Track (58.42mm,113.208mm)(58.42mm,114.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-1(59.055mm,114.046mm) on Bottom Layer And Track (58.42mm,113.208mm)(61.976mm,113.208mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-1(59.055mm,114.046mm) on Bottom Layer And Track (58.42mm,114.91mm)(61.976mm,114.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-1(59.055mm,114.046mm) on Bottom Layer And Track (59.766mm,113.411mm)(60.63mm,113.411mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-1(59.055mm,114.046mm) on Bottom Layer And Track (59.766mm,114.681mm)(60.63mm,114.681mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-2(61.341mm,114.046mm) on Bottom Layer And Track (58.42mm,113.208mm)(61.976mm,113.208mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-2(61.341mm,114.046mm) on Bottom Layer And Track (58.42mm,114.91mm)(61.976mm,114.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-2(61.341mm,114.046mm) on Bottom Layer And Track (59.766mm,113.411mm)(60.63mm,113.411mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R4-2(61.341mm,114.046mm) on Bottom Layer And Track (59.766mm,114.681mm)(60.63mm,114.681mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R4-2(61.341mm,114.046mm) on Bottom Layer And Track (61.976mm,113.208mm)(61.976mm,114.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-1(43.789mm,77.47mm) on Top Layer And Track (42.925mm,74.549mm)(42.925mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R7-1(43.789mm,77.47mm) on Top Layer And Track (42.925mm,78.105mm)(44.627mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-1(43.789mm,77.47mm) on Top Layer And Track (43.154mm,75.895mm)(43.154mm,76.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R7-1(43.789mm,77.47mm) on Top Layer And Track (44.424mm,75.895mm)(44.424mm,76.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-1(43.789mm,77.47mm) on Top Layer And Track (44.627mm,74.549mm)(44.627mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-2(43.789mm,75.184mm) on Top Layer And Track (42.925mm,74.549mm)(42.925mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R7-2(43.789mm,75.184mm) on Top Layer And Track (42.925mm,74.549mm)(44.627mm,74.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-2(43.789mm,75.184mm) on Top Layer And Track (43.154mm,75.895mm)(43.154mm,76.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-2(43.789mm,75.184mm) on Top Layer And Track (44.424mm,75.895mm)(44.424mm,76.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-2(43.789mm,75.184mm) on Top Layer And Track (44.627mm,74.549mm)(44.627mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-1(39.243mm,80.137mm) on Top Layer And Track (38.405mm,79.502mm)(38.405mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R8-1(39.243mm,80.137mm) on Top Layer And Track (38.405mm,79.502mm)(40.107mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(39.243mm,80.137mm) on Top Layer And Track (38.608mm,80.848mm)(38.608mm,81.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(39.243mm,80.137mm) on Top Layer And Track (39.878mm,80.848mm)(39.878mm,81.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-1(39.243mm,80.137mm) on Top Layer And Track (40.107mm,79.502mm)(40.107mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SIM-1(77.978mm,51.181mm) on Multi-Layer And Text "C24" (78.943mm,49.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad SIM-3(77.978mm,56.261mm) on Multi-Layer And Text "Lipo 4V" (73.127mm,56.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-1(29.591mm,71.628mm) on Multi-Layer And Text "SW2" (26.594mm,70.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-1(29.591mm,71.628mm) on Multi-Layer And Track (26.416mm,70.993mm)(32.766mm,70.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-2(29.591mm,76.708mm) on Multi-Layer And Text "C10" (30.023mm,75.844mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-2(29.591mm,76.708mm) on Multi-Layer And Track (26.416mm,77.343mm)(32.766mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW3-1(119.126mm,99.695mm) on Multi-Layer And Text "R23" (118.872mm,98.374mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW3-1(119.126mm,99.695mm) on Multi-Layer And Track (115.951mm,100.33mm)(122.301mm,100.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW3-2(119.126mm,94.615mm) on Multi-Layer And Track (115.951mm,93.98mm)(122.301mm,93.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW4-1(119.126mm,110.744mm) on Multi-Layer And Text "R25" (118.847mm,109.169mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW4-1(119.126mm,110.744mm) on Multi-Layer And Text "SW5" (116.129mm,109.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW4-1(119.126mm,110.744mm) on Multi-Layer And Track (115.951mm,110.109mm)(122.301mm,110.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW4-2(119.126mm,115.824mm) on Multi-Layer And Track (115.951mm,116.459mm)(122.301mm,116.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW5-2(119.126mm,107.696mm) on Multi-Layer And Track (115.951mm,108.331mm)(122.301mm,108.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad SX1-18(106.172mm,94.463mm) on Top Layer And Track (106.172mm,91.853mm)(106.172mm,92.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad SX1278-11(62.862mm,61.468mm) on Top Layer And Track (62.23mm,62.935mm)(62.23mm,64.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad TFT-6(74.676mm,70.739mm) on Multi-Layer And Track (76.124mm,64.338mm)(76.124mm,84.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad TFT-8(74.676mm,65.659mm) on Multi-Layer And Track (76.124mm,64.338mm)(76.124mm,84.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad TP5-1(121.539mm,77.47mm) on Top Layer And Text "Switch2" (118.542mm,76.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad U1-24(107.315mm,51.054mm) on Multi-Layer And Text "4" (108.356mm,49.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
Rule Violations :478

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.03mm < 0.254mm) Between Text "C21" (113.538mm,101.803mm) on Top Overlay And Track (113.309mm,101.473mm)(113.309mm,105.029mm) on Top Overlay Silk Text to Silk Clearance [0.03mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "C21" (113.538mm,101.803mm) on Top Overlay And Track (113.309mm,101.473mm)(115.011mm,101.473mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (113.538mm,101.803mm) on Top Overlay And Track (113.538mm,102.819mm)(113.538mm,103.683mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (113.538mm,101.803mm) on Top Overlay And Track (114.808mm,102.819mm)(114.808mm,103.683mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (113.538mm,101.803mm) on Top Overlay And Track (115.011mm,101.473mm)(115.011mm,105.029mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (113.538mm,101.803mm) on Top Overlay And Track (115.951mm,101.981mm)(115.951mm,108.331mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (113.538mm,101.803mm) on Top Overlay And Track (115.951mm,101.981mm)(122.301mm,101.981mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C23" (41.605mm,120.701mm) on Top Overlay And Track (40.177mm,121.498mm)(48.977mm,121.498mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "LED2" (109.83mm,57.404mm) on Top Overlay And Track (109.626mm,57.023mm)(109.626mm,60.579mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "LED2" (109.83mm,57.404mm) on Top Overlay And Track (109.626mm,57.023mm)(111.328mm,57.023mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (109.83mm,57.404mm) on Top Overlay And Track (109.855mm,58.369mm)(109.855mm,59.233mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (109.83mm,57.404mm) on Top Overlay And Track (111.125mm,58.369mm)(111.125mm,59.233mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (109.83mm,57.404mm) on Top Overlay And Track (111.328mm,57.023mm)(111.328mm,60.579mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (109.83mm,57.404mm) on Top Overlay And Track (113.411mm,52.705mm)(113.411mm,61.087mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q8" (78.511mm,69.393mm) on Bottom Overlay And Track (77.267mm,69.596mm)(77.267mm,73.152mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q8" (78.511mm,69.393mm) on Bottom Overlay And Track (77.267mm,69.596mm)(78.969mm,69.596mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (111.582mm,80.543mm) on Top Overlay And Track (111.912mm,80.899mm)(111.912mm,83.363mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (111.582mm,80.543mm) on Top Overlay And Track (111.912mm,80.899mm)(114.91mm,80.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (41.605mm,93.904mm) on Top Overlay And Track (41.783mm,94.336mm)(41.783mm,96.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (41.605mm,93.904mm) on Top Overlay And Track (41.783mm,94.336mm)(44.78mm,94.336mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW5" (116.129mm,109.525mm) on Top Overlay And Track (115.951mm,110.109mm)(115.951mm,116.459mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW5" (116.129mm,109.525mm) on Top Overlay And Track (115.951mm,110.109mm)(122.301mm,110.109mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :22

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01