{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623820043291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623820043291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 13:07:23 2021 " "Processing started: Wed Jun 16 13:07:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623820043291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623820043291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623820043291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1623820043445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course/fpga/demo/cal_new/trl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /course/fpga/demo/cal_new/trl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../trl/uart_tx.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/uart_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623820043470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623820043470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course/fpga/demo/cal_new/trl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /course/fpga/demo/cal_new/trl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../trl/uart_rx.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/uart_rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623820043471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623820043471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course/fpga/demo/cal_new/trl/showcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /course/fpga/demo/cal_new/trl/showcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShowControl " "Found entity 1: ShowControl" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623820043473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623820043473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course/fpga/demo/cal_new/trl/keyvalue.v 1 1 " "Found 1 design units, including 1 entities, in source file /course/fpga/demo/cal_new/trl/keyvalue.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyValue " "Found entity 1: KeyValue" {  } { { "../trl/keyValue.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/keyValue.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623820043474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623820043474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course/fpga/demo/cal_new/trl/keypress.v 1 1 " "Found 1 design units, including 1 entities, in source file /course/fpga/demo/cal_new/trl/keypress.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyPress " "Found entity 1: KeyPress" {  } { { "../trl/keyPress.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/keyPress.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623820043476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623820043476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course/fpga/demo/cal_new/trl/cal_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /course/fpga/demo/cal_new/trl/cal_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_top " "Found entity 1: cal_top" {  } { { "../trl/cal_top.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/cal_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623820043477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623820043477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cal_top " "Elaborating entity \"cal_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623820043496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyValue KeyValue:keyValue1 " "Elaborating entity \"KeyValue\" for hierarchy \"KeyValue:keyValue1\"" {  } { { "../trl/cal_top.v" "keyValue1" { Text "D:/course/FPGA/Demo/Cal_new/trl/cal_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623820043498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(98) " "Verilog HDL assignment warning at keyValue.v(98): truncated value with size 4 to match size of target (2)" {  } { { "../trl/keyValue.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/keyValue.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623820043499 "|cal_top|KeyValue:keyValue1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(110) " "Verilog HDL assignment warning at keyValue.v(110): truncated value with size 4 to match size of target (2)" {  } { { "../trl/keyValue.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/keyValue.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623820043499 "|cal_top|KeyValue:keyValue1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(122) " "Verilog HDL assignment warning at keyValue.v(122): truncated value with size 4 to match size of target (2)" {  } { { "../trl/keyValue.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/keyValue.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623820043499 "|cal_top|KeyValue:keyValue1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(133) " "Verilog HDL assignment warning at keyValue.v(133): truncated value with size 4 to match size of target (2)" {  } { { "../trl/keyValue.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/keyValue.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623820043499 "|cal_top|KeyValue:keyValue1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyValue.v(159) " "Verilog HDL assignment warning at keyValue.v(159): truncated value with size 32 to match size of target (4)" {  } { { "../trl/keyValue.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/keyValue.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623820043499 "|cal_top|KeyValue:keyValue1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyPress KeyValue:keyValue1\|KeyPress:u0 " "Elaborating entity \"KeyPress\" for hierarchy \"KeyValue:keyValue1\|KeyPress:u0\"" {  } { { "../trl/keyValue.v" "u0" { Text "D:/course/FPGA/Demo/Cal_new/trl/keyValue.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623820043500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShowControl ShowControl:showControl1 " "Elaborating entity \"ShowControl\" for hierarchy \"ShowControl:showControl1\"" {  } { { "../trl/cal_top.v" "showControl1" { Text "D:/course/FPGA/Demo/Cal_new/trl/cal_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623820043504 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "showControl.v(64) " "Verilog HDL Case Statement warning at showControl.v(64): incomplete case statement has no default case item" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1623820043505 "|cal_top|ShowControl:showControl1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_tmp showControl.v(64) " "Verilog HDL Always Construct warning at showControl.v(64): inferring latch(es) for variable \"data_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1623820043505 "|cal_top|ShowControl:showControl1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tmp\[0\] showControl.v(64) " "Inferred latch for \"data_tmp\[0\]\" at showControl.v(64)" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623820043505 "|cal_top|ShowControl:showControl1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tmp\[1\] showControl.v(64) " "Inferred latch for \"data_tmp\[1\]\" at showControl.v(64)" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623820043505 "|cal_top|ShowControl:showControl1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tmp\[2\] showControl.v(64) " "Inferred latch for \"data_tmp\[2\]\" at showControl.v(64)" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623820043505 "|cal_top|ShowControl:showControl1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tmp\[3\] showControl.v(64) " "Inferred latch for \"data_tmp\[3\]\" at showControl.v(64)" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623820043505 "|cal_top|ShowControl:showControl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_uut " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_uut\"" {  } { { "../trl/cal_top.v" "uart_rx_uut" { Text "D:/course/FPGA/Demo/Cal_new/trl/cal_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623820043506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(75) " "Verilog HDL assignment warning at uart_rx.v(75): truncated value with size 32 to match size of target (16)" {  } { { "../trl/uart_rx.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/uart_rx.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623820043507 "|cal_top|uart_rx:uart_rx_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(90) " "Verilog HDL assignment warning at uart_rx.v(90): truncated value with size 32 to match size of target (4)" {  } { { "../trl/uart_rx.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/uart_rx.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623820043507 "|cal_top|uart_rx:uart_rx_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_uut " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_uut\"" {  } { { "../trl/cal_top.v" "uart_tx_uut" { Text "D:/course/FPGA/Demo/Cal_new/trl/cal_top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623820043508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(62) " "Verilog HDL assignment warning at uart_tx.v(62): truncated value with size 32 to match size of target (16)" {  } { { "../trl/uart_tx.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/uart_tx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623820043509 "|cal_top|uart_tx:uart_tx_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(76) " "Verilog HDL assignment warning at uart_tx.v(76): truncated value with size 32 to match size of target (4)" {  } { { "../trl/uart_tx.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/uart_tx.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623820043509 "|cal_top|uart_tx:uart_tx_uut"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShowControl:showControl1\|data_tmp\[0\] " "Latch ShowControl:showControl1\|data_tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShowControl:showControl1\|SEL\[7\] " "Ports D and ENA on the latch are fed by the same signal ShowControl:showControl1\|SEL\[7\]" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623820043783 ""}  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623820043783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShowControl:showControl1\|data_tmp\[1\] " "Latch ShowControl:showControl1\|data_tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShowControl:showControl1\|SEL\[7\] " "Ports D and ENA on the latch are fed by the same signal ShowControl:showControl1\|SEL\[7\]" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623820043783 ""}  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623820043783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShowControl:showControl1\|data_tmp\[2\] " "Latch ShowControl:showControl1\|data_tmp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShowControl:showControl1\|SEL\[7\] " "Ports D and ENA on the latch are fed by the same signal ShowControl:showControl1\|SEL\[7\]" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623820043783 ""}  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623820043783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShowControl:showControl1\|data_tmp\[3\] " "Latch ShowControl:showControl1\|data_tmp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShowControl:showControl1\|SEL\[7\] " "Ports D and ENA on the latch are fed by the same signal ShowControl:showControl1\|SEL\[7\]" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623820043783 ""}  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623820043783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[7\] GND " "Pin \"SEG\[7\]\" is stuck at GND" {  } { { "../trl/cal_top.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/cal_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623820043907 "|cal_top|SEG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1623820043907 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 57 -1 0 } } { "../trl/uart_tx.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/uart_tx.v" 11 -1 0 } } { "../trl/showControl.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/showControl.v" 24 -1 0 } } { "../trl/keyPress.v" "" { Text "D:/course/FPGA/Demo/Cal_new/trl/keyPress.v" 20 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1623820043912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "474 " "Implemented 474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1623820044113 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1623820044113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "446 " "Implemented 446 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1623820044113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1623820044113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623820044163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 13:07:24 2021 " "Processing ended: Wed Jun 16 13:07:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623820044163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623820044163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623820044163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623820044163 ""}
