#include <stddef.h>
#include <stdlib.h>
#include <string.h>
#include <algorithm>
#include <assert.h>
#include "periph/i2c.hpp"
#include "periph/rcc.hpp"
#include "gpio_priv.hpp"
#include "i2c_priv.hpp"
#include "stm32f4xx.h"
#include "core_cm4.h"

using namespace periph;

constexpr auto i2c_standard_max_speed = 100000; // bps
constexpr auto i2c_fast_max_speed = 400000; // bps

static i2c *obj_list[i2c::I2C_END];

i2c::i2c(i2c_t i2c, uint32_t baud, dma &dma_tx, dma &dma_rx, gpio &sda,
    gpio &scl):
    _i2c(i2c),
    _baud(baud),
    irq_res(RES_OK),
    _sda(sda),
    _scl(scl),
    tx_dma(dma_tx),
    tx_buff(NULL),
    tx_size(0),
    rx_dma(dma_rx),
    rx_buff(NULL),
    rx_size(0)
{
    assert(_i2c < I2C_END && i2c_priv::i2c[_i2c]);
    assert(_baud > 0 && _baud <= i2c_fast_max_speed);
    assert(tx_dma.dir() == dma::DIR_MEM_TO_PERIPH);
    assert(tx_dma.inc_size() == dma::INC_SIZE_8);
    assert(rx_dma.dir() == dma::DIR_PERIPH_TO_MEM);
    assert(rx_dma.inc_size() == dma::INC_SIZE_8);
    assert(_sda.mode() == gpio::mode::AF);
    assert(_scl.mode() == gpio::mode::AF);
    
    assert(api_lock = xSemaphoreCreateMutex());
    
    obj_list[_i2c] = this;
    
    RCC->APB1ENR |= i2c_priv::rcc_en[_i2c];
    RCC->APB1RSTR |= i2c_priv::rcc_rst[_i2c];
    RCC->APB1RSTR &= ~i2c_priv::rcc_rst[_i2c];
    
    gpio_af_init(_i2c, _sda);
    gpio_af_init(_i2c, _scl);
    
    I2C_TypeDef *i2c_reg = i2c_priv::i2c[_i2c];
    
    i2c_reg->CR1 |= I2C_CR1_SWRST;
    i2c_reg->CR1 &= ~I2C_CR1_SWRST;
    
    // Setup i2c speed
    uint8_t freq, trise;
    uint32_t ccr;
    calc_clk(_i2c, _baud, freq, trise, ccr);
    i2c_reg->CR2 |= (freq & I2C_CR2_FREQ);
    i2c_reg->TRISE = trise;
    i2c_reg->CCR = ccr;
    //i2c_reg->TRISE = 11;
    //i2c_reg->CCR = 30;
    
    i2c_reg->CR2 |= I2C_CR2_DMAEN | I2C_CR2_LAST;
    i2c_reg->CR2 |= (I2C_CR2_ITERREN | I2C_CR2_ITEVTEN);
    i2c_reg->CR1 |= I2C_CR1_PE;
    
    tx_dma.dst((void *)&i2c_reg->DR);
    rx_dma.src((void *)&i2c_reg->DR);
    
    NVIC_ClearPendingIRQ(i2c_priv::irqn_event[_i2c]);
    NVIC_ClearPendingIRQ(i2c_priv::irqn_error[_i2c]);
    NVIC_SetPriority(i2c_priv::irqn_event[_i2c], 5);
    NVIC_SetPriority(i2c_priv::irqn_error[_i2c], 5);
    NVIC_EnableIRQ(i2c_priv::irqn_event[_i2c]);
    NVIC_EnableIRQ(i2c_priv::irqn_error[_i2c]);
}

i2c::~i2c()
{
    NVIC_DisableIRQ(i2c_priv::irqn_event[_i2c]);
    NVIC_DisableIRQ(i2c_priv::irqn_error[_i2c]);
    i2c_priv::i2c[_i2c]->CR1 &= ~I2C_CR1_PE;
    RCC->APB1ENR &= ~i2c_priv::rcc_en[_i2c];
    xSemaphoreGive(api_lock);
    vSemaphoreDelete(api_lock);
    obj_list[_i2c] = NULL;
}

void i2c::baud(uint32_t baud)
{
    assert(baud > 0 && baud <= i2c_fast_max_speed);
    
    xSemaphoreTake(api_lock, portMAX_DELAY);
    
    uint8_t freq = 0, trise = 0;
    uint32_t ccr = 0;
    calc_clk(_i2c, baud, freq, trise, ccr);
    
    I2C_TypeDef *i2c = i2c_priv::i2c[_i2c];
    
    _baud = baud;
    
    i2c->CR1 &= ~I2C_CR1_PE;
    
    i2c->CR2 &= ~I2C_CR2_FREQ;
    i2c->CR2 |= (freq & I2C_CR2_FREQ);
    i2c->TRISE = trise;
    i2c->CCR = ccr;
    
    i2c->CR1 |= I2C_CR1_PE;
    
    xSemaphoreGive(api_lock);
}

#if 0
int8_t i2c::tx(uint16_t addr, void *buff, uint16_t size)
{
    
}

int8_t i2c::rx(uint16_t addr, void *buff, uint16_t size)
{
    
}
#endif

int8_t i2c::exch(uint16_t addr, void *buff_tx, uint16_t size_tx, void *buff_rx,
    uint16_t size_rx)
{
    assert(buff_tx);
    assert(size_tx > 0);
    assert(buff_rx);
    assert(size_rx > 0);
    
    // 10-bit addresses haven't supported yet
    assert(addr <= 127);
    
    xSemaphoreTake(api_lock, portMAX_DELAY);
    
    _addr = addr;
    tx_buff = buff_tx;
    tx_size = size_tx;
    rx_buff = buff_rx;
    rx_size = size_rx;
    
    task = xTaskGetCurrentTaskHandle();
    i2c_priv::i2c[_i2c]->CR1 |= I2C_CR1_START;
    
    // Task will be unlocked later from isr
    ulTaskNotifyTake(true, portMAX_DELAY);
    
    xSemaphoreGive(api_lock);
    return irq_res;
}

void i2c::gpio_af_init(i2c_t i2c, gpio &gpio)
{
    GPIO_TypeDef *gpio_reg = gpio_priv::gpio[gpio.port()];
    uint8_t pin = gpio.pin();
    
    // Open drain
    gpio_reg->OTYPER |= GPIO_OTYPER_OT0 << pin;
    
    // Configure alternate function
    gpio_reg->AFR[pin / 8] &= ~(GPIO_AFRL_AFSEL0 << ((pin % 8) * 4));
    gpio_reg->AFR[pin / 8] |= i2c_priv::af[i2c] << ((pin % 8) * 4);
}

void i2c::calc_clk(i2c::i2c_t i2c, uint32_t baud, uint8_t &freq,
    uint8_t &trise, uint32_t &ccr)
{
    uint32_t apb1_freq = rcc_get_freq(RCC_SRC_APB1);
    freq = apb1_freq / 1000000;
    /* According to RM0090 page 853:
    "Bits 5:0 FREQ[5:0]: Peripheral clock frequency"
    2 Mhz is min and allowed and 50 Mhz is max allowed */
    assert(freq >= 2 && freq <= 50);
    
    /* According to RM0090 page 860:
    fPCLK1 must be at least 2 MHz to achieve Sm mode I2C frequencies. It must be
    at least 4 MHz to achieve Fm mode I2C frequencies. It must be a multiple of
    10MHz to reach the 400 kHz maximum I2C Fm mode clock */
    assert(baud <= i2c_standard_max_speed || freq >= 2);
    assert(baud < i2c_standard_max_speed || freq >= 4);
    
    if(baud <= i2c_standard_max_speed)
    {
        ccr = apb1_freq / (baud << 1);
        ccr = std::max<uint32_t>(ccr, 4);
        ccr &= ~(I2C_CCR_FS | I2C_CCR_DUTY);
        trise = freq + 1;
    }
    else
    {
        ccr = apb1_freq / (baud * 25);
        ccr = std::max<uint32_t>(ccr, 1);
        ccr |= I2C_CCR_FS | I2C_CCR_DUTY;
        trise = ((freq * 300) / 1000) + 1;
    }
}

void i2c::on_dma_tx(dma *dma, dma::event_t event, void *ctx)
{
    if(event == dma::EVENT_HALF)
        return;
    
    i2c *obj = static_cast<i2c *>(ctx);
    BaseType_t hi_task_woken = 0;
    
    if(event == dma::EVENT_CMPLT)
        tx_hndlr(obj, &hi_task_woken);
    else if(event == dma::EVENT_ERROR)
        err_hndlr(obj, RES_TX_FAIL, &hi_task_woken);
}

void i2c::on_dma_rx(dma *dma, dma::event_t event, void *ctx)
{
    if(event == dma::EVENT_HALF)
        return;
    
    i2c *obj = static_cast<i2c *>(ctx);
    BaseType_t hi_task_woken = 0;
    
    if(event == dma::EVENT_CMPLT)
        rx_hndlr(obj, &hi_task_woken);
    else if(event == dma::EVENT_ERROR)
        err_hndlr(obj, RES_RX_FAIL, &hi_task_woken);
}

extern "C" void tx_hndlr(i2c *obj, BaseType_t *hi_task_woken)
{
    *hi_task_woken = 0;
    obj->tx_buff = NULL;
    obj->tx_size = 0;
    
    I2C_TypeDef *i2c = i2c_priv::i2c[obj->_i2c];
    
    if(obj->rx_buff && obj->rx_size > 0)
    {
        // Generate the second start to read the data
        i2c->CR1 |= I2C_CR1_START;
        return;
    }
    // Wait for last byte transmitting
    while(!(i2c->SR1 & I2C_SR1_TXE));
    
    i2c->CR1 |= I2C_CR1_STOP;
    
    obj->irq_res = i2c::RES_OK;
    vTaskNotifyGiveFromISR(obj->task, hi_task_woken);
    portYIELD_FROM_ISR(*hi_task_woken);
}

extern "C" void rx_hndlr(i2c *obj, BaseType_t *hi_task_woken)
{
    *hi_task_woken = 0;
    obj->rx_buff = NULL;
    obj->rx_size = 0;
    
    i2c_priv::i2c[obj->_i2c]->CR2 &= ~I2C_CR2_LAST;
    i2c_priv::i2c[obj->_i2c]->CR1 |= I2C_CR1_STOP;
    
    obj->irq_res = i2c::RES_OK;
    vTaskNotifyGiveFromISR(obj->task, hi_task_woken);
    portYIELD_FROM_ISR(*hi_task_woken);
}

extern "C" void err_hndlr(i2c *obj, int8_t err, BaseType_t *hi_task_woken)
{
    *hi_task_woken = 0;
    
    obj->tx_dma.stop();
    obj->rx_dma.stop();
    
    obj->tx_buff = NULL;
    obj->tx_size = 0;
    obj->rx_buff = NULL;
    obj->rx_size = 0;
    
    //i2c_list[obj->_i2c]->CR2 &= ~I2C_CR2_LAST;
    i2c_priv::i2c[obj->_i2c]->CR1 |= I2C_CR1_STOP;
    
    obj->irq_res = (i2c::res_t)err;
    vTaskNotifyGiveFromISR(obj->task, hi_task_woken);
    portYIELD_FROM_ISR(*hi_task_woken);
}

extern "C" void i2c_event_irq_hndlr(i2c *obj)
{
    I2C_TypeDef *i2c = i2c_priv::i2c[obj->_i2c];
    uint16_t sr1 = i2c->SR1;
    
    if(sr1 & I2C_SR1_SB)
    {
        // Start condition is sent. Need to send device address
        i2c->DR = (obj->_addr << 1) | (obj->tx_buff ? 0 : 1);
    }
    else if(sr1 & (I2C_SR1_ADDR | I2C_SR1_ADD10))
    {
        uint16_t sr2 = (uint16_t)i2c->SR2;
        // Device address is sent. Need to send/receive data
        if(obj->tx_buff)
        {
            obj->tx_dma.src(obj->tx_buff);
            obj->tx_dma.size(obj->tx_size);
            obj->tx_dma.start_once(obj->on_dma_tx, obj);
        }
        else if(obj->rx_buff)
        {
            if(obj->rx_size > 1)
                i2c->CR1 |= I2C_CR1_ACK;
            else
                i2c->CR1 &= ~I2C_CR1_ACK;
            
            obj->rx_dma.dst(obj->rx_buff);
            obj->rx_dma.size(obj->rx_size);
            obj->rx_dma.start_once(obj->on_dma_rx, obj);
        }
    }
    else if(sr1 & I2C_SR1_BTF)
    {
        // Clear BTF flag
        uint32_t dr = i2c->DR;
    }
}

extern "C" void i2c_error_irq_hndlr(i2c *obj)
{
    I2C_TypeDef *i2c = i2c_priv::i2c[obj->_i2c];
    uint32_t sr1 = i2c->SR1;
    uint32_t sr2 = i2c->SR2;
    uint32_t dr = i2c->DR;
    
    BaseType_t hi_task_woken = 0;
    if(sr1 & I2C_SR1_AF)
    {
        // No ACK from device
        // NAK irq flag doesn't work during receiving using DMA.
        // When slave sends NAK, master still wait for some data.
        // Maybe problem in I2C_CR2_LAST?
        i2c->SR1 &= ~I2C_SR1_AF;
        err_hndlr(obj, i2c::RES_NO_ACK, &hi_task_woken);
    }
    else if(sr1 & I2C_SR1_OVR)
    {
        i2c->SR1 &= ~I2C_SR1_OVR;
        err_hndlr(obj, i2c::RES_RX_FAIL, &hi_task_woken);
    }
    else if(sr1 & I2C_SR1_ARLO)
    {
        i2c->SR1 &= ~I2C_SR1_ARLO;
        err_hndlr(obj, i2c::RES_TX_FAIL, &hi_task_woken);
    }
    else if(sr1 & I2C_SR1_BERR)
    {
        // Error: bus error is detected (misplaced start or stop condition)
        i2c->SR1 &= ~I2C_SR1_BERR;
        err_hndlr(obj, i2c::RES_TX_FAIL, &hi_task_woken);
    }
}

extern "C" void I2C1_EV_IRQHandler(void)
{
    i2c_event_irq_hndlr(obj_list[i2c::I2C_1]);
}

extern "C" void I2C1_ER_IRQHandler(void)
{
    i2c_error_irq_hndlr(obj_list[i2c::I2C_1]);
}

extern "C" void I2C2_EV_IRQHandler(void)
{
    i2c_event_irq_hndlr(obj_list[i2c::I2C_2]);
}

extern "C" void I2C2_ER_IRQHandler(void)
{
    i2c_error_irq_hndlr(obj_list[i2c::I2C_2]);
}

#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || \
    defined(STM32F407xx) || defined(STM32F411xE) || defined(STM32F412Cx) || \
    defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || \
    defined(STM32F413xx) || defined(STM32F415xx) || defined(STM32F417xx) || \
    defined(STM32F423xx) || defined(STM32F427xx) || defined(STM32F429xx) || \
    defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F446xx) || \
    defined(STM32F469xx) || defined(STM32F479xx)
extern "C" void I2C3_EV_IRQHandler(void)
{
    i2c_event_irq_hndlr(obj_list[i2c::I2C_3]);
}

extern "C" void I2C3_ER_IRQHandler(void)
{
    i2c_error_irq_hndlr(obj_list[i2c::I2C_3]);
}
#endif
