

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Mon Mar 18 23:56:32 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      4|     707|     694|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|     872|     364|
|Multiplexer      |        -|      -|       -|     339|
|Register         |        -|      -|     371|      32|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|    1950|    1429|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |           Memory          |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |cor_phaseArray_phase_8_U   |correlateTop_cor_bkb  |        0|  80|  28|    16|   32|     1|          512|
    |cor_phaseArray_phase_9_U   |correlateTop_cor_bkb  |        0|  80|  28|    16|   32|     1|          512|
    |cor_phaseArray_phase_10_U  |correlateTop_cor_bkb  |        0|  80|  28|    16|   32|     1|          512|
    |cor_phaseArray_phase_11_U  |correlateTop_cor_bkb  |        0|  80|  28|    16|   32|     1|          512|
    |cor_phaseArray_phase_12_U  |correlateTop_cor_bkb  |        0|  80|  28|    16|   32|     1|          512|
    |cor_phaseArray_phase_U     |correlateTop_cor_bkb  |        0|  80|  28|    16|   32|     1|          512|
    |cor_phaseArray_phase_1_U   |correlateTop_cor_bkb  |        0|  80|  28|    16|   32|     1|          512|
    |cor_phaseArray_phase_2_U   |correlateTop_cor_bkb  |        0|  80|  28|    16|   32|     1|          512|
    |cor_phaseArray_phase_3_U   |correlateTop_cor_bkb  |        0|  80|  28|    16|   32|     1|          512|
    |cor_phaseArray_phase_4_U   |correlateTop_cor_bkb  |        0|  80|  28|    16|   32|     1|          512|
    |cor_phaseArray_phase_5_U   |correlateTop_cor_lbW  |        0|  18|  21|    16|    1|     1|           16|
    |cor_phaseArray_phase_6_U   |correlateTop_cor_lbW  |        0|  18|  21|    16|    1|     1|           16|
    |cor_phaseArray_phase_7_U   |correlateTop_cor_lbW  |        0|  18|  21|    16|    1|     1|           16|
    |cor_phaseArray_phase_13_U  |correlateTop_cor_lbW  |        0|  18|  21|    16|    1|     1|           16|
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                      |                      |        0| 872| 364|   224|  324|    14|         5184|
    +---------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |p_Val2_2_fu_485_p2                |     *    |      4|    0|  48|          32|          32|
    |p_Val2_3_2_i_fu_424_p2            |     +    |      0|    0|  32|          32|          32|
    |p_Val2_6_i_fu_388_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp1_fu_376_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp2_fu_382_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp3_fu_394_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp4_fu_400_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp5_fu_406_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp6_fu_412_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp7_fu_418_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp8_fu_364_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp9_fu_358_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp_4_fu_511_p2                   |     +    |      0|  101|  37|           6|          32|
    |tmp_fu_370_p2                     |     +    |      0|  101|  37|          32|          32|
    |p_Val2_9_i_fu_470_p2              |     -    |      0|  101|  37|          32|          32|
    |p_Val2_i_fu_466_p2                |     -    |      0|  101|  37|          32|          32|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage1_flag00001001  |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage1_flag00011001  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|    0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|    0|   2|           1|           1|
    |ap_condition_526                  |    and   |      0|    0|   2|           1|           1|
    |i_data_last_V_0_load_A            |    and   |      0|    0|   2|           1|           1|
    |i_data_last_V_0_load_B            |    and   |      0|    0|   2|           1|           1|
    |o_data_data_V_1_load_A            |    and   |      0|    0|   2|           1|           1|
    |o_data_data_V_1_load_B            |    and   |      0|    0|   2|           1|           1|
    |o_data_last_V_1_load_A            |    and   |      0|    0|   2|           1|           1|
    |o_data_last_V_1_load_B            |    and   |      0|    0|   2|           1|           1|
    |i_data_last_V_0_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |o_data_data_V_1_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |o_data_last_V_1_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |tmp_5_fu_523_p2                   |   icmp   |      0|    0|  16|          32|          18|
    |tmp_5_i_fu_462_p2                 |   icmp   |      0|    0|  16|          32|          32|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|    0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter2  |    or    |      0|    0|   2|           1|           1|
    |o_data_data_V_tmp_fu_528_p3       |  select  |      0|    0|  32|           1|          32|
    |tmp_i_4_fu_474_p3                 |  select  |      0|    0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      4|  707| 694|         574|         646|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  15|          3|    1|          3|
    |cor_phaseArray_phase_10_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_11_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_12_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_13_address0  |  15|          3|    4|         12|
    |cor_phaseArray_phase_1_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_2_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_3_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_4_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_5_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_6_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_7_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_8_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_9_address0   |  15|          3|    4|         12|
    |cor_phaseArray_phase_address0     |  15|          3|    4|         12|
    |i_data_TDATA_blk_n                |   9|          2|    1|          2|
    |i_data_data_V_0_state             |  15|          3|    2|          6|
    |i_data_last_V_0_data_out          |   9|          2|    1|          2|
    |i_data_last_V_0_state             |  15|          3|    2|          6|
    |loadCount_V                       |   9|          2|   32|         64|
    |o_data_TDATA_blk_n                |   9|          2|    1|          2|
    |o_data_data_V_1_data_out          |   9|          2|   32|         64|
    |o_data_data_V_1_state             |  15|          3|    2|          6|
    |o_data_last_V_1_data_out          |   9|          2|    1|          2|
    |o_data_last_V_1_state             |  15|          3|    2|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 339|         69|  133|        331|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_start_V_read_reg_611  |   1|   0|    1|          0|
    |cor_phaseArray_phase_10_reg_566        |   4|   0|    4|          0|
    |cor_phaseArray_phase_12_reg_571        |   4|   0|    4|          0|
    |cor_phaseArray_phase_14_reg_576        |   4|   0|    4|          0|
    |cor_phaseArray_phase_16_reg_581        |   4|   0|    4|          0|
    |cor_phaseArray_phase_18_reg_586        |   4|   0|    4|          0|
    |cor_phaseArray_phase_20_reg_591        |   4|   0|    4|          0|
    |cor_phaseArray_phase_22_reg_596        |   4|   0|    4|          0|
    |cor_phaseArray_phase_24_reg_601        |   4|   0|    4|          0|
    |cor_phaseArray_phase_26_reg_606        |   4|   0|    4|          0|
    |cor_phaseArray_phase_2_reg_546         |   4|   0|    4|          0|
    |cor_phaseArray_phase_4_reg_551         |   4|   0|    4|          0|
    |cor_phaseArray_phase_6_reg_556         |   4|   0|    4|          0|
    |cor_phaseArray_phase_8_reg_561         |   4|   0|    4|          0|
    |cor_phaseArray_phase_reg_541           |   4|   0|    4|          0|
    |currentState                           |   1|   0|    1|          0|
    |currentState_load_reg_537              |   1|   0|    1|          0|
    |i_data_data_V_0_state                  |   2|   0|    2|          0|
    |i_data_last_V_0_payload_A              |   1|   0|    1|          0|
    |i_data_last_V_0_payload_B              |   1|   0|    1|          0|
    |i_data_last_V_0_sel_rd                 |   1|   0|    1|          0|
    |i_data_last_V_0_sel_wr                 |   1|   0|    1|          0|
    |i_data_last_V_0_state                  |   2|   0|    2|          0|
    |loadCount_V                            |  32|   0|   32|          0|
    |o_data_data_V_1_payload_A              |  32|   0|   32|          0|
    |o_data_data_V_1_payload_B              |  32|   0|   32|          0|
    |o_data_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |o_data_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |o_data_data_V_1_state                  |   2|   0|    2|          0|
    |o_data_last_V_1_payload_A              |   1|   0|    1|          0|
    |o_data_last_V_1_payload_B              |   1|   0|    1|          0|
    |o_data_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |o_data_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |o_data_last_V_1_state                  |   2|   0|    2|          0|
    |o_data_last_V_tmp_reg_629              |   1|   0|    1|          0|
    |p_Val2_3_2_i_reg_622                   |  32|   0|   32|          0|
    |p_Val2_6_i_reg_615                     |  32|   0|   32|          0|
    |res_V_reg_639                          |  32|   0|   32|          0|
    |start_V_read_reg_611                   |   1|   0|    1|          0|
    |tmp_i_4_reg_634                        |  32|   0|   32|          0|
    |currentState_load_reg_537              |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 371|  32|  308|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |  correlateTop | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |  correlateTop | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |    start_V    |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |  phaseClass_V |    scalar    |
+---------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.43ns
ST_1: phaseClass_V_read (25)  [1/1] 0.00ns
codeRepl:0  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)

ST_1: currentState_load (43)  [1/1] 0.00ns  loc: correlator.cpp:67
codeRepl:18  %currentState_load = load i1* @currentState, align 1

ST_1: StgValue_9 (46)  [1/1] 0.00ns  loc: correlator.cpp:73
codeRepl:21  br i1 %currentState_load, label %2, label %0

ST_1: tmp_i (65)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:9  %tmp_i = zext i4 %phaseClass_V_read to i64

ST_1: cor_phaseArray_phase (66)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:10  %cor_phaseArray_phase = getelementptr [16 x i32]* @cor_phaseArray_phase_8, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_1 (67)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:11  %cor_phaseArray_phase_1 = load i32* %cor_phaseArray_phase, align 8

ST_1: cor_phaseArray_phase_2 (68)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:12  %cor_phaseArray_phase_2 = getelementptr [16 x i32]* @cor_phaseArray_phase_9, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_3 (69)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:13  %cor_phaseArray_phase_3 = load i32* %cor_phaseArray_phase_2, align 4

ST_1: cor_phaseArray_phase_4 (71)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:15  %cor_phaseArray_phase_4 = getelementptr [16 x i32]* @cor_phaseArray_phase_10, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_5 (72)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:16  %cor_phaseArray_phase_5 = load i32* %cor_phaseArray_phase_4, align 16

ST_1: cor_phaseArray_phase_6 (74)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:18  %cor_phaseArray_phase_6 = getelementptr [16 x i32]* @cor_phaseArray_phase_11, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_7 (75)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:19  %cor_phaseArray_phase_7 = load i32* %cor_phaseArray_phase_6, align 4

ST_1: cor_phaseArray_phase_8 (77)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:21  %cor_phaseArray_phase_8 = getelementptr [16 x i32]* @cor_phaseArray_phase_12, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_9 (78)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:22  %cor_phaseArray_phase_9 = load i32* %cor_phaseArray_phase_8, align 8

ST_1: cor_phaseArray_phase_10 (80)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:24  %cor_phaseArray_phase_10 = getelementptr [16 x i32]* @cor_phaseArray_phase, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_11 (81)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:25  %cor_phaseArray_phase_11 = load i32* %cor_phaseArray_phase_10, align 4

ST_1: cor_phaseArray_phase_12 (83)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:27  %cor_phaseArray_phase_12 = getelementptr [16 x i32]* @cor_phaseArray_phase_1, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_13 (84)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:28  %cor_phaseArray_phase_13 = load i32* %cor_phaseArray_phase_12, align 16

ST_1: cor_phaseArray_phase_14 (86)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:30  %cor_phaseArray_phase_14 = getelementptr [16 x i32]* @cor_phaseArray_phase_2, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_15 (87)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:31  %cor_phaseArray_phase_15 = load i32* %cor_phaseArray_phase_14, align 4

ST_1: cor_phaseArray_phase_16 (89)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:33  %cor_phaseArray_phase_16 = getelementptr [16 x i32]* @cor_phaseArray_phase_3, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_17 (90)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:34  %cor_phaseArray_phase_17 = load i32* %cor_phaseArray_phase_16, align 8

ST_1: cor_phaseArray_phase_18 (92)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:36  %cor_phaseArray_phase_18 = getelementptr [16 x i32]* @cor_phaseArray_phase_4, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_19 (93)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:37  %cor_phaseArray_phase_19 = load i32* %cor_phaseArray_phase_18, align 4

ST_1: cor_phaseArray_phase_20 (95)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:39  %cor_phaseArray_phase_20 = getelementptr [16 x i1]* @cor_phaseArray_phase_5, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_21 (96)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:40  %cor_phaseArray_phase_21 = load i1* %cor_phaseArray_phase_20, align 1

ST_1: cor_phaseArray_phase_22 (99)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:43  %cor_phaseArray_phase_22 = getelementptr [16 x i1]* @cor_phaseArray_phase_6, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_23 (100)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:44  %cor_phaseArray_phase_23 = load i1* %cor_phaseArray_phase_22, align 1

ST_1: cor_phaseArray_phase_24 (103)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:47  %cor_phaseArray_phase_24 = getelementptr [16 x i1]* @cor_phaseArray_phase_7, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_25 (104)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:48  %cor_phaseArray_phase_25 = load i1* %cor_phaseArray_phase_24, align 1

ST_1: cor_phaseArray_phase_26 (107)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:51  %cor_phaseArray_phase_26 = getelementptr [16 x i1]* @cor_phaseArray_phase_13, i64 0, i64 %tmp_i

ST_1: cor_phaseArray_phase_27 (108)  [2/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:52  %cor_phaseArray_phase_27 = load i1* %cor_phaseArray_phase_26, align 1

ST_1: StgValue_39 (134)  [1/1] 0.00ns  loc: correlator.cpp:104
:78  store i1 true, i1* @currentState, align 1


 <State 2>: 5.93ns
ST_2: start_V_read (26)  [1/1] 0.00ns
codeRepl:1  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_2: StgValue_41 (48)  [1/1] 0.00ns  loc: correlator.cpp:75
:0  br i1 %start_V_read, label %1, label %._crit_edge86

ST_2: StgValue_42 (51)  [1/1] 0.00ns  loc: correlator.cpp:77
:1  store i1 true, i1* @currentState, align 1

ST_2: empty (56)  [2/2] 0.00ns
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_2: cor_phaseArray_phase_1 (67)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:11  %cor_phaseArray_phase_1 = load i32* %cor_phaseArray_phase, align 8

ST_2: cor_phaseArray_phase_3 (69)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:13  %cor_phaseArray_phase_3 = load i32* %cor_phaseArray_phase_2, align 4

ST_2: StgValue_46 (70)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:14  store i32 %cor_phaseArray_phase_3, i32* %cor_phaseArray_phase, align 8

ST_2: cor_phaseArray_phase_5 (72)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:16  %cor_phaseArray_phase_5 = load i32* %cor_phaseArray_phase_4, align 16

ST_2: StgValue_48 (73)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:17  store i32 %cor_phaseArray_phase_5, i32* %cor_phaseArray_phase_2, align 4

ST_2: cor_phaseArray_phase_7 (75)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:19  %cor_phaseArray_phase_7 = load i32* %cor_phaseArray_phase_6, align 4

ST_2: StgValue_50 (76)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:20  store i32 %cor_phaseArray_phase_7, i32* %cor_phaseArray_phase_4, align 16

ST_2: cor_phaseArray_phase_9 (78)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:22  %cor_phaseArray_phase_9 = load i32* %cor_phaseArray_phase_8, align 8

ST_2: StgValue_52 (79)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:23  store i32 %cor_phaseArray_phase_9, i32* %cor_phaseArray_phase_6, align 4

ST_2: cor_phaseArray_phase_11 (81)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:25  %cor_phaseArray_phase_11 = load i32* %cor_phaseArray_phase_10, align 4

ST_2: StgValue_54 (82)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:26  store i32 %cor_phaseArray_phase_11, i32* %cor_phaseArray_phase_8, align 8

ST_2: cor_phaseArray_phase_13 (84)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:28  %cor_phaseArray_phase_13 = load i32* %cor_phaseArray_phase_12, align 16

ST_2: StgValue_56 (85)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:29  store i32 %cor_phaseArray_phase_13, i32* %cor_phaseArray_phase_10, align 4

ST_2: cor_phaseArray_phase_15 (87)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:31  %cor_phaseArray_phase_15 = load i32* %cor_phaseArray_phase_14, align 4

ST_2: StgValue_58 (88)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:32  store i32 %cor_phaseArray_phase_15, i32* %cor_phaseArray_phase_12, align 16

ST_2: cor_phaseArray_phase_17 (90)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:34  %cor_phaseArray_phase_17 = load i32* %cor_phaseArray_phase_16, align 8

ST_2: StgValue_60 (91)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:35  store i32 %cor_phaseArray_phase_17, i32* %cor_phaseArray_phase_14, align 4

ST_2: cor_phaseArray_phase_19 (93)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:37  %cor_phaseArray_phase_19 = load i32* %cor_phaseArray_phase_18, align 4

ST_2: StgValue_62 (94)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:38  store i32 %cor_phaseArray_phase_19, i32* %cor_phaseArray_phase_16, align 8

ST_2: cor_phaseArray_phase_21 (96)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:40  %cor_phaseArray_phase_21 = load i1* %cor_phaseArray_phase_20, align 1

ST_2: extLd6 (97)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:41  %extLd6 = zext i1 %cor_phaseArray_phase_21 to i32

ST_2: StgValue_65 (98)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:42  store i32 %extLd6, i32* %cor_phaseArray_phase_18, align 4

ST_2: cor_phaseArray_phase_23 (100)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:44  %cor_phaseArray_phase_23 = load i1* %cor_phaseArray_phase_22, align 1

ST_2: extLd3 (101)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:45  %extLd3 = zext i1 %cor_phaseArray_phase_23 to i32

ST_2: StgValue_68 (102)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:46  store i1 %cor_phaseArray_phase_23, i1* %cor_phaseArray_phase_20, align 1

ST_2: cor_phaseArray_phase_25 (104)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:48  %cor_phaseArray_phase_25 = load i1* %cor_phaseArray_phase_24, align 1

ST_2: extLd1 (105)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:49  %extLd1 = zext i1 %cor_phaseArray_phase_25 to i32

ST_2: StgValue_71 (106)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:50  store i1 %cor_phaseArray_phase_25, i1* %cor_phaseArray_phase_22, align 1

ST_2: cor_phaseArray_phase_27 (108)  [1/2] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:52  %cor_phaseArray_phase_27 = load i1* %cor_phaseArray_phase_26, align 1

ST_2: extLd (109)  [1/1] 0.00ns  loc: correlator.cpp:228->correlator.cpp:91
:53  %extLd = zext i1 %cor_phaseArray_phase_27 to i32

ST_2: StgValue_74 (110)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:54  store i1 %cor_phaseArray_phase_27, i1* %cor_phaseArray_phase_24, align 1

ST_2: StgValue_75 (111)  [1/1] 1.43ns  loc: correlator.cpp:228->correlator.cpp:91
:55  store i1 false, i1* %cor_phaseArray_phase_26, align 1

ST_2: tmp9 (112)  [1/1] 1.39ns  loc: correlator.cpp:240->correlator.cpp:92
:56  %tmp9 = add i32 %cor_phaseArray_phase_15, %cor_phaseArray_phase_19

ST_2: tmp8 (113)  [1/1] 1.39ns  loc: correlator.cpp:240->correlator.cpp:92
:57  %tmp8 = add i32 %cor_phaseArray_phase_17, %tmp9

ST_2: tmp (114)  [1/1] 1.73ns  loc: correlator.cpp:240->correlator.cpp:92
:58  %tmp = add i32 %cor_phaseArray_phase_13, %cor_phaseArray_phase_5

ST_2: tmp1 (115)  [1/1] 1.73ns  loc: correlator.cpp:240->correlator.cpp:92
:59  %tmp1 = add i32 %extLd1, %cor_phaseArray_phase_3

ST_2: tmp2 (116)  [1/1] 1.39ns  loc: correlator.cpp:240->correlator.cpp:92
:60  %tmp2 = add i32 %tmp, %tmp1

ST_2: p_Val2_6_i (117)  [1/1] 1.39ns  loc: correlator.cpp:240->correlator.cpp:92
:61  %p_Val2_6_i = add i32 %tmp8, %tmp2

ST_2: tmp3 (118)  [1/1] 1.39ns  loc: correlator.cpp:242->correlator.cpp:92
:62  %tmp3 = add i32 %cor_phaseArray_phase_11, %extLd3

ST_2: tmp4 (119)  [1/1] 1.39ns  loc: correlator.cpp:242->correlator.cpp:92
:63  %tmp4 = add i32 %extLd6, %tmp3

ST_2: tmp5 (120)  [1/1] 1.73ns  loc: correlator.cpp:242->correlator.cpp:92
:64  %tmp5 = add i32 %cor_phaseArray_phase_9, %cor_phaseArray_phase_7

ST_2: tmp6 (121)  [1/1] 1.73ns  loc: correlator.cpp:242->correlator.cpp:92
:65  %tmp6 = add i32 %extLd, %cor_phaseArray_phase_1

ST_2: tmp7 (122)  [1/1] 1.39ns  loc: correlator.cpp:242->correlator.cpp:92
:66  %tmp7 = add i32 %tmp5, %tmp6

ST_2: p_Val2_3_2_i (123)  [1/1] 1.39ns  loc: correlator.cpp:242->correlator.cpp:92
:67  %p_Val2_3_2_i = add i32 %tmp4, %tmp7


 <State 3>: 3.47ns
ST_3: empty (56)  [1/2] 0.00ns
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_3: p_Val2_s (57)  [1/1] 0.00ns
:1  %p_Val2_s = extractvalue { i32, i1 } %empty, 0

ST_3: o_data_last_V_tmp (58)  [1/1] 0.00ns
:2  %o_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1

ST_3: p_Val2_1 (59)  [1/1] 0.00ns  loc: correlator.cpp:83
:3  %p_Val2_1 = trunc i32 %p_Val2_s to i16

ST_3: StgValue_92 (60)  [1/1] 0.00ns  loc: correlator.cpp:83
:4  store i16 %p_Val2_1, i16* @unScalled_V, align 2

ST_3: p_0 (61)  [1/1] 0.00ns  loc: correlator.cpp:84
:5  %p_0 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_1, i5 0)

ST_3: StgValue_94 (62)  [1/1] 0.00ns  loc: correlator.cpp:84
:6  store i21 %p_0, i21* @newVal_V, align 4

ST_3: tmp_5_i (124)  [1/1] 2.08ns  loc: correlator.cpp:408->correlator.cpp:92
:68  %tmp_5_i = icmp sgt i32 %p_Val2_6_i, %p_Val2_3_2_i

ST_3: p_Val2_i (125)  [1/1] 1.73ns  loc: correlator.cpp:411->correlator.cpp:92
:69  %p_Val2_i = sub i32 %p_Val2_3_2_i, %p_Val2_6_i

ST_3: p_Val2_9_i (126)  [1/1] 1.73ns  loc: correlator.cpp:409->correlator.cpp:92
:70  %p_Val2_9_i = sub i32 %p_Val2_6_i, %p_Val2_3_2_i

ST_3: tmp_i_4 (127)  [1/1] 1.40ns  loc: correlator.cpp:408->correlator.cpp:92
:71  %tmp_i_4 = select i1 %tmp_5_i, i32 %p_Val2_9_i, i32 %p_Val2_i


 <State 4>: 7.87ns
ST_4: OP1_V_cast (128)  [1/1] 0.00ns  loc: correlator.cpp:413->correlator.cpp:92
:72  %OP1_V_cast = sext i32 %tmp_i_4 to i42

ST_4: p_Val2_2 (129)  [1/1] 7.87ns  loc: correlator.cpp:413->correlator.cpp:92
:73  %p_Val2_2 = mul i42 %OP1_V_cast, %OP1_V_cast

ST_4: res_V (130)  [1/1] 0.00ns  loc: correlator.cpp:413->correlator.cpp:92
:74  %res_V = call i32 @_ssdm_op_PartSelect.i32.i42.i32.i32(i42 %p_Val2_2, i32 10, i32 41)


 <State 5>: 3.47ns
ST_5: loadCount_V_load (45)  [1/1] 0.00ns  loc: correlator.cpp:90
codeRepl:20  %loadCount_V_load = load i32* @loadCount_V, align 4

ST_5: StgValue_103 (50)  [1/1] 1.03ns  loc: correlator.cpp:76
:0  store i32 0, i32* @loadCount_V, align 4

ST_5: tmp_4 (63)  [1/1] 1.73ns  loc: correlator.cpp:90
:7  %tmp_4 = add i32 32, %loadCount_V_load

ST_5: StgValue_105 (64)  [1/1] 1.03ns  loc: correlator.cpp:90
:8  store i32 %tmp_4, i32* @loadCount_V, align 4

ST_5: tmp_5 (131)  [1/1] 2.08ns  loc: correlator.cpp:95
:75  %tmp_5 = icmp sgt i32 %res_V, 204800

ST_5: o_data_data_V_tmp (132)  [1/1] 1.40ns  loc: correlator.cpp:95
:76  %o_data_data_V_tmp = select i1 %tmp_5, i32 %tmp_4, i32 0

ST_5: StgValue_108 (133)  [2/2] 0.00ns  loc: correlator.cpp:95
:77  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %o_data_last_V_tmp)


 <State 6>: 0.00ns
ST_6: StgValue_109 (27)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !88

ST_6: StgValue_110 (28)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !92

ST_6: StgValue_111 (29)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !96

ST_6: StgValue_112 (30)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !100

ST_6: StgValue_113 (31)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !104

ST_6: StgValue_114 (32)  [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !110

ST_6: StgValue_115 (33)  [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind

ST_6: StgValue_116 (34)  [1/1] 0.00ns  loc: correlator.cpp:16
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_117 (35)  [1/1] 0.00ns  loc: correlator.cpp:17
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_118 (36)  [1/1] 0.00ns  loc: correlator.cpp:18
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_119 (37)  [1/1] 0.00ns  loc: correlator.cpp:20
codeRepl:12  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_120 (38)  [1/1] 0.00ns  loc: correlator.cpp:44
codeRepl:13  call void (...)* @_ssdm_op_SpecReset(i21* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_121 (39)  [1/1] 0.00ns  loc: correlator.cpp:47
codeRepl:14  call void (...)* @_ssdm_op_SpecReset(i16* @unScalled_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_122 (40)  [1/1] 0.00ns  loc: correlator.cpp:54
codeRepl:15  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_123 (41)  [1/1] 0.00ns  loc: correlator.cpp:59
codeRepl:16  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_124 (42)  [1/1] 0.00ns  loc: correlator.cpp:62
codeRepl:17  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_125 (44)  [1/1] 0.00ns  loc: correlator.cpp:67
codeRepl:19  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_126 (52)  [1/1] 0.00ns  loc: correlator.cpp:78
:2  br label %._crit_edge86

ST_6: StgValue_127 (54)  [1/1] 0.00ns  loc: correlator.cpp:79
._crit_edge86:0  br label %._crit_edge85

ST_6: StgValue_128 (133)  [1/2] 0.00ns  loc: correlator.cpp:95
:77  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %o_data_last_V_tmp)

ST_6: StgValue_129 (135)  [1/1] 0.00ns  loc: correlator.cpp:106
:79  br label %._crit_edge85

ST_6: StgValue_130 (137)  [1/1] 0.00ns  loc: correlator.cpp:109
._crit_edge85:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phaseClass_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ loadCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unScalled_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseArray_phase_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cor_phaseArray_phase_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phaseClass_V_read       (read          ) [ 0000000]
currentState_load       (load          ) [ 0111111]
StgValue_9              (br            ) [ 0000000]
tmp_i                   (zext          ) [ 0000000]
cor_phaseArray_phase    (getelementptr ) [ 0010000]
cor_phaseArray_phase_2  (getelementptr ) [ 0010000]
cor_phaseArray_phase_4  (getelementptr ) [ 0010000]
cor_phaseArray_phase_6  (getelementptr ) [ 0010000]
cor_phaseArray_phase_8  (getelementptr ) [ 0010000]
cor_phaseArray_phase_10 (getelementptr ) [ 0010000]
cor_phaseArray_phase_12 (getelementptr ) [ 0010000]
cor_phaseArray_phase_14 (getelementptr ) [ 0010000]
cor_phaseArray_phase_16 (getelementptr ) [ 0010000]
cor_phaseArray_phase_18 (getelementptr ) [ 0010000]
cor_phaseArray_phase_20 (getelementptr ) [ 0010000]
cor_phaseArray_phase_22 (getelementptr ) [ 0010000]
cor_phaseArray_phase_24 (getelementptr ) [ 0010000]
cor_phaseArray_phase_26 (getelementptr ) [ 0010000]
StgValue_39             (store         ) [ 0000000]
start_V_read            (read          ) [ 0111111]
StgValue_41             (br            ) [ 0000000]
StgValue_42             (store         ) [ 0000000]
cor_phaseArray_phase_1  (load          ) [ 0000000]
cor_phaseArray_phase_3  (load          ) [ 0000000]
StgValue_46             (store         ) [ 0000000]
cor_phaseArray_phase_5  (load          ) [ 0000000]
StgValue_48             (store         ) [ 0000000]
cor_phaseArray_phase_7  (load          ) [ 0000000]
StgValue_50             (store         ) [ 0000000]
cor_phaseArray_phase_9  (load          ) [ 0000000]
StgValue_52             (store         ) [ 0000000]
cor_phaseArray_phase_11 (load          ) [ 0000000]
StgValue_54             (store         ) [ 0000000]
cor_phaseArray_phase_13 (load          ) [ 0000000]
StgValue_56             (store         ) [ 0000000]
cor_phaseArray_phase_15 (load          ) [ 0000000]
StgValue_58             (store         ) [ 0000000]
cor_phaseArray_phase_17 (load          ) [ 0000000]
StgValue_60             (store         ) [ 0000000]
cor_phaseArray_phase_19 (load          ) [ 0000000]
StgValue_62             (store         ) [ 0000000]
cor_phaseArray_phase_21 (load          ) [ 0000000]
extLd6                  (zext          ) [ 0000000]
StgValue_65             (store         ) [ 0000000]
cor_phaseArray_phase_23 (load          ) [ 0000000]
extLd3                  (zext          ) [ 0000000]
StgValue_68             (store         ) [ 0000000]
cor_phaseArray_phase_25 (load          ) [ 0000000]
extLd1                  (zext          ) [ 0000000]
StgValue_71             (store         ) [ 0000000]
cor_phaseArray_phase_27 (load          ) [ 0000000]
extLd                   (zext          ) [ 0000000]
StgValue_74             (store         ) [ 0000000]
StgValue_75             (store         ) [ 0000000]
tmp9                    (add           ) [ 0000000]
tmp8                    (add           ) [ 0000000]
tmp                     (add           ) [ 0000000]
tmp1                    (add           ) [ 0000000]
tmp2                    (add           ) [ 0000000]
p_Val2_6_i              (add           ) [ 0101000]
tmp3                    (add           ) [ 0000000]
tmp4                    (add           ) [ 0000000]
tmp5                    (add           ) [ 0000000]
tmp6                    (add           ) [ 0000000]
tmp7                    (add           ) [ 0000000]
p_Val2_3_2_i            (add           ) [ 0101000]
empty                   (read          ) [ 0000000]
p_Val2_s                (extractvalue  ) [ 0000000]
o_data_last_V_tmp       (extractvalue  ) [ 0110111]
p_Val2_1                (trunc         ) [ 0000000]
StgValue_92             (store         ) [ 0000000]
p_0                     (bitconcatenate) [ 0000000]
StgValue_94             (store         ) [ 0000000]
tmp_5_i                 (icmp          ) [ 0000000]
p_Val2_i                (sub           ) [ 0000000]
p_Val2_9_i              (sub           ) [ 0000000]
tmp_i_4                 (select        ) [ 0010100]
OP1_V_cast              (sext          ) [ 0000000]
p_Val2_2                (mul           ) [ 0000000]
res_V                   (partselect    ) [ 0100010]
loadCount_V_load        (load          ) [ 0000000]
StgValue_103            (store         ) [ 0000000]
tmp_4                   (add           ) [ 0000000]
StgValue_105            (store         ) [ 0000000]
tmp_5                   (icmp          ) [ 0000000]
o_data_data_V_tmp       (select        ) [ 0010001]
StgValue_109            (specbitsmap   ) [ 0000000]
StgValue_110            (specbitsmap   ) [ 0000000]
StgValue_111            (specbitsmap   ) [ 0000000]
StgValue_112            (specbitsmap   ) [ 0000000]
StgValue_113            (specbitsmap   ) [ 0000000]
StgValue_114            (specbitsmap   ) [ 0000000]
StgValue_115            (spectopmodule ) [ 0000000]
StgValue_116            (specinterface ) [ 0000000]
StgValue_117            (specinterface ) [ 0000000]
StgValue_118            (specinterface ) [ 0000000]
StgValue_119            (specpipeline  ) [ 0000000]
StgValue_120            (specreset     ) [ 0000000]
StgValue_121            (specreset     ) [ 0000000]
StgValue_122            (specreset     ) [ 0000000]
StgValue_123            (specreset     ) [ 0000000]
StgValue_124            (specreset     ) [ 0000000]
StgValue_125            (specreset     ) [ 0000000]
StgValue_126            (br            ) [ 0000000]
StgValue_127            (br            ) [ 0000000]
StgValue_128            (write         ) [ 0000000]
StgValue_129            (br            ) [ 0000000]
StgValue_130            (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="currentState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="loadCount_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadCount_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="unScalled_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unScalled_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="newVal_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cor_phaseArray_phase_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cor_phaseArray_phase_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cor_phaseArray_phase_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cor_phaseArray_phase_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cor_phaseArray_phase_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cor_phaseArray_phase">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cor_phaseArray_phase_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cor_phaseArray_phase_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cor_phaseArray_phase_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cor_phaseArray_phase_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cor_phaseArray_phase_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="cor_phaseArray_phase_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cor_phaseArray_phase_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cor_phaseArray_phase_13">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseArray_phase_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlateTop_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="phaseClass_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phaseClass_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="start_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="33" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="0" index="3" bw="32" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="2"/>
<pin id="128" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_108/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="cor_phaseArray_phase_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_1/1 StgValue_46/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="cor_phaseArray_phase_2_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_2/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_3/1 StgValue_48/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="cor_phaseArray_phase_4_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_4/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_5/1 StgValue_50/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="cor_phaseArray_phase_6_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_6/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_7/1 StgValue_52/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="cor_phaseArray_phase_8_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_8/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_9/1 StgValue_54/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="cor_phaseArray_phase_10_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_10/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_11/1 StgValue_56/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="cor_phaseArray_phase_12_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_12/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_13/1 StgValue_58/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="cor_phaseArray_phase_14_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_14/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_15/1 StgValue_60/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="cor_phaseArray_phase_16_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_16/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_17/1 StgValue_62/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="cor_phaseArray_phase_18_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_18/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_19/1 StgValue_65/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="cor_phaseArray_phase_20_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_20/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_21/1 StgValue_68/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="cor_phaseArray_phase_22_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_22/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_23/1 StgValue_71/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="cor_phaseArray_phase_24_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_24/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_25/1 StgValue_74/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="cor_phaseArray_phase_26_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cor_phaseArray_phase_26/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cor_phaseArray_phase_27/1 StgValue_75/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/1 StgValue_42/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="currentState_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="extLd6_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd6/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="extLd3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd3/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="extLd1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="extLd_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp8_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Val2_6_i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6_i/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Val2_3_2_i_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3_2_i/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_Val2_s_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="33" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="o_data_last_V_tmp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="33" slack="0"/>
<pin id="436" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="o_data_last_V_tmp/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Val2_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="StgValue_92_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_92/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_0_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="21" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_94_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="21" slack="0"/>
<pin id="458" dir="0" index="1" bw="21" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_5_i_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Val2_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="32" slack="1"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Val2_9_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="0" index="1" bw="32" slack="1"/>
<pin id="473" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_9_i/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_i_4_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="32" slack="0"/>
<pin id="478" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_4/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="OP1_V_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_Val2_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="res_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="42" slack="0"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="0" index="3" bw="7" slack="0"/>
<pin id="496" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_V/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="loadCount_V_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loadCount_V_load/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="StgValue_103_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="StgValue_105_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_5_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="o_data_data_V_tmp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="32" slack="0"/>
<pin id="532" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_data_data_V_tmp/5 "/>
</bind>
</comp>

<comp id="537" class="1005" name="currentState_load_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="541" class="1005" name="cor_phaseArray_phase_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="1"/>
<pin id="543" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase "/>
</bind>
</comp>

<comp id="546" class="1005" name="cor_phaseArray_phase_2_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="1"/>
<pin id="548" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="cor_phaseArray_phase_4_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="1"/>
<pin id="553" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_4 "/>
</bind>
</comp>

<comp id="556" class="1005" name="cor_phaseArray_phase_6_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_6 "/>
</bind>
</comp>

<comp id="561" class="1005" name="cor_phaseArray_phase_8_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="1"/>
<pin id="563" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_8 "/>
</bind>
</comp>

<comp id="566" class="1005" name="cor_phaseArray_phase_10_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="1"/>
<pin id="568" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_10 "/>
</bind>
</comp>

<comp id="571" class="1005" name="cor_phaseArray_phase_12_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="1"/>
<pin id="573" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_12 "/>
</bind>
</comp>

<comp id="576" class="1005" name="cor_phaseArray_phase_14_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="1"/>
<pin id="578" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_14 "/>
</bind>
</comp>

<comp id="581" class="1005" name="cor_phaseArray_phase_16_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="1"/>
<pin id="583" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_16 "/>
</bind>
</comp>

<comp id="586" class="1005" name="cor_phaseArray_phase_18_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_18 "/>
</bind>
</comp>

<comp id="591" class="1005" name="cor_phaseArray_phase_20_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="1"/>
<pin id="593" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_20 "/>
</bind>
</comp>

<comp id="596" class="1005" name="cor_phaseArray_phase_22_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="1"/>
<pin id="598" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_22 "/>
</bind>
</comp>

<comp id="601" class="1005" name="cor_phaseArray_phase_24_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="1"/>
<pin id="603" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_24 "/>
</bind>
</comp>

<comp id="606" class="1005" name="cor_phaseArray_phase_26_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="1"/>
<pin id="608" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseArray_phase_26 "/>
</bind>
</comp>

<comp id="611" class="1005" name="start_V_read_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="3"/>
<pin id="613" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="615" class="1005" name="p_Val2_6_i_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6_i "/>
</bind>
</comp>

<comp id="622" class="1005" name="p_Val2_3_2_i_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3_2_i "/>
</bind>
</comp>

<comp id="629" class="1005" name="o_data_last_V_tmp_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="2"/>
<pin id="631" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="o_data_last_V_tmp "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_i_4_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_4 "/>
</bind>
</comp>

<comp id="639" class="1005" name="res_V_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_V "/>
</bind>
</comp>

<comp id="644" class="1005" name="o_data_data_V_tmp_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_data_data_V_tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="56" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="151" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="301"><net_src comp="163" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="302"><net_src comp="175" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="303"><net_src comp="187" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="304"><net_src comp="199" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="305"><net_src comp="211" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="306"><net_src comp="223" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="307"><net_src comp="235" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="308"><net_src comp="247" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="309"><net_src comp="271" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="310"><net_src comp="283" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="311"><net_src comp="295" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="312"><net_src comp="58" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="12" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="102" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="334"><net_src comp="323" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="335"><net_src comp="323" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="336"><net_src comp="323" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="337"><net_src comp="323" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="338"><net_src comp="323" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="339"><net_src comp="323" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="340"><net_src comp="323" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="344"><net_src comp="259" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="349"><net_src comp="271" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="283" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="295" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="223" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="247" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="235" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="211" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="163" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="350" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="151" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="370" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="364" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="199" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="346" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="341" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="187" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="175" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="354" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="139" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="406" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="400" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="114" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="114" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="16" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="438" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="62" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="18" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="479"><net_src comp="462" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="466" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="64" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="66" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="68" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="14" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="14" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="72" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="501" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="14" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="74" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="511" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="70" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="536"><net_src comp="528" pin="3"/><net_sink comp="122" pin=3"/></net>

<net id="540"><net_src comp="319" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="132" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="549"><net_src comp="144" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="554"><net_src comp="156" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="559"><net_src comp="168" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="564"><net_src comp="180" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="569"><net_src comp="192" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="574"><net_src comp="204" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="579"><net_src comp="216" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="584"><net_src comp="228" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="589"><net_src comp="240" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="594"><net_src comp="252" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="599"><net_src comp="264" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="604"><net_src comp="276" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="609"><net_src comp="288" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="614"><net_src comp="108" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="388" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="625"><net_src comp="424" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="632"><net_src comp="434" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="637"><net_src comp="474" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="642"><net_src comp="491" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="647"><net_src comp="528" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="122" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_data_V | {6 }
	Port: o_data_last_V | {6 }
	Port: currentState | {1 2 }
	Port: loadCount_V | {5 }
	Port: unScalled_V | {3 }
	Port: newVal_V | {3 }
	Port: cor_phaseArray_phase_8 | {2 }
	Port: cor_phaseArray_phase_9 | {2 }
	Port: cor_phaseArray_phase_10 | {2 }
	Port: cor_phaseArray_phase_11 | {2 }
	Port: cor_phaseArray_phase_12 | {2 }
	Port: cor_phaseArray_phase | {2 }
	Port: cor_phaseArray_phase_1 | {2 }
	Port: cor_phaseArray_phase_2 | {2 }
	Port: cor_phaseArray_phase_3 | {2 }
	Port: cor_phaseArray_phase_4 | {2 }
	Port: cor_phaseArray_phase_5 | {2 }
	Port: cor_phaseArray_phase_6 | {2 }
	Port: cor_phaseArray_phase_7 | {2 }
	Port: cor_phaseArray_phase_13 | {2 }
 - Input state : 
	Port: correlateTop : i_data_data_V | {2 }
	Port: correlateTop : i_data_last_V | {2 }
	Port: correlateTop : start_V | {2 }
	Port: correlateTop : phaseClass_V | {1 }
	Port: correlateTop : currentState | {1 }
	Port: correlateTop : loadCount_V | {5 }
	Port: correlateTop : cor_phaseArray_phase_8 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_9 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_10 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_11 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_12 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_1 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_2 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_3 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_4 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_5 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_6 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_7 | {1 2 }
	Port: correlateTop : cor_phaseArray_phase_13 | {1 2 }
  - Chain level:
	State 1
		StgValue_9 : 1
		cor_phaseArray_phase : 1
		cor_phaseArray_phase_1 : 2
		cor_phaseArray_phase_2 : 1
		cor_phaseArray_phase_3 : 2
		cor_phaseArray_phase_4 : 1
		cor_phaseArray_phase_5 : 2
		cor_phaseArray_phase_6 : 1
		cor_phaseArray_phase_7 : 2
		cor_phaseArray_phase_8 : 1
		cor_phaseArray_phase_9 : 2
		cor_phaseArray_phase_10 : 1
		cor_phaseArray_phase_11 : 2
		cor_phaseArray_phase_12 : 1
		cor_phaseArray_phase_13 : 2
		cor_phaseArray_phase_14 : 1
		cor_phaseArray_phase_15 : 2
		cor_phaseArray_phase_16 : 1
		cor_phaseArray_phase_17 : 2
		cor_phaseArray_phase_18 : 1
		cor_phaseArray_phase_19 : 2
		cor_phaseArray_phase_20 : 1
		cor_phaseArray_phase_21 : 2
		cor_phaseArray_phase_22 : 1
		cor_phaseArray_phase_23 : 2
		cor_phaseArray_phase_24 : 1
		cor_phaseArray_phase_25 : 2
		cor_phaseArray_phase_26 : 1
		cor_phaseArray_phase_27 : 2
	State 2
		StgValue_46 : 1
		StgValue_48 : 1
		StgValue_50 : 1
		StgValue_52 : 1
		StgValue_54 : 1
		StgValue_56 : 1
		StgValue_58 : 1
		StgValue_60 : 1
		StgValue_62 : 1
		extLd6 : 1
		StgValue_65 : 2
		extLd3 : 1
		StgValue_68 : 1
		extLd1 : 1
		StgValue_71 : 1
		extLd : 1
		StgValue_74 : 1
		tmp9 : 1
		tmp8 : 2
		tmp : 1
		tmp1 : 2
		tmp2 : 3
		p_Val2_6_i : 4
		tmp3 : 2
		tmp4 : 3
		tmp5 : 1
		tmp6 : 2
		tmp7 : 3
		p_Val2_3_2_i : 4
	State 3
		p_Val2_1 : 1
		StgValue_92 : 2
		p_0 : 2
		StgValue_94 : 3
		tmp_i_4 : 1
	State 4
		p_Val2_2 : 1
		res_V : 2
	State 5
		tmp_4 : 1
		StgValue_105 : 2
		o_data_data_V_tmp : 2
		StgValue_108 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp9_fu_358          |    0    |    0    |    32   |
|          |          tmp8_fu_364          |    0    |    0    |    32   |
|          |           tmp_fu_370          |    0    |   101   |    37   |
|          |          tmp1_fu_376          |    0    |   101   |    37   |
|          |          tmp2_fu_382          |    0    |    0    |    32   |
|          |       p_Val2_6_i_fu_388       |    0    |    0    |    32   |
|    add   |          tmp3_fu_394          |    0    |    0    |    32   |
|          |          tmp4_fu_400          |    0    |    0    |    32   |
|          |          tmp5_fu_406          |    0    |   101   |    37   |
|          |          tmp6_fu_412          |    0    |   101   |    37   |
|          |          tmp7_fu_418          |    0    |    0    |    32   |
|          |      p_Val2_3_2_i_fu_424      |    0    |    0    |    32   |
|          |          tmp_4_fu_511         |    0    |   101   |    37   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        p_Val2_i_fu_466        |    0    |   101   |    37   |
|          |       p_Val2_9_i_fu_470       |    0    |   101   |    37   |
|----------|-------------------------------|---------|---------|---------|
|  select  |         tmp_i_4_fu_474        |    0    |    0    |    32   |
|          |    o_data_data_V_tmp_fu_528   |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        p_Val2_2_fu_485        |    4    |    0    |    48   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |         tmp_5_i_fu_462        |    0    |    0    |    16   |
|          |          tmp_5_fu_523         |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          | phaseClass_V_read_read_fu_102 |    0    |    0    |    0    |
|   read   |    start_V_read_read_fu_108   |    0    |    0    |    0    |
|          |        grp_read_fu_114        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_122       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_i_fu_323         |    0    |    0    |    0    |
|          |         extLd6_fu_341         |    0    |    0    |    0    |
|   zext   |         extLd3_fu_346         |    0    |    0    |    0    |
|          |         extLd1_fu_350         |    0    |    0    |    0    |
|          |          extLd_fu_354         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|extractvalue|        p_Val2_s_fu_430        |    0    |    0    |    0    |
|          |    o_data_last_V_tmp_fu_434   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |        p_Val2_1_fu_438        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|           p_0_fu_448          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       OP1_V_cast_fu_482       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          res_V_fu_491         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    4    |   707   |   659   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
|  cor_phaseArray_phase |    0   |   80   |   28   |
| cor_phaseArray_phase_1|    0   |   80   |   28   |
|cor_phaseArray_phase_10|    0   |   80   |   28   |
|cor_phaseArray_phase_11|    0   |   80   |   28   |
|cor_phaseArray_phase_12|    0   |   80   |   28   |
|cor_phaseArray_phase_13|    0   |   18   |   21   |
| cor_phaseArray_phase_2|    0   |   80   |   28   |
| cor_phaseArray_phase_3|    0   |   80   |   28   |
| cor_phaseArray_phase_4|    0   |   80   |   28   |
| cor_phaseArray_phase_5|    0   |   18   |   21   |
| cor_phaseArray_phase_6|    0   |   18   |   21   |
| cor_phaseArray_phase_7|    0   |   18   |   21   |
| cor_phaseArray_phase_8|    0   |   80   |   28   |
| cor_phaseArray_phase_9|    0   |   80   |   28   |
+-----------------------+--------+--------+--------+
|         Total         |    0   |   872  |   364  |
+-----------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|cor_phaseArray_phase_10_reg_566|    4   |
|cor_phaseArray_phase_12_reg_571|    4   |
|cor_phaseArray_phase_14_reg_576|    4   |
|cor_phaseArray_phase_16_reg_581|    4   |
|cor_phaseArray_phase_18_reg_586|    4   |
|cor_phaseArray_phase_20_reg_591|    4   |
|cor_phaseArray_phase_22_reg_596|    4   |
|cor_phaseArray_phase_24_reg_601|    4   |
|cor_phaseArray_phase_26_reg_606|    4   |
| cor_phaseArray_phase_2_reg_546|    4   |
| cor_phaseArray_phase_4_reg_551|    4   |
| cor_phaseArray_phase_6_reg_556|    4   |
| cor_phaseArray_phase_8_reg_561|    4   |
|  cor_phaseArray_phase_reg_541 |    4   |
|   currentState_load_reg_537   |    1   |
|   o_data_data_V_tmp_reg_644   |   32   |
|   o_data_last_V_tmp_reg_629   |    1   |
|      p_Val2_3_2_i_reg_622     |   32   |
|       p_Val2_6_i_reg_615      |   32   |
|         res_V_reg_639         |   32   |
|      start_V_read_reg_611     |    1   |
|        tmp_i_4_reg_634        |   32   |
+-------------------------------+--------+
|             Total             |   219  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_122 |  p3  |   2  |  32  |   64   ||    9    |
| grp_access_fu_139 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_151 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_163 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_187 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_211 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_223 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_235 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_247 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_259 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_271 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_283 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_295 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  15.435 ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |   707  |   659  |
|   Memory  |    0   |    -   |    -   |   872  |   364  |
|Multiplexer|    -   |    -   |   15   |    -   |   135  |
|  Register |    -   |    -   |    -   |   219  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   15   |  1798  |  1158  |
+-----------+--------+--------+--------+--------+--------+
