<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4533" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4533{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4533{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4533{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4533{left:190px;bottom:998px;letter-spacing:-0.13px;}
#t5_4533{left:425px;bottom:998px;letter-spacing:-0.12px;}
#t6_4533{left:425px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.74px;}
#t7_4533{left:425px;bottom:959px;letter-spacing:-0.1px;}
#t8_4533{left:425px;bottom:938px;letter-spacing:-0.12px;}
#t9_4533{left:425px;bottom:921px;letter-spacing:-0.12px;}
#ta_4533{left:83px;bottom:897px;letter-spacing:-0.17px;}
#tb_4533{left:141px;bottom:897px;letter-spacing:-0.17px;}
#tc_4533{left:190px;bottom:897px;letter-spacing:-0.14px;}
#td_4533{left:425px;bottom:897px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#te_4533{left:425px;bottom:880px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tf_4533{left:690px;bottom:897px;letter-spacing:-0.12px;}
#tg_4533{left:190px;bottom:855px;letter-spacing:-0.13px;}
#th_4533{left:425px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ti_4533{left:425px;bottom:834px;letter-spacing:-0.11px;}
#tj_4533{left:425px;bottom:817px;letter-spacing:-0.11px;}
#tk_4533{left:425px;bottom:800px;letter-spacing:-0.1px;}
#tl_4533{left:425px;bottom:779px;letter-spacing:-0.12px;}
#tm_4533{left:425px;bottom:762px;letter-spacing:-0.13px;}
#tn_4533{left:84px;bottom:738px;letter-spacing:-0.16px;}
#to_4533{left:141px;bottom:738px;letter-spacing:-0.17px;}
#tp_4533{left:190px;bottom:738px;letter-spacing:-0.14px;}
#tq_4533{left:190px;bottom:716px;letter-spacing:-0.14px;}
#tr_4533{left:425px;bottom:738px;letter-spacing:-0.12px;}
#ts_4533{left:425px;bottom:716px;letter-spacing:-0.11px;}
#tt_4533{left:425px;bottom:700px;letter-spacing:-0.14px;}
#tu_4533{left:690px;bottom:738px;letter-spacing:-0.14px;}
#tv_4533{left:190px;bottom:675px;letter-spacing:-0.09px;}
#tw_4533{left:425px;bottom:675px;letter-spacing:-0.12px;word-spacing:-0.86px;}
#tx_4533{left:425px;bottom:658px;letter-spacing:-0.12px;}
#ty_4533{left:190px;bottom:634px;}
#tz_4533{left:425px;bottom:634px;letter-spacing:-0.12px;}
#t10_4533{left:425px;bottom:617px;letter-spacing:-0.07px;}
#t11_4533{left:190px;bottom:593px;}
#t12_4533{left:425px;bottom:593px;letter-spacing:-0.14px;}
#t13_4533{left:190px;bottom:568px;letter-spacing:-0.21px;}
#t14_4533{left:425px;bottom:568px;letter-spacing:-0.13px;}
#t15_4533{left:190px;bottom:544px;letter-spacing:-0.19px;}
#t16_4533{left:425px;bottom:544px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_4533{left:190px;bottom:519px;letter-spacing:-0.21px;}
#t18_4533{left:425px;bottom:519px;letter-spacing:-0.13px;}
#t19_4533{left:190px;bottom:495px;letter-spacing:-0.14px;}
#t1a_4533{left:425px;bottom:495px;letter-spacing:-0.14px;}
#t1b_4533{left:79px;bottom:470px;letter-spacing:-0.18px;}
#t1c_4533{left:141px;bottom:470px;letter-spacing:-0.15px;}
#t1d_4533{left:190px;bottom:470px;letter-spacing:-0.14px;}
#t1e_4533{left:425px;bottom:470px;letter-spacing:-0.11px;}
#t1f_4533{left:425px;bottom:454px;letter-spacing:-0.12px;}
#t1g_4533{left:690px;bottom:470px;letter-spacing:-0.11px;}
#t1h_4533{left:690px;bottom:454px;letter-spacing:-0.13px;}
#t1i_4533{left:190px;bottom:429px;}
#t1j_4533{left:425px;bottom:429px;letter-spacing:-0.11px;}
#t1k_4533{left:425px;bottom:412px;letter-spacing:-0.12px;}
#t1l_4533{left:190px;bottom:388px;}
#t1m_4533{left:425px;bottom:388px;letter-spacing:-0.12px;}
#t1n_4533{left:425px;bottom:371px;letter-spacing:-0.12px;}
#t1o_4533{left:190px;bottom:347px;}
#t1p_4533{left:425px;bottom:347px;letter-spacing:-0.12px;}
#t1q_4533{left:425px;bottom:330px;letter-spacing:-0.11px;}
#t1r_4533{left:425px;bottom:313px;letter-spacing:-0.12px;}
#t1s_4533{left:425px;bottom:296px;letter-spacing:-0.11px;}
#t1t_4533{left:425px;bottom:279px;letter-spacing:-0.11px;}
#t1u_4533{left:190px;bottom:255px;}
#t1v_4533{left:425px;bottom:255px;letter-spacing:-0.13px;}
#t1w_4533{left:425px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t1x_4533{left:425px;bottom:221px;letter-spacing:-0.12px;}
#t1y_4533{left:190px;bottom:197px;}
#t1z_4533{left:425px;bottom:197px;letter-spacing:-0.11px;}
#t20_4533{left:425px;bottom:180px;letter-spacing:-0.11px;}
#t21_4533{left:190px;bottom:156px;}
#t22_4533{left:425px;bottom:156px;letter-spacing:-0.11px;}
#t23_4533{left:425px;bottom:139px;letter-spacing:-0.12px;}
#t24_4533{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t25_4533{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t26_4533{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t27_4533{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t28_4533{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t29_4533{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2a_4533{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2b_4533{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2c_4533{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2d_4533{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4533{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4533{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4533{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4533{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4533{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4533" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4533Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4533" style="-webkit-user-select: none;"><object width="935" height="1210" data="4533/4533.svg" type="image/svg+xml" id="pdf4533" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4533" class="t s1_4533">Vol. 4 </span><span id="t2_4533" class="t s1_4533">2-11 </span>
<span id="t3_4533" class="t s2_4533">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4533" class="t s3_4533">63:0 </span><span id="t5_4533" class="t s3_4533">C0_MCNT: C0 TSC Frequency Clock Count </span>
<span id="t6_4533" class="t s3_4533">Increments at fixed interval (relative to TSC </span>
<span id="t7_4533" class="t s3_4533">freq.) when the logical processor is in C0. </span>
<span id="t8_4533" class="t s3_4533">Cleared upon overflow / wrap-around of </span>
<span id="t9_4533" class="t s3_4533">IA32_APERF. </span>
<span id="ta_4533" class="t s3_4533">E8H </span><span id="tb_4533" class="t s3_4533">232 </span><span id="tc_4533" class="t s3_4533">IA32_APERF </span><span id="td_4533" class="t s3_4533">Actual Performance Clock Counter (R/Write </span>
<span id="te_4533" class="t s3_4533">to clear) </span>
<span id="tf_4533" class="t s3_4533">If CPUID.06H: ECX[0] = 1 </span>
<span id="tg_4533" class="t s3_4533">63:0 </span><span id="th_4533" class="t s3_4533">C0_ACNT: C0 Actual Frequency Clock Count </span>
<span id="ti_4533" class="t s3_4533">Accumulates core clock counts at the </span>
<span id="tj_4533" class="t s3_4533">coordinated clock frequency, when the </span>
<span id="tk_4533" class="t s3_4533">logical processor is in C0. </span>
<span id="tl_4533" class="t s3_4533">Cleared upon overflow / wrap-around of </span>
<span id="tm_4533" class="t s3_4533">IA32_MPERF. </span>
<span id="tn_4533" class="t s3_4533">FEH </span><span id="to_4533" class="t s3_4533">254 </span><span id="tp_4533" class="t s3_4533">IA32_MTRRCAP </span>
<span id="tq_4533" class="t s3_4533">(MTRRcap) </span>
<span id="tr_4533" class="t s3_4533">MTRR Capability (R/O) </span>
<span id="ts_4533" class="t s3_4533">See Section 12.11.2.1, </span>
<span id="tt_4533" class="t s3_4533">“IA32_MTRR_DEF_TYPE MSR.” </span>
<span id="tu_4533" class="t s3_4533">06_01H </span>
<span id="tv_4533" class="t s3_4533">7:0 </span><span id="tw_4533" class="t s3_4533">VCNT: The number of variable memory type </span>
<span id="tx_4533" class="t s3_4533">ranges in the processor. </span>
<span id="ty_4533" class="t s3_4533">8 </span><span id="tz_4533" class="t s3_4533">Fixed range MTRRs are supported when </span>
<span id="t10_4533" class="t s3_4533">set. </span>
<span id="t11_4533" class="t s3_4533">9 </span><span id="t12_4533" class="t s3_4533">Reserved </span>
<span id="t13_4533" class="t s3_4533">10 </span><span id="t14_4533" class="t s3_4533">WC Supported when set. </span>
<span id="t15_4533" class="t s3_4533">11 </span><span id="t16_4533" class="t s3_4533">SMRR Supported when set. </span>
<span id="t17_4533" class="t s3_4533">12 </span><span id="t18_4533" class="t s3_4533">PRMRR supported when set. </span>
<span id="t19_4533" class="t s3_4533">63:13 </span><span id="t1a_4533" class="t s3_4533">Reserved </span>
<span id="t1b_4533" class="t s3_4533">10AH </span><span id="t1c_4533" class="t s3_4533">266 </span><span id="t1d_4533" class="t s3_4533">IA32_ARCH_CAPABILITIES </span><span id="t1e_4533" class="t s3_4533">Enumeration of Architectural Features </span>
<span id="t1f_4533" class="t s3_4533">(R/O) </span>
<span id="t1g_4533" class="t s3_4533">If CPUID.(EAX=07H, </span>
<span id="t1h_4533" class="t s3_4533">ECX=0):EDX[29]=1 </span>
<span id="t1i_4533" class="t s3_4533">0 </span><span id="t1j_4533" class="t s3_4533">RDCL_NO: The processor is not susceptible </span>
<span id="t1k_4533" class="t s3_4533">to Rogue Data Cache Load (RDCL). </span>
<span id="t1l_4533" class="t s3_4533">1 </span><span id="t1m_4533" class="t s3_4533">IBRS_ALL: The processor supports </span>
<span id="t1n_4533" class="t s3_4533">enhanced IBRS. </span>
<span id="t1o_4533" class="t s3_4533">2 </span><span id="t1p_4533" class="t s3_4533">RSBA: The processor supports RSB </span>
<span id="t1q_4533" class="t s3_4533">Alternate. Alternative branch predictors </span>
<span id="t1r_4533" class="t s3_4533">may be used by RET instructions when the </span>
<span id="t1s_4533" class="t s3_4533">RSB is empty. SW using retpoline may be </span>
<span id="t1t_4533" class="t s3_4533">affected by this behavior. </span>
<span id="t1u_4533" class="t s3_4533">3 </span><span id="t1v_4533" class="t s3_4533">SKIP_L1DFL_VMENTRY: A value of 1 </span>
<span id="t1w_4533" class="t s3_4533">indicates the hypervisor need not flush the </span>
<span id="t1x_4533" class="t s3_4533">L1D on VM entry. </span>
<span id="t1y_4533" class="t s3_4533">4 </span><span id="t1z_4533" class="t s3_4533">SSB_NO: Processor is not susceptible to </span>
<span id="t20_4533" class="t s3_4533">Speculative Store Bypass. </span>
<span id="t21_4533" class="t s3_4533">5 </span><span id="t22_4533" class="t s3_4533">MDS_NO: Processor is not susceptible to </span>
<span id="t23_4533" class="t s3_4533">Microarchitectural Data Sampling (MDS). </span>
<span id="t24_4533" class="t s4_4533">Table 2-2. </span><span id="t25_4533" class="t s4_4533">IA-32 Architectural MSRs (Contd.) </span>
<span id="t26_4533" class="t s5_4533">Register </span>
<span id="t27_4533" class="t s5_4533">Address </span>
<span id="t28_4533" class="t s5_4533">Architectural MSR Name / Bit Fields </span>
<span id="t29_4533" class="t s5_4533">(Former MSR Name) </span><span id="t2a_4533" class="t s5_4533">MSR/Bit Description </span><span id="t2b_4533" class="t s5_4533">Comment </span>
<span id="t2c_4533" class="t s5_4533">Hex </span><span id="t2d_4533" class="t s5_4533">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
