Cycle: 1
Core 0: Load word instruction generated for DRAM from memory address 1000 to the register t0
Core 1: Load word instruction generated for DRAM from memory address 1000 to the register t0
Core 2: Load word instruction generated for DRAM from memory address 1000 to the register t0
DRAM: Free

Cycle: 2
Core 0: Load word instruction generated for DRAM from memory address 2000 to the register t1
Core 1: Load word instruction generated for DRAM from memory address 1000 to the register t1
Core 2: Load word instruction generated for DRAM from memory address 3000 to the register t1
DRAM: Free

Cycle: 3
Core 0: Load word instruction generated for DRAM from memory address 3000 to the register t2
Core 1: Load word instruction generated for DRAM from memory address 1000 to the register t2
Core 2: Load word instruction generated for DRAM from memory address 4000 to the register t2
DRAM: Load request to register t0 from address 1000: Row 0 access --- Core 0

Cycle: 4
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 1000: Row 0 access --- Core 0

Cycle: 5
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 1000: Row 0 access --- Core 0

Cycle: 6
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 1000: Row 0 access --- Core 0

Cycle: 7
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 1000: Row 0 access --- Core 0

Cycle: 8
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 1000: Row 0 access --- Core 0

Cycle: 9
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 1000: Row 0 access --- Core 0

Cycle: 10
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 1000: Row 0 access --- Core 0

Cycle: 11
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 1000: Row 0 access --- Core 0

Cycle: 12
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 1000: Row 0 access --- Core 0

Cycle: 13
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 1000: Column 1000 access --- Core 0

Cycle: 14
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 1000: Column 1000 access --- Core 0

Cycle: 15
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 0 writeback --- Core 0

Cycle: 16
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 0 writeback --- Core 0

Cycle: 17
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 0 writeback --- Core 0

Cycle: 18
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 0 writeback --- Core 0

Cycle: 19
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 0 writeback --- Core 0

Cycle: 20
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 0 writeback --- Core 0

Cycle: 21
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 0 writeback --- Core 0

Cycle: 22
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 0 writeback --- Core 0

Cycle: 23
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 0 writeback --- Core 0

Cycle: 24
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 0 writeback --- Core 0

Cycle: 25
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 2 access --- Core 0

Cycle: 26
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 2 access --- Core 0

Cycle: 27
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 2 access --- Core 0

Cycle: 28
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 2 access --- Core 0

Cycle: 29
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 2 access --- Core 0

Cycle: 30
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 2 access --- Core 0

Cycle: 31
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 2 access --- Core 0

Cycle: 32
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 2 access --- Core 0

Cycle: 33
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 2 access --- Core 0

Cycle: 34
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Row 2 access --- Core 0

Cycle: 35
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Column 952 access --- Core 0

Cycle: 36
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 3000: Column 952 access --- Core 0

Cycle: 37
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 2 writeback --- Core 1

Cycle: 38
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 2 writeback --- Core 1

Cycle: 39
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 2 writeback --- Core 1

Cycle: 40
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 2 writeback --- Core 1

Cycle: 41
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 2 writeback --- Core 1

Cycle: 42
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 2 writeback --- Core 1

Cycle: 43
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 2 writeback --- Core 1

Cycle: 44
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 2 writeback --- Core 1

Cycle: 45
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 2 writeback --- Core 1

Cycle: 46
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 2 writeback --- Core 1

Cycle: 47
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 342 access --- Core 1

Cycle: 48
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 342 access --- Core 1

Cycle: 49
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 342 access --- Core 1

Cycle: 50
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 342 access --- Core 1

Cycle: 51
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 342 access --- Core 1

Cycle: 52
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 342 access --- Core 1

Cycle: 53
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 342 access --- Core 1

Cycle: 54
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 342 access --- Core 1

Cycle: 55
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 342 access --- Core 1

Cycle: 56
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Row 342 access --- Core 1

Cycle: 57
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Column 316 access --- Core 1

Cycle: 58
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t2 from address 350524: Column 316 access --- Core 1

Cycle: 59
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t1 from address 350524: Column 316 access --- Core 1

Cycle: 60
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t1 from address 350524: Column 316 access --- Core 1

Cycle: 61
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 350524: Column 316 access --- Core 1

Cycle: 62
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
DRAM: Load request to register t0 from address 350524: Column 316 access --- Core 1

Cycle: 63
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 342 writeback --- Core 2

Cycle: 64
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 342 writeback --- Core 2

Cycle: 65
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 342 writeback --- Core 2

Cycle: 66
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 342 writeback --- Core 2

Cycle: 67
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 342 writeback --- Core 2

Cycle: 68
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 342 writeback --- Core 2

Cycle: 69
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 342 writeback --- Core 2

Cycle: 70
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 342 writeback --- Core 2

Cycle: 71
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 342 writeback --- Core 2

Cycle: 72
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 342 writeback --- Core 2

Cycle: 73
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 686 access --- Core 2

Cycle: 74
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 686 access --- Core 2

Cycle: 75
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 686 access --- Core 2

Cycle: 76
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 686 access --- Core 2

Cycle: 77
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 686 access --- Core 2

Cycle: 78
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 686 access --- Core 2

Cycle: 79
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 686 access --- Core 2

Cycle: 80
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 686 access --- Core 2

Cycle: 81
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 686 access --- Core 2

Cycle: 82
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Row 686 access --- Core 2

Cycle: 83
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Column 584 access --- Core 2

Cycle: 84
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t2 from address 703048: Column 584 access --- Core 2

Cycle: 85
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 686 writeback --- Core 2

Cycle: 86
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 686 writeback --- Core 2

Cycle: 87
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 686 writeback --- Core 2

Cycle: 88
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 686 writeback --- Core 2

Cycle: 89
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 686 writeback --- Core 2

Cycle: 90
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 686 writeback --- Core 2

Cycle: 91
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 686 writeback --- Core 2

Cycle: 92
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 686 writeback --- Core 2

Cycle: 93
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 686 writeback --- Core 2

Cycle: 94
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 686 writeback --- Core 2

Cycle: 95
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 685 access --- Core 2

Cycle: 96
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 685 access --- Core 2

Cycle: 97
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 685 access --- Core 2

Cycle: 98
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 685 access --- Core 2

Cycle: 99
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 685 access --- Core 2

Cycle: 100
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 685 access --- Core 2

Cycle: 101
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 685 access --- Core 2

Cycle: 102
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 685 access --- Core 2

Cycle: 103
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 685 access --- Core 2

Cycle: 104
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Row 685 access --- Core 2

Cycle: 105
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Column 608 access --- Core 2

Cycle: 106
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t1 from address 702048: Column 608 access --- Core 2

Cycle: 107
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 685 writeback --- Core 2

Cycle: 108
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 685 writeback --- Core 2

Cycle: 109
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 685 writeback --- Core 2

Cycle: 110
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 685 writeback --- Core 2

Cycle: 111
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 685 writeback --- Core 2

Cycle: 112
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 685 writeback --- Core 2

Cycle: 113
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 685 writeback --- Core 2

Cycle: 114
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 685 writeback --- Core 2

Cycle: 115
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 685 writeback --- Core 2

Cycle: 116
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 685 writeback --- Core 2

Cycle: 117
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 683 access --- Core 2

Cycle: 118
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 683 access --- Core 2

Cycle: 119
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 683 access --- Core 2

Cycle: 120
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 683 access --- Core 2

Cycle: 121
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 683 access --- Core 2

Cycle: 122
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 683 access --- Core 2

Cycle: 123
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 683 access --- Core 2

Cycle: 124
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 683 access --- Core 2

Cycle: 125
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 683 access --- Core 2

Cycle: 126
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Row 683 access --- Core 2

Cycle: 127
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Column 656 access --- Core 2

Cycle: 128
Core 0: Stalled
Core 1: Finshed
Core 2: Stalled
DRAM: Load request to register t0 from address 700048: Column 656 access --- Core 2

Cycle: 129
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 683 writeback --- Core 0

Cycle: 130
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 683 writeback --- Core 0

Cycle: 131
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 683 writeback --- Core 0

Cycle: 132
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 683 writeback --- Core 0

Cycle: 133
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 683 writeback --- Core 0

Cycle: 134
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 683 writeback --- Core 0

Cycle: 135
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 683 writeback --- Core 0

Cycle: 136
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 683 writeback --- Core 0

Cycle: 137
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 683 writeback --- Core 0

Cycle: 138
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 683 writeback --- Core 0

Cycle: 139
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 1 access --- Core 0

Cycle: 140
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 1 access --- Core 0

Cycle: 141
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 1 access --- Core 0

Cycle: 142
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 1 access --- Core 0

Cycle: 143
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 1 access --- Core 0

Cycle: 144
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 1 access --- Core 0

Cycle: 145
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 1 access --- Core 0

Cycle: 146
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 1 access --- Core 0

Cycle: 147
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 1 access --- Core 0

Cycle: 148
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Row 1 access --- Core 0

Cycle: 149
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Column 976 access --- Core 0

Cycle: 150
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
DRAM: Load request to register t1 from address 2000: Column 976 access --- Core 0

Core 0 process data: 

Register file of core 0
R0	zero	0x00000000	0
R1	at	0x00000000	0
R2	v0	0x00000000	0
R3	v1	0x00000000	0
R4	a0	0x00000000	0
R5	a1	0x00000000	0
R6	a2	0x00000000	0
R7	a3	0x00000000	0
R8	t0	0x00000000	0
R9	t1	0x00000000	0
R10	t2	0x00000000	0
R11	t3	0x00000000	0
R12	t4	0x00000000	0
R13	t5	0x00000000	0
R14	t6	0x00000000	0
R15	t7	0x00000000	0
R16	s0	0x00000000	0
R17	s1	0x00000000	0
R18	s2	0x00000000	0
R19	s3	0x00000000	0
R20	s4	0x00000000	0
R21	s5	0x00000000	0
R22	s6	0x00000000	0
R23	s7	0x00000000	0
R24	t8	0x00000000	0
R25	t9	0x00000000	0
R26	k0	0x00000000	0
R27	k1	0x00000000	0
R28	gp	0x00000000	0
R29	sp	0x00000000	0
R30	fp	0x00000000	0
R31	ra	0x00000000	0

Number of times each instruction is executed: 

j	0
add	0
sub	0
mul	0
beq	0
bne	0
slt	0
lw	3
sw	0
addi	0

Core 1 process data: 

Register file of core 1
R0	zero	0x00000000	0
R1	at	0x00000000	0
R2	v0	0x00000000	0
R3	v1	0x00000000	0
R4	a0	0x00000000	0
R5	a1	0x00000000	0
R6	a2	0x00000000	0
R7	a3	0x00000000	0
R8	t0	0x00000000	0
R9	t1	0x00000000	0
R10	t2	0x00000000	0
R11	t3	0x00000000	0
R12	t4	0x00000000	0
R13	t5	0x00000000	0
R14	t6	0x00000000	0
R15	t7	0x00000000	0
R16	s0	0x00000000	0
R17	s1	0x00000000	0
R18	s2	0x00000000	0
R19	s3	0x00000000	0
R20	s4	0x00000000	0
R21	s5	0x00000000	0
R22	s6	0x00000000	0
R23	s7	0x00000000	0
R24	t8	0x00000000	0
R25	t9	0x00000000	0
R26	k0	0x00000000	0
R27	k1	0x00000000	0
R28	gp	0x00000000	0
R29	sp	0x00055554	349524
R30	fp	0x00000000	0
R31	ra	0x00000000	0

Number of times each instruction is executed: 

j	0
add	0
sub	0
mul	0
beq	0
bne	0
slt	0
lw	3
sw	0
addi	0

Core 2 process data: 

Register file of core 2
R0	zero	0x00000000	0
R1	at	0x00000000	0
R2	v0	0x00000000	0
R3	v1	0x00000000	0
R4	a0	0x00000000	0
R5	a1	0x00000000	0
R6	a2	0x00000000	0
R7	a3	0x00000000	0
R8	t0	0x00000000	0
R9	t1	0x00000000	0
R10	t2	0x00000000	0
R11	t3	0x00000000	0
R12	t4	0x00000000	0
R13	t5	0x00000000	0
R14	t6	0x00000000	0
R15	t7	0x00000000	0
R16	s0	0x00000000	0
R17	s1	0x00000000	0
R18	s2	0x00000000	0
R19	s3	0x00000000	0
R20	s4	0x00000000	0
R21	s5	0x00000000	0
R22	s6	0x00000000	0
R23	s7	0x00000000	0
R24	t8	0x00000000	0
R25	t9	0x00000000	0
R26	k0	0x00000000	0
R27	k1	0x00000000	0
R28	gp	0x00000000	0
R29	sp	0x000aaaa8	699048
R30	fp	0x00000000	0
R31	ra	0x00000000	0

Number of times each instruction is executed: 

j	0
add	0
sub	0
mul	0
beq	0
bne	0
slt	0
lw	3
sw	0
addi	0


Throughput: 0.0596026 Instructions per cycle
