// NOTE: this file is PARTIALLY autogenerated via: ./isel_tab.py gen_c
// (c) Robert Muth - see LICENSE for more info

#include "BE/CodeGenA64/isel_gen.h"
#include "BE/Base/opcode_gen.h"

#include <algorithm>
#include <cstdint>

namespace cwerg::code_gen_a64 {
namespace {
using namespace cwerg;
using namespace cwerg::base;

// +-prefix converts an enum the underlying integer type
template <typename T>
constexpr auto operator+(T e) noexcept
    -> std::enable_if_t<std::is_enum<T>::value, std::underlying_type_t<T>> {
  return static_cast<std::underlying_type_t<T>>(e);
}

using IC = IMM_CURB;

bool ImmStackFits(int64_t x,
                  bool assume_stk_op_matches,
                  unsigned bits,
                  unsigned scale_log) {
  if (assume_stk_op_matches) return true;
  if (x < 0) return false;
  if (x >= 1U << (bits + scale_log)) return false;
  return (x & ((1U << scale_log) - 1)) == 0;
}

bool ImmFitsCurb(IMM_CURB curb,
                 Const num,
                 int32_t last_stack_offset,
                 bool assume_stk_op_matches) {
  if (DKFlavor(ConstKind(num)) == DK_FLAVOR_F) {
    switch (curb) {
      case IC::ZERO:
        return ConstIsZero(num);
      default:
        ASSERT(false, "unexpected IMM_CURB " << EnumToString(curb));
        return false;
    }
  }
  int64_t x = ConstValueInt64(num);
  switch (curb) {
    case IC::INVALID:
      ASSERT(false, "unexpected IMM_CURB " << EnumToString(curb));
      return false;
    case IC::ZERO:
      return x == 0;
    case IC::ANY:
      return true;
    case IC::pos_stk_combo_16_bits:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 16, 0);
    case IC::pos_stk_combo_32_bits:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 32, 0);
    case IC::pos_stk_combo_10_21:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 12, 0);
    case IC::pos_stk_combo_10_21_times_2:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 12, 1);
    case IC::pos_stk_combo_10_21_times_4:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 12, 2);
    case IC::pos_stk_combo_10_21_times_8:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 12, 3);
    case IC::pos_stk_combo_shifted_10_21_22:
      if (assume_stk_op_matches) return true;
      x += last_stack_offset;
      // fall through
    case IC::IMM_SHIFTED_10_21_22:
      return a64::EncodeOperand(a64::OK::IMM_SHIFTED_10_21_22, x) !=
             a64::kEncodeFailure;
    case IC::IMM_10_15_16_22_W:
      return a64::Encode_10_15_16_22_W(x) != a64::kEncodeFailure;
    case IC::IMM_10_15_16_22_X:
      return a64::Encode_10_15_16_22_X(x) != a64::kEncodeFailure;
    case IC::IMM_SHIFTED_5_20_21_22:
      return a64::EncodeOperand(a64::OK::IMM_SHIFTED_5_20_21_22, x) !=
             a64::kEncodeFailure;
    case IC::IMM_SHIFTED_5_20_21_22_NOT:
      return a64::EncodeOperand(a64::OK::IMM_SHIFTED_5_20_21_22, ~x) !=
             a64::kEncodeFailure;
    case IC::IMM_POS_32:
      return 0 <= x && x < (1ULL << 32ULL);
  }
  ASSERT(false, "unexpected IMM_CURB " << EnumToString(curb));
  return false;
}

uint64_t ExtractTypeMaskForPattern(Ins ins) {
  uint64_t reg_matcher = 0;
  unsigned num_ops = InsOpcode(ins).num_operands;
  for (unsigned i = 0; i < num_ops; ++i) {
    const Handle h = InsOperand(ins, i);
    if (Kind(h) == RefKind::REG) {
      reg_matcher |= uint64_t(RegKind(Reg(h))) << 8 * i;
    } else if (Kind(h) == RefKind::CONST) {
      reg_matcher |= uint64_t(ConstKind(Const(h))) << 8 * i;
    }
  }
  return reg_matcher;
}

bool PatternMatchesTypeCurbs(const Pattern& pat, uint64_t type_mask) {
  return type_mask == pat.type_curbs_as_int;
}

uint8_t PatternMismatchesImmCurbs(const Pattern& pat,
                                  Ins ins,
                                  bool assume_stk_op_matches) {
  unsigned num_ops = InsOpcode(ins).num_operands;
  uint8_t out = 0;
  // Should this be int64_t?
  int32_t last_stack_offset = 0;
  for (unsigned i = 0; i < num_ops; ++i) {
    const Const op(InsOperand(ins, i));
    const IC imm_curb = pat.imm_curbs[i];
    if (Kind(op) == RefKind::STK) {
      if (assume_stk_op_matches) {
        last_stack_offset = 0;
      } else {
        last_stack_offset = StkSlot(Stk(op));
      }
    } else if (Kind(op) == RefKind::REG) {
      if (imm_curb != IC::INVALID)
        return MATCH_IMPOSSIBLE;  // we have a reg but need an imm
    } else if (Kind(op) == RefKind::CONST) {
      if (imm_curb == IC::INVALID) {
        // we have an imm but need a reg - this can be accommodated.
        out |= 1U << i;
      } else if (!ImmFitsCurb(imm_curb, Const(op), last_stack_offset,
                              assume_stk_op_matches)) {
        // imm does not not fit
        return MATCH_IMPOSSIBLE;
      }
    }
  }
  return out;
}

/* @AUTOGEN-START@ */

enum class FIXARG : uint8_t {
    WZR = 31,
    X8 = 8,
    LR = 30,
    UXTW = 0,
    SXTW = 1,
};

enum class SHIFT : uint8_t {
    lsl = 0,
    lsr = 1,
    asr = 2,
    ror = 3,
};

const InsTmpl kInsTemplates[] = {
  { /*used first entry*/ },
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_w_reg, 0x7 },  // add [2]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_w_imm, 0x7 },  // add [3]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_w_reg, 0x7 },  // add [4]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_w_imm, 0x7 },  // add [5]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x7 },  // add [6]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_x_imm, 0x7 },  // add [7]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x7 },  // add [8]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_x_imm, 0x7 },  // add [9]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fadd_s, 0x7 },  // add [10]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fadd_d, 0x7 },  // add [11]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_w_reg, 0x7 },  // sub [12]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::sub_w_imm, 0x7 },  // sub [13]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_w_reg, 0x5 },  // sub [14]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_w_reg, 0x7 },  // sub [15]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::sub_w_imm, 0x7 },  // sub [16]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_w_reg, 0x5 },  // sub [17]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_x_reg, 0x7 },  // sub [18]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::sub_x_imm, 0x7 },  // sub [19]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_x_reg, 0x5 },  // sub [20]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_x_reg, 0x7 },  // sub [21]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::sub_x_imm, 0x7 },  // sub [22]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_x_reg, 0x5 },  // sub [23]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fsub_s, 0x7 },  // sub [24]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fsub_d, 0x7 },  // sub [25]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::WZR},
    a64::OPC::madd_w, 0x7 },  // mul [26]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::WZR},
    a64::OPC::madd_w, 0x7 },  // mul [27]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::WZR},
    a64::OPC::madd_x, 0x7 },  // mul [28]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::WZR},
    a64::OPC::madd_x, 0x7 },  // mul [29]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fmul_s, 0x7 },  // mul [30]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fmul_d, 0x7 },  // mul [31]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::udiv_w, 0x7 },  // div [32]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::sdiv_w, 0x7 },  // div [33]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::udiv_x, 0x7 },  // div [34]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::sdiv_x, 0x7 },  // div [35]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fdiv_s, 0x7 },  // div [36]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fdiv_d, 0x7 },  // div [37]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::eor_w_reg, 0x7 },  // xor [38]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::eor_w_imm, 0x7 },  // xor [39]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::eor_w_reg, 0x7 },  // xor [40]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::eor_w_imm, 0x7 },  // xor [41]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // xor [42]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::eor_x_imm, 0x7 },  // xor [43]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // xor [44]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::eor_x_imm, 0x7 },  // xor [45]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::and_w_reg, 0x7 },  // and [46]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::and_w_imm, 0x7 },  // and [47]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::and_w_reg, 0x7 },  // and [48]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::and_w_imm, 0x7 },  // and [49]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::and_x_reg, 0x7 },  // and [50]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::and_x_imm, 0x7 },  // and [51]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::and_x_reg, 0x7 },  // and [52]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::and_x_imm, 0x7 },  // and [53]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::orr_w_reg, 0x7 },  // or [54]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::orr_w_imm, 0x7 },  // or [55]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::orr_w_reg, 0x7 },  // or [56]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::orr_w_imm, 0x7 },  // or [57]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x7 },  // or [58]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::orr_x_imm, 0x7 },  // or [59]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x7 },  // or [60]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::orr_x_imm, 0x7 },  // or [61]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lslv_w, 0x7 },  // shl [62]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lslv_w, 0x7 },  // shl [63]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lslv_x, 0x7 },  // shl [64]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lslv_x, 0x7 },  // shl [65]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2_rsb_width, +PARAM::num2_rsb_width_minus1},
    a64::OPC::ubfm_w, 0xf },  // shl [66]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2_rsb_width, +PARAM::num2_rsb_width_minus1},
    a64::OPC::ubfm_w, 0xf },  // shl [67]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2_rsb_width, +PARAM::num2_rsb_width_minus1},
    a64::OPC::ubfm_x, 0xf },  // shl [68]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2_rsb_width, +PARAM::num2_rsb_width_minus1},
    a64::OPC::ubfm_x, 0xf },  // shl [69]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lsrv_w, 0x7 },  // shr [70]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::asrv_w, 0x7 },  // shr [71]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lsrv_x, 0x7 },  // shr [72]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::asrv_x, 0x7 },  // shr [73]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2, 31},
    a64::OPC::ubfm_w, 0x7 },  // shr [74]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2, 31},
    a64::OPC::sbfm_w, 0x7 },  // shr [75]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2, 63},
    a64::OPC::ubfm_x, 0x7 },  // shr [76]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2, 63},
    a64::OPC::sbfm_x, 0x7 },  // shr [77]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // beq [78]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [79]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // beq [80]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [81]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // beq [82]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [83]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // beq [84]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [85]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // beq [86]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [87]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // beq [88]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [89]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // beq [90]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [91]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // beq [92]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [93]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // beq [94]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [95]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // beq [96]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [97]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // beq [98]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [99]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // beq [100]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [101]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_s, 0x3 },  // beq [102]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [103]
  { {+PARAM::reg0, 0},
    a64::OPC::fcmpe_s_zero, 0x1 },  // beq [104]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [105]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_d, 0x3 },  // beq [106]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [107]
  { {+PARAM::reg0, 0},
    a64::OPC::fcmpe_d_zero, 0x1 },  // beq [108]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [109]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // bne [110]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [111]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // bne [112]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [113]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // bne [114]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [115]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // bne [116]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [117]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // bne [118]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [119]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // bne [120]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [121]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // bne [122]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [123]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // bne [124]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [125]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // bne [126]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [127]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // bne [128]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [129]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // bne [130]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [131]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // bne [132]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [133]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_s, 0x3 },  // bne [134]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [135]
  { {+PARAM::reg0, 0},
    a64::OPC::fcmpe_s_zero, 0x1 },  // bne [136]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [137]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_d, 0x3 },  // bne [138]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [139]
  { {+PARAM::reg0, 0},
    a64::OPC::fcmpe_d_zero, 0x1 },  // bne [140]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [141]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // blt [142]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [143]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // blt [144]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [145]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_w_imm, 0x6 },  // blt [146]
  { {+PARAM::bbl2},
    a64::OPC::b_hi, 0x1 },  // blt [147]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // blt [148]
  { {+PARAM::bbl2},
    a64::OPC::b_lt, 0x1 },  // blt [149]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // blt [150]
  { {+PARAM::bbl2},
    a64::OPC::b_lt, 0x1 },  // blt [151]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_w_imm, 0x6 },  // blt [152]
  { {+PARAM::bbl2},
    a64::OPC::b_gt, 0x1 },  // blt [153]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // blt [154]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [155]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // blt [156]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [157]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // blt [158]
  { {+PARAM::bbl2},
    a64::OPC::b_hi, 0x1 },  // blt [159]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // blt [160]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [161]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // blt [162]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [163]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // blt [164]
  { {+PARAM::bbl2},
    a64::OPC::b_hi, 0x1 },  // blt [165]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // blt [166]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [167]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // blt [168]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [169]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // blt [170]
  { {+PARAM::bbl2},
    a64::OPC::b_hi, 0x1 },  // blt [171]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // blt [172]
  { {+PARAM::bbl2},
    a64::OPC::b_lt, 0x1 },  // blt [173]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // blt [174]
  { {+PARAM::bbl2},
    a64::OPC::b_lt, 0x1 },  // blt [175]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // blt [176]
  { {+PARAM::bbl2},
    a64::OPC::b_gt, 0x1 },  // blt [177]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_s, 0x3 },  // blt [178]
  { {+PARAM::bbl2},
    a64::OPC::b_mi, 0x1 },  // blt [179]
  { {+PARAM::reg0, 0},
    a64::OPC::fcmpe_s_zero, 0x1 },  // blt [180]
  { {+PARAM::bbl2},
    a64::OPC::b_mi, 0x1 },  // blt [181]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_d, 0x3 },  // blt [182]
  { {+PARAM::bbl2},
    a64::OPC::b_mi, 0x1 },  // blt [183]
  { {+PARAM::reg0, 0},
    a64::OPC::fcmpe_d_zero, 0x1 },  // blt [184]
  { {+PARAM::bbl2},
    a64::OPC::b_mi, 0x1 },  // blt [185]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // ble [186]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [187]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // ble [188]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [189]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_w_imm, 0x6 },  // ble [190]
  { {+PARAM::bbl2},
    a64::OPC::b_cs, 0x1 },  // ble [191]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // ble [192]
  { {+PARAM::bbl2},
    a64::OPC::b_le, 0x1 },  // ble [193]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // ble [194]
  { {+PARAM::bbl2},
    a64::OPC::b_le, 0x1 },  // ble [195]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_w_imm, 0x6 },  // ble [196]
  { {+PARAM::bbl2},
    a64::OPC::b_ge, 0x1 },  // ble [197]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // ble [198]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [199]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // ble [200]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [201]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // ble [202]
  { {+PARAM::bbl2},
    a64::OPC::b_cs, 0x1 },  // ble [203]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // ble [204]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [205]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // ble [206]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [207]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // ble [208]
  { {+PARAM::bbl2},
    a64::OPC::b_cs, 0x1 },  // ble [209]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // ble [210]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [211]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // ble [212]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [213]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // ble [214]
  { {+PARAM::bbl2},
    a64::OPC::b_cs, 0x1 },  // ble [215]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // ble [216]
  { {+PARAM::bbl2},
    a64::OPC::b_le, 0x1 },  // ble [217]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // ble [218]
  { {+PARAM::bbl2},
    a64::OPC::b_le, 0x1 },  // ble [219]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // ble [220]
  { {+PARAM::bbl2},
    a64::OPC::b_ge, 0x1 },  // ble [221]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_s, 0x3 },  // ble [222]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [223]
  { {+PARAM::reg0, 0},
    a64::OPC::fcmpe_s_zero, 0x1 },  // ble [224]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [225]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_d, 0x3 },  // ble [226]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [227]
  { {+PARAM::reg0, 0},
    a64::OPC::fcmpe_d_zero, 0x1 },  // ble [228]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [229]
  { {+PARAM::scratch_gpr, +PARAM::jtb1_prel_hi21},
    a64::OPC::adrp, 0x3 },  // switch [230]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::jtb1_lo12},
    a64::OPC::add_x_imm, 0x7 },  // switch [231]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg0, +FIXARG::UXTW, 3},
    a64::OPC::ldr_x_reg_w, 0x7 },  // switch [232]
  { {+PARAM::scratch_gpr},
    a64::OPC::br, 0x1 },  // switch [233]
  { {+PARAM::bbl0},
    a64::OPC::b, 0x1 },  // bra [234]
  { {+PARAM::fun0},
    a64::OPC::bl, 0x1 },  // bsr [235]
  { {+PARAM::reg0},
    a64::OPC::blr, 0x1 },  // jsr [236]
  { {+FIXARG::X8, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x2 },  // syscall [237]
  { {0},
    a64::OPC::svc, 0x0 },  // syscall [238]
  { {0},
    a64::OPC::brk, 0x0 },  // trap [239]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [240]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [241]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [242]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [243]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [244]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [245]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [246]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [247]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [248]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [249]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [250]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [251]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [252]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [253]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [254]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [255]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [256]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [257]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [258]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [259]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [260]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [261]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [262]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [263]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [264]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [265]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [266]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [267]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [268]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [269]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [270]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [271]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [272]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [273]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [274]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [275]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [276]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [277]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [278]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [279]
  { {+PARAM::reg0, +PARAM::reg1, 0, 31},
    a64::OPC::sbfm_x, 0x3 },  // conv [280]
  { {+PARAM::reg0, +PARAM::reg1, 0, 15},
    a64::OPC::sbfm_x, 0x3 },  // conv [281]
  { {+PARAM::reg0, +PARAM::reg1, 65535},
    a64::OPC::and_x_imm, 0x3 },  // conv [282]
  { {+PARAM::reg0, +PARAM::reg1, 0, 15},
    a64::OPC::sbfm_x, 0x3 },  // conv [283]
  { {+PARAM::reg0, +PARAM::reg1, 65535},
    a64::OPC::and_x_imm, 0x3 },  // conv [284]
  { {+PARAM::reg0, +PARAM::reg1, 0, 15},
    a64::OPC::sbfm_x, 0x3 },  // conv [285]
  { {+PARAM::reg0, +PARAM::reg1, 65535},
    a64::OPC::and_x_imm, 0x3 },  // conv [286]
  { {+PARAM::reg0, +PARAM::reg1, 0, 15},
    a64::OPC::sbfm_x, 0x3 },  // conv [287]
  { {+PARAM::reg0, +PARAM::reg1, 65535},
    a64::OPC::and_x_imm, 0x3 },  // conv [288]
  { {+PARAM::reg0, +PARAM::reg1, 0, 7},
    a64::OPC::sbfm_x, 0x3 },  // conv [289]
  { {+PARAM::reg0, +PARAM::reg1, 255},
    a64::OPC::and_x_imm, 0x3 },  // conv [290]
  { {+PARAM::reg0, +PARAM::reg1, 0, 7},
    a64::OPC::sbfm_x, 0x3 },  // conv [291]
  { {+PARAM::reg0, +PARAM::reg1, 255},
    a64::OPC::and_x_imm, 0x3 },  // conv [292]
  { {+PARAM::reg0, +PARAM::reg1, 0, 7},
    a64::OPC::sbfm_x, 0x3 },  // conv [293]
  { {+PARAM::reg0, +PARAM::reg1, 255},
    a64::OPC::and_x_imm, 0x3 },  // conv [294]
  { {+PARAM::reg0, +PARAM::reg1, 0, 7},
    a64::OPC::sbfm_x, 0x3 },  // conv [295]
  { {+PARAM::reg0, +PARAM::reg1, 255},
    a64::OPC::and_x_imm, 0x3 },  // conv [296]
  { {+PARAM::reg0, +PARAM::reg1, 0, 7},
    a64::OPC::sbfm_x, 0x3 },  // conv [297]
  { {+PARAM::reg0, +PARAM::reg1, 255},
    a64::OPC::and_x_imm, 0x3 },  // conv [298]
  { {+PARAM::reg0, +PARAM::reg1, 0, 7},
    a64::OPC::sbfm_x, 0x3 },  // conv [299]
  { {+PARAM::reg0, +PARAM::reg1, 255},
    a64::OPC::and_x_imm, 0x3 },  // conv [300]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_w_reg, 0x5 },  // conv [301]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_w_reg, 0x5 },  // conv [302]
  { {+PARAM::reg0, +PARAM::reg1, 0, 31},
    a64::OPC::sbfm_x, 0x3 },  // conv [303]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvt_d_s, 0x3 },  // conv [304]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvt_s_d, 0x3 },  // conv [305]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::scvtf_d_from_w, 0x3 },  // conv [306]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::ucvtf_d_from_w, 0x3 },  // conv [307]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::scvtf_s_from_w, 0x3 },  // conv [308]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::ucvtf_s_from_w, 0x3 },  // conv [309]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::scvtf_d_from_x, 0x3 },  // conv [310]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::ucvtf_d_from_x, 0x3 },  // conv [311]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::scvtf_s_from_x, 0x3 },  // conv [312]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::ucvtf_s_from_x, 0x3 },  // conv [313]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzs_w_s, 0x3 },  // conv [314]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzs_w_d, 0x3 },  // conv [315]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzu_w_s, 0x3 },  // conv [316]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzu_w_d, 0x3 },  // conv [317]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzs_x_s, 0x3 },  // conv [318]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzs_x_d, 0x3 },  // conv [319]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzu_x_s, 0x3 },  // conv [320]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzu_x_d, 0x3 },  // conv [321]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [322]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [323]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [324]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [325]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [326]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [327]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [328]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [329]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [330]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [331]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [332]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [333]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [334]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [335]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [336]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [337]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [338]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [339]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [340]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [341]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_d_from_x, 0x3 },  // bitcast [342]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_d_from_x, 0x3 },  // bitcast [343]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_s_from_w, 0x3 },  // bitcast [344]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_s_from_w, 0x3 },  // bitcast [345]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_x_from_d, 0x3 },  // bitcast [346]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_x_from_d, 0x3 },  // bitcast [347]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_w_from_s, 0x3 },  // bitcast [348]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_w_from_s, 0x3 },  // bitcast [349]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [350]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [351]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [352]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [353]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [354]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [355]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [356]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [357]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [358]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [359]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [360]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [361]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [362]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [363]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [364]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [365]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [366]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [367]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [368]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [369]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [370]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [371]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [372]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [373]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [374]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [375]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [376]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [377]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [378]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [379]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [380]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [381]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [382]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [383]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [384]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [385]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [386]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [387]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [388]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [389]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [390]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [391]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [392]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [393]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [394]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [395]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [396]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [397]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [398]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [399]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [400]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [401]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [402]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [403]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [404]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [405]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [406]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [407]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [408]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [409]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [410]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [411]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [412]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [413]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [414]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [415]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [416]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [417]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [418]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [419]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [420]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [421]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [422]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [423]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [424]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [425]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [426]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [427]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [428]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [429]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [430]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [431]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [432]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [433]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [434]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [435]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [436]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [437]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [438]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [439]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_s_reg, 0x3 },  // mov [440]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_d_reg, 0x3 },  // mov [441]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [442]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [443]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [444]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [445]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [446]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [447]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [448]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [449]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [450]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [451]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [452]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [453]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [454]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [455]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [456]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [457]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [458]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [459]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [460]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [461]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [462]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [463]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [464]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [465]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [466]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [467]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [468]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [469]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [470]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [471]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [472]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [473]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [474]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [475]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [476]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [477]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [478]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [479]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [480]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [481]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [482]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [483]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [484]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [485]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [486]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [487]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [488]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [489]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [490]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [491]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [492]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [493]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [494]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [495]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [496]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [497]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [498]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [499]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [500]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [501]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [502]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [503]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [504]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [505]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [506]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [507]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [508]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [509]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [510]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [511]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [512]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [513]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [514]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [515]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [516]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [517]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [518]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [519]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [520]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [521]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [522]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [523]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [524]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [525]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [526]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [527]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [528]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [529]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [530]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [531]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [532]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [533]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [534]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [535]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [536]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [537]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [538]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [539]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [540]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [541]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [542]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [543]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [544]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [545]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [546]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [547]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [548]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [549]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [550]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [551]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [552]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [553]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [554]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [555]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [556]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [557]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [558]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [559]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [560]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [561]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [562]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [563]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [564]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [565]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [566]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [567]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [568]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [569]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [570]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [571]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [572]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [573]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [574]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [575]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [576]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [577]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [578]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [579]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [580]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [581]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [582]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [583]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [584]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [585]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [586]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [587]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [588]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [589]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [590]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [591]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [592]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [593]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [594]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [595]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [596]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [597]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [598]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [599]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [600]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [601]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [602]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [603]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [604]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [605]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [606]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [607]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [608]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [609]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [610]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [611]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [612]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [613]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [614]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [615]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [616]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [617]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [618]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [619]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [620]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [621]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [622]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmpeq [623]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [624]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_ge, 0x7 },  // cmpeq [625]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [626]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [627]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [628]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [629]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [630]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmpeq [631]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [632]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_ge, 0x7 },  // cmpeq [633]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [634]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [635]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [636]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [637]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [638]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [639]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [640]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [641]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [642]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [643]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [644]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [645]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [646]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [647]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [648]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [649]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [650]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [651]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [652]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [653]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [654]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [655]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [656]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [657]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [658]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [659]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [660]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [661]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [662]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [663]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [664]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [665]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [666]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [667]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [668]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [669]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [670]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [671]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [672]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [673]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [674]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [675]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [676]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [677]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [678]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [679]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [680]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [681]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [682]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [683]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [684]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [685]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [686]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [687]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [688]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [689]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [690]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmpeq [691]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [692]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_ge, 0x7 },  // cmpeq [693]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [694]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [695]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [696]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [697]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [698]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [699]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [700]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [701]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [702]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmpeq [703]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [704]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_ge, 0x7 },  // cmpeq [705]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [706]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [707]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [708]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [709]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [710]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [711]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [712]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [713]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [714]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [715]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [716]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [717]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [718]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [719]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [720]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [721]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [722]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [723]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [724]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [725]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [726]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [727]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [728]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [729]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [730]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fcsel_d_eq, 0x7 },  // cmpeq [731]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [732]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fcsel_d_eq, 0x7 },  // cmpeq [733]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [734]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fcsel_s_eq, 0x7 },  // cmpeq [735]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [736]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fcsel_s_eq, 0x7 },  // cmpeq [737]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [738]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [739]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [740]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [741]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [742]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [743]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [744]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [745]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [746]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [747]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [748]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [749]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [750]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [751]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [752]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [753]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [754]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [755]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [756]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmplt [757]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [758]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [759]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [760]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmplt [761]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [762]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [763]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [764]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [765]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [766]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [767]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [768]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [769]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [770]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [771]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [772]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [773]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [774]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [775]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [776]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [777]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [778]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [779]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [780]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [781]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [782]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [783]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [784]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [785]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [786]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [787]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [788]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [789]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [790]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmplt [791]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [792]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [793]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [794]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [795]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [796]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmplt [797]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [798]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_mi, 0x7 },  // cmplt [799]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [800]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_mi, 0x7 },  // cmplt [801]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [802]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_mi, 0x7 },  // cmplt [803]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [804]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_mi, 0x7 },  // cmplt [805]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [806]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [807]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [808]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [809]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [810]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [811]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [812]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [813]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [814]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [815]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [816]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [817]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [818]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [819]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [820]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [821]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [822]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fcsel_d_mi, 0x7 },  // cmplt [823]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [824]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fcsel_d_mi, 0x7 },  // cmplt [825]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [826]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fcsel_s_mi, 0x7 },  // cmplt [827]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [828]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fcsel_s_mi, 0x7 },  // cmplt [829]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x7 },  // lea [830]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x7 },  // lea [831]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, 0},
    a64::OPC::add_x_reg_uxtw, 0x7 },  // lea [832]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, 0},
    a64::OPC::add_x_reg_sxtw, 0x7 },  // lea [833]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_x_imm, 0x7 },  // lea [834]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_x_imm, 0x7 },  // lea [835]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_x_imm, 0x7 },  // lea [836]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_x_imm, 0x7 },  // lea [837]
  { {+PARAM::reg0, +PARAM::mem1_num2_prel_hi21},
    a64::OPC::adrp, 0x3 },  // lea.mem [838]
  { {+PARAM::reg0, +PARAM::reg0, +PARAM::mem1_num2_lo12},
    a64::OPC::add_x_imm, 0x7 },  // lea.mem [839]
  { {+PARAM::reg0, +PARAM::mem1_num2_prel_hi21},
    a64::OPC::adrp, 0x3 },  // lea.mem [840]
  { {+PARAM::reg0, +PARAM::reg0, +PARAM::mem1_num2_lo12},
    a64::OPC::add_x_imm, 0x7 },  // lea.mem [841]
  { {+PARAM::reg0, +PARAM::mem1_num2_prel_hi21},
    a64::OPC::adrp, 0x3 },  // lea.mem [842]
  { {+PARAM::reg0, +PARAM::reg0, +PARAM::mem1_num2_lo12},
    a64::OPC::add_x_imm, 0x7 },  // lea.mem [843]
  { {+PARAM::reg0, +PARAM::mem1_num2_prel_hi21},
    a64::OPC::adrp, 0x3 },  // lea.mem [844]
  { {+PARAM::reg0, +PARAM::reg0, +PARAM::mem1_num2_lo12},
    a64::OPC::add_x_imm, 0x7 },  // lea.mem [845]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::add_x_imm, 0x5 },  // lea.stk [846]
  { {+PARAM::reg0, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [847]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // lea.stk [848]
  { {+PARAM::reg0, +PARAM::stk1_offset2_lo},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [849]
  { {+PARAM::reg0, +PARAM::stk1_offset2_hi, 16},
    a64::OPC::movk_x_imm, 0x3 },  // lea.stk [850]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // lea.stk [851]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::add_x_imm, 0x5 },  // lea.stk [852]
  { {+PARAM::reg0, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [853]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // lea.stk [854]
  { {+PARAM::reg0, +PARAM::stk1_offset2_lo},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [855]
  { {+PARAM::reg0, +PARAM::stk1_offset2_hi, 16},
    a64::OPC::movk_x_imm, 0x3 },  // lea.stk [856]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // lea.stk [857]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::add_x_imm, 0x5 },  // lea.stk [858]
  { {+PARAM::reg0, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [859]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // lea.stk [860]
  { {+PARAM::reg0, +PARAM::stk1_offset2_lo},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [861]
  { {+PARAM::reg0, +PARAM::stk1_offset2_hi, 16},
    a64::OPC::movk_x_imm, 0x3 },  // lea.stk [862]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // lea.stk [863]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::add_x_imm, 0x5 },  // lea.stk [864]
  { {+PARAM::reg0, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [865]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // lea.stk [866]
  { {+PARAM::reg0, +PARAM::stk1_offset2_lo},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [867]
  { {+PARAM::reg0, +PARAM::stk1_offset2_hi, 16},
    a64::OPC::movk_x_imm, 0x3 },  // lea.stk [868]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // lea.stk [869]
  { {+PARAM::reg0, +PARAM::fun1_prel_hi21},
    a64::OPC::adrp, 0x3 },  // lea.fun [870]
  { {+PARAM::reg0, +PARAM::reg0, +PARAM::fun1_lo12},
    a64::OPC::add_x_imm, 0x7 },  // lea.fun [871]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [872]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [873]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [874]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [875]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [876]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [877]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [878]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [879]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [880]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [881]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [882]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [883]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [884]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [885]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [886]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [887]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [888]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [889]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [890]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [891]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [892]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [893]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [894]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [895]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [896]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [897]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [898]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [899]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [900]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [901]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [902]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_x_imm, 0x7 },  // ld [903]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_w_reg_x, 0x7 },  // ld [904]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_w_reg_x, 0x7 },  // ld [905]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_w_reg_w, 0x7 },  // ld [906]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_w_reg_w, 0x7 },  // ld [907]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_w_imm, 0x7 },  // ld [908]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_w_imm, 0x7 },  // ld [909]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_w_imm, 0x7 },  // ld [910]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_w_imm, 0x7 },  // ld [911]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsw_reg_x, 0x7 },  // ld [912]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsw_reg_x, 0x7 },  // ld [913]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldrsw_reg_w, 0x7 },  // ld [914]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldrsw_reg_w, 0x7 },  // ld [915]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsw_imm, 0x7 },  // ld [916]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsw_imm, 0x7 },  // ld [917]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsw_imm, 0x7 },  // ld [918]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsw_imm, 0x7 },  // ld [919]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_h_reg_x, 0x7 },  // ld [920]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_h_reg_x, 0x7 },  // ld [921]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_h_reg_w, 0x7 },  // ld [922]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_h_reg_w, 0x7 },  // ld [923]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_h_imm, 0x7 },  // ld [924]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_h_imm, 0x7 },  // ld [925]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_h_imm, 0x7 },  // ld [926]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_h_imm, 0x7 },  // ld [927]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsh_x_reg_x, 0x7 },  // ld [928]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsh_x_reg_x, 0x7 },  // ld [929]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldrsh_x_reg_w, 0x7 },  // ld [930]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldrsh_x_reg_w, 0x7 },  // ld [931]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsh_x_imm, 0x7 },  // ld [932]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsh_x_imm, 0x7 },  // ld [933]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsh_x_imm, 0x7 },  // ld [934]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsh_x_imm, 0x7 },  // ld [935]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_b_reg_x, 0x7 },  // ld [936]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_b_reg_x, 0x7 },  // ld [937]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_b_reg_w, 0x7 },  // ld [938]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_b_reg_w, 0x7 },  // ld [939]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_b_imm, 0x7 },  // ld [940]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_b_imm, 0x7 },  // ld [941]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_b_imm, 0x7 },  // ld [942]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldr_b_imm, 0x7 },  // ld [943]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsb_x_reg_x, 0x7 },  // ld [944]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsb_x_reg_x, 0x7 },  // ld [945]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldrsb_x_reg_w, 0x7 },  // ld [946]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldrsb_x_reg_w, 0x7 },  // ld [947]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsb_x_imm, 0x7 },  // ld [948]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsb_x_imm, 0x7 },  // ld [949]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsb_x_imm, 0x7 },  // ld [950]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::ldrsb_x_imm, 0x7 },  // ld [951]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::fldr_s_reg_x, 0x7 },  // ld [952]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::fldr_s_reg_x, 0x7 },  // ld [953]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::fldr_s_reg_w, 0x7 },  // ld [954]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::fldr_s_reg_w, 0x7 },  // ld [955]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::fldr_s_imm, 0x7 },  // ld [956]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::fldr_s_imm, 0x7 },  // ld [957]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::fldr_s_imm, 0x7 },  // ld [958]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::fldr_s_imm, 0x7 },  // ld [959]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::fldr_d_reg_x, 0x7 },  // ld [960]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::fldr_d_reg_x, 0x7 },  // ld [961]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::fldr_d_reg_w, 0x7 },  // ld [962]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::fldr_d_reg_w, 0x7 },  // ld [963]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::fldr_d_imm, 0x7 },  // ld [964]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::fldr_d_imm, 0x7 },  // ld [965]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::fldr_d_imm, 0x7 },  // ld [966]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::fldr_d_imm, 0x7 },  // ld [967]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [968]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [969]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [970]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [971]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [972]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [973]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [974]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [975]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [976]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [977]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [978]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [979]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [980]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [981]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [982]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [983]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_w_imm, 0x5 },  // ld.stk [984]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_w_imm, 0x5 },  // ld.stk [985]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_w_imm, 0x5 },  // ld.stk [986]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_w_imm, 0x5 },  // ld.stk [987]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsw_imm, 0x5 },  // ld.stk [988]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsw_imm, 0x5 },  // ld.stk [989]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsw_imm, 0x5 },  // ld.stk [990]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsw_imm, 0x5 },  // ld.stk [991]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsh_x_imm, 0x5 },  // ld.stk [992]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsh_x_imm, 0x5 },  // ld.stk [993]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsh_x_imm, 0x5 },  // ld.stk [994]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsh_x_imm, 0x5 },  // ld.stk [995]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_h_imm, 0x5 },  // ld.stk [996]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_h_imm, 0x5 },  // ld.stk [997]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_h_imm, 0x5 },  // ld.stk [998]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_h_imm, 0x5 },  // ld.stk [999]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_b_imm, 0x5 },  // ld.stk [1000]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_b_imm, 0x5 },  // ld.stk [1001]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_b_imm, 0x5 },  // ld.stk [1002]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_b_imm, 0x5 },  // ld.stk [1003]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsb_x_imm, 0x5 },  // ld.stk [1004]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsb_x_imm, 0x5 },  // ld.stk [1005]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsb_x_imm, 0x5 },  // ld.stk [1006]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsb_x_imm, 0x5 },  // ld.stk [1007]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_s_imm, 0x5 },  // ld.stk [1008]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_s_imm, 0x5 },  // ld.stk [1009]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_s_imm, 0x5 },  // ld.stk [1010]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_s_imm, 0x5 },  // ld.stk [1011]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_d_imm, 0x5 },  // ld.stk [1012]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_d_imm, 0x5 },  // ld.stk [1013]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_d_imm, 0x5 },  // ld.stk [1014]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_d_imm, 0x5 },  // ld.stk [1015]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1016]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1017]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1018]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1019]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1020]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1021]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1022]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1023]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1024]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1025]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1026]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1027]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1028]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1029]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1030]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1031]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1032]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1033]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1034]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1035]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1036]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1037]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1038]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1039]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1040]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1041]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1042]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1043]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1044]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1045]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1046]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x5 },  // ld.stk [1047]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1048]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_w_reg_w, 0x5 },  // ld.stk [1049]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1050]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_w_reg_w, 0x5 },  // ld.stk [1051]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1052]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_w_reg_w, 0x5 },  // ld.stk [1053]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1054]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_w_reg_w, 0x5 },  // ld.stk [1055]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1056]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsw_reg_w, 0x5 },  // ld.stk [1057]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1058]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsw_reg_w, 0x5 },  // ld.stk [1059]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1060]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsw_reg_w, 0x5 },  // ld.stk [1061]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1062]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsw_reg_w, 0x5 },  // ld.stk [1063]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1064]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsh_x_reg_w, 0x5 },  // ld.stk [1065]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1066]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsh_x_reg_w, 0x5 },  // ld.stk [1067]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1068]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsh_x_reg_w, 0x5 },  // ld.stk [1069]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1070]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsh_x_reg_w, 0x5 },  // ld.stk [1071]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1072]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_h_reg_w, 0x5 },  // ld.stk [1073]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1074]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_h_reg_w, 0x5 },  // ld.stk [1075]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1076]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_h_reg_w, 0x5 },  // ld.stk [1077]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1078]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_h_reg_w, 0x5 },  // ld.stk [1079]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1080]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_b_reg_w, 0x5 },  // ld.stk [1081]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1082]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_b_reg_w, 0x5 },  // ld.stk [1083]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1084]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_b_reg_w, 0x5 },  // ld.stk [1085]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1086]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldr_b_reg_w, 0x5 },  // ld.stk [1087]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1088]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsb_x_reg_w, 0x5 },  // ld.stk [1089]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1090]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsb_x_reg_w, 0x5 },  // ld.stk [1091]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1092]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsb_x_reg_w, 0x5 },  // ld.stk [1093]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1094]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::ldrsb_x_reg_w, 0x5 },  // ld.stk [1095]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1096]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::fldr_s_reg_w, 0x5 },  // ld.stk [1097]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1098]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::fldr_s_reg_w, 0x5 },  // ld.stk [1099]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1100]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::fldr_s_reg_w, 0x5 },  // ld.stk [1101]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1102]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::fldr_s_reg_w, 0x5 },  // ld.stk [1103]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1104]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::fldr_d_reg_w, 0x5 },  // ld.stk [1105]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1106]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::fldr_d_reg_w, 0x5 },  // ld.stk [1107]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1108]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::fldr_d_reg_w, 0x5 },  // ld.stk [1109]
  { {+PARAM::scratch_gpr, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // ld.stk [1110]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0},
    a64::OPC::fldr_d_reg_w, 0x5 },  // ld.stk [1111]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [1112]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [1113]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [1114]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [1115]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [1116]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [1117]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [1118]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [1119]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [1120]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [1121]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [1122]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [1123]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [1124]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [1125]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [1126]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [1127]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_x, 0x13 },  // st [1128]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_x, 0x13 },  // st [1129]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x13 },  // st [1130]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x13 },  // st [1131]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_x, 0x13 },  // st [1132]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_x, 0x13 },  // st [1133]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x13 },  // st [1134]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x13 },  // st [1135]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_x, 0x13 },  // st [1136]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_x, 0x13 },  // st [1137]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x13 },  // st [1138]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x13 },  // st [1139]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_x, 0x13 },  // st [1140]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_x, 0x13 },  // st [1141]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x13 },  // st [1142]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x13 },  // st [1143]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_x, 0x13 },  // st [1144]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_x, 0x13 },  // st [1145]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x13 },  // st [1146]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x13 },  // st [1147]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_x, 0x13 },  // st [1148]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_x, 0x13 },  // st [1149]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x13 },  // st [1150]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x13 },  // st [1151]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::fstr_d_reg_x, 0x13 },  // st [1152]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::fstr_d_reg_x, 0x13 },  // st [1153]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_d_reg_w, 0x13 },  // st [1154]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_d_reg_w, 0x13 },  // st [1155]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_x, 0x13 },  // st [1156]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_x, 0x13 },  // st [1157]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_w, 0x13 },  // st [1158]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_w, 0x13 },  // st [1159]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1160]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1161]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1162]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1163]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1164]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1165]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1166]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1167]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1168]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1169]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1170]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1171]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1172]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1173]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1174]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [1175]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [1176]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [1177]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [1178]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [1179]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [1180]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [1181]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [1182]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [1183]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [1184]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [1185]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [1186]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [1187]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [1188]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [1189]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [1190]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [1191]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1192]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1193]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1194]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1195]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1196]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1197]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1198]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1199]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_s_imm, 0x6 },  // st.stk [1200]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_s_imm, 0x6 },  // st.stk [1201]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_s_imm, 0x6 },  // st.stk [1202]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_s_imm, 0x6 },  // st.stk [1203]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_d_imm, 0x6 },  // st.stk [1204]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_d_imm, 0x6 },  // st.stk [1205]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_d_imm, 0x6 },  // st.stk [1206]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_d_imm, 0x6 },  // st.stk [1207]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1208]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1209]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1210]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1211]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1212]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1213]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1214]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1215]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1216]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1217]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1218]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1219]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1220]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1221]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1222]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1223]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1224]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1225]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1226]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1227]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1228]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1229]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1230]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1231]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1232]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1233]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1234]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1235]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1236]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1237]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1238]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x12 },  // st.stk [1239]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1240]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x12 },  // st.stk [1241]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1242]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x12 },  // st.stk [1243]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1244]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x12 },  // st.stk [1245]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1246]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x12 },  // st.stk [1247]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1248]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x12 },  // st.stk [1249]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1250]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x12 },  // st.stk [1251]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1252]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x12 },  // st.stk [1253]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1254]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x12 },  // st.stk [1255]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1256]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x12 },  // st.stk [1257]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1258]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x12 },  // st.stk [1259]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1260]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x12 },  // st.stk [1261]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1262]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x12 },  // st.stk [1263]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1264]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x12 },  // st.stk [1265]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1266]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x12 },  // st.stk [1267]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1268]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x12 },  // st.stk [1269]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1270]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x12 },  // st.stk [1271]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1272]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x12 },  // st.stk [1273]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1274]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x12 },  // st.stk [1275]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1276]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x12 },  // st.stk [1277]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1278]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x12 },  // st.stk [1279]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1280]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x12 },  // st.stk [1281]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1282]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x12 },  // st.stk [1283]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1284]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x12 },  // st.stk [1285]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1286]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x12 },  // st.stk [1287]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1288]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_w, 0x12 },  // st.stk [1289]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1290]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_w, 0x12 },  // st.stk [1291]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1292]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_w, 0x12 },  // st.stk [1293]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1294]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_w, 0x12 },  // st.stk [1295]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1296]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_d_reg_w, 0x12 },  // st.stk [1297]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1298]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_d_reg_w, 0x12 },  // st.stk [1299]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1300]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_d_reg_w, 0x12 },  // st.stk [1301]
  { {+PARAM::scratch_gpr, +PARAM::stk0_offset1},
    a64::OPC::movz_x_imm, 0x3 },  // st.stk [1302]
  { {+FIXARG::WZR, +PARAM::scratch_gpr, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_d_reg_w, 0x12 },  // st.stk [1303]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1304]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1305]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1306]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1307]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1308]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1309]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1310]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1311]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1312]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1313]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1314]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1315]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1316]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1317]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1318]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1319]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1320]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1321]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1322]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1323]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1324]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1325]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1326]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1327]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1328]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1329]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1330]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1331]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1332]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1333]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1334]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1335]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1336]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1337]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1338]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1339]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1340]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1341]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1342]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1343]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1344]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1345]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1346]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1347]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1348]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1349]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1350]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1351]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1352]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1353]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1354]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1355]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1356]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1357]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1358]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1359]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1360]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1361]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1362]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1363]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1364]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1365]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1366]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1367]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1368]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1369]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1370]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1371]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1372]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1373]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1374]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1375]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1376]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1377]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1378]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1379]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1380]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1381]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1382]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1383]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1384]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1385]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1386]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1387]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1388]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1389]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1390]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1391]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1392]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1393]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1394]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1395]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1396]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1397]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1398]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1399]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1400]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1401]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1402]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1403]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1404]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1405]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1406]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1407]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1408]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1409]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1410]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1411]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1412]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1413]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1414]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1415]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1416]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1417]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1418]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1419]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1420]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1421]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1422]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1423]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1424]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1425]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1426]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1427]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1428]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1429]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1430]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1431]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1432]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1433]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1434]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1435]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1436]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1437]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1438]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1439]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1440]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1441]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1442]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1443]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1444]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1445]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1446]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1447]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1448]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1449]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1450]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1451]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1452]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1453]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_x, 0x3 },  // cas [1454]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1455]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_x_imm, 0x3 },  // cas [1456]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1457]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_x_imm, 0x3 },  // cas [1458]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1459]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_x, 0x7 },  // cas [1460]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1461]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1462]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1463]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_w, 0x3 },  // cas [1464]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1465]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_w_imm, 0x3 },  // cas [1466]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1467]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_w_imm, 0x3 },  // cas [1468]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1469]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_w, 0x7 },  // cas [1470]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1471]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1472]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1473]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_w, 0x3 },  // cas [1474]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1475]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_w_imm, 0x3 },  // cas [1476]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1477]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_w_imm, 0x3 },  // cas [1478]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1479]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_w, 0x7 },  // cas [1480]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1481]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1482]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1483]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_w, 0x3 },  // cas [1484]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1485]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_w_imm, 0x3 },  // cas [1486]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1487]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_w_imm, 0x3 },  // cas [1488]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1489]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_w, 0x7 },  // cas [1490]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1491]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1492]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1493]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_w, 0x3 },  // cas [1494]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1495]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_w_imm, 0x3 },  // cas [1496]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1497]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_w_imm, 0x3 },  // cas [1498]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1499]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_w, 0x7 },  // cas [1500]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1501]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1502]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1503]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_w, 0x3 },  // cas [1504]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1505]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_w_imm, 0x3 },  // cas [1506]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1507]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_w_imm, 0x3 },  // cas [1508]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1509]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_w, 0x7 },  // cas [1510]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1511]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1512]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1513]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_w, 0x3 },  // cas [1514]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1515]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_w_imm, 0x3 },  // cas [1516]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1517]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_w_imm, 0x3 },  // cas [1518]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1519]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_w, 0x7 },  // cas [1520]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1521]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1522]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1523]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_w, 0x3 },  // cas [1524]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1525]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_w_imm, 0x3 },  // cas [1526]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1527]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_w_imm, 0x3 },  // cas [1528]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1529]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_w, 0x7 },  // cas [1530]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1531]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1532]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1533]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_w, 0x3 },  // cas [1534]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1535]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::adds_w_imm, 0x3 },  // cas [1536]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1537]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 0},
    a64::OPC::add_w_imm, 0x3 },  // cas [1538]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1539]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_w, 0x7 },  // cas [1540]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1541]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1542]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1543]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_h, 0x3 },  // cas [1544]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1545]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1546]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1547]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::and_x_imm, 0x3 },  // cas [1548]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1549]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_h, 0x7 },  // cas [1550]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1551]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1552]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1553]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_h, 0x3 },  // cas [1554]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1555]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1556]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1557]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::and_x_imm, 0x3 },  // cas [1558]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1559]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_h, 0x7 },  // cas [1560]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1561]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1562]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1563]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_h, 0x3 },  // cas [1564]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1565]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1566]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1567]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::and_x_imm, 0x3 },  // cas [1568]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1569]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_h, 0x7 },  // cas [1570]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1571]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1572]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1573]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_h, 0x3 },  // cas [1574]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1575]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1576]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1577]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::and_x_imm, 0x3 },  // cas [1578]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1579]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_h, 0x7 },  // cas [1580]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1581]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1582]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1583]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_h, 0x3 },  // cas [1584]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1585]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1586]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1587]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::and_x_imm, 0x3 },  // cas [1588]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1589]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_h, 0x7 },  // cas [1590]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1591]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1592]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1593]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_h, 0x3 },  // cas [1594]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1595]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1596]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1597]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::and_x_imm, 0x3 },  // cas [1598]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1599]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_h, 0x7 },  // cas [1600]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1601]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1602]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1603]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_h, 0x3 },  // cas [1604]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1605]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1606]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1607]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::and_x_imm, 0x3 },  // cas [1608]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1609]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_h, 0x7 },  // cas [1610]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1611]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1612]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1613]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_h, 0x3 },  // cas [1614]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1615]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1616]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1617]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 65535},
    a64::OPC::and_x_imm, 0x3 },  // cas [1618]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1619]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_h, 0x7 },  // cas [1620]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1621]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1622]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1623]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_b, 0x3 },  // cas [1624]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1625]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1626]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1627]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::and_x_imm, 0x3 },  // cas [1628]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1629]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_b, 0x7 },  // cas [1630]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1631]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1632]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1633]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_b, 0x3 },  // cas [1634]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1635]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1636]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1637]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::and_x_imm, 0x3 },  // cas [1638]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1639]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_b, 0x7 },  // cas [1640]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1641]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1642]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1643]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_b, 0x3 },  // cas [1644]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1645]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1646]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1647]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::and_x_imm, 0x3 },  // cas [1648]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1649]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_b, 0x7 },  // cas [1650]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1651]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1652]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1653]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_b, 0x3 },  // cas [1654]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1655]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1656]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1657]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::and_x_imm, 0x3 },  // cas [1658]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1659]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_b, 0x7 },  // cas [1660]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1661]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1662]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1663]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_b, 0x3 },  // cas [1664]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1665]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1666]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1667]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::and_x_imm, 0x3 },  // cas [1668]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1669]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_b, 0x7 },  // cas [1670]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1671]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1672]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1673]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_b, 0x3 },  // cas [1674]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1675]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1676]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1677]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::and_x_imm, 0x3 },  // cas [1678]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1679]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_b, 0x7 },  // cas [1680]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1681]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1682]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1683]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_b, 0x3 },  // cas [1684]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1685]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1686]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1687]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::and_x_imm, 0x3 },  // cas [1688]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1689]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_b, 0x7 },  // cas [1690]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1691]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1692]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1693]
  { {+PARAM::scratch_gpr, +PARAM::reg3},
    a64::OPC::ldaxr_b, 0x3 },  // cas [1694]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1695]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::ands_x_imm, 0x3 },  // cas [1696]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // cas [1697]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, 255},
    a64::OPC::and_x_imm, 0x3 },  // cas [1698]
  { {4},
    a64::OPC::b_ne, 0x0 },  // cas [1699]
  { {+PARAM::scratch_gpr, +PARAM::reg3, +PARAM::reg2},
    a64::OPC::stlxr_b, 0x7 },  // cas [1700]
  { {+PARAM::scratch_gpr, -7},
    a64::OPC::cbnz_w, 0x1 },  // cas [1701]
  { {+PARAM::scratch_gpr, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1702]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::scratch_gpr, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // cas [1703]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::frintp_s, 0x3 },  // ceil [1704]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::frintp_d, 0x3 },  // ceil [1705]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::frintm_s, 0x3 },  // floor [1706]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::frintm_d, 0x3 },  // floor [1707]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::frinta_s, 0x3 },  // round [1708]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::frinta_d, 0x3 },  // round [1709]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::frintz_s, 0x3 },  // trunc [1710]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::frintz_d, 0x3 },  // trunc [1711]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fabs_s, 0x3 },  // copysign [1712]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fabs_d, 0x3 },  // copysign [1713]
  { {+PARAM::scratch_gpr, +PARAM::reg2},
    a64::OPC::fmov_w_from_s, 0x3 },  // copysign [1714]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fabs_s, 0x3 },  // copysign [1715]
  { {+PARAM::scratch_gpr, 31, 2},
    a64::OPC::tbz, 0x1 },  // copysign [1716]
  { {+PARAM::reg0, +PARAM::reg0},
    a64::OPC::fneg_s, 0x3 },  // copysign [1717]
  { {+PARAM::scratch_gpr, +PARAM::reg2},
    a64::OPC::fmov_x_from_d, 0x3 },  // copysign [1718]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fabs_d, 0x3 },  // copysign [1719]
  { {+PARAM::scratch_gpr, 63, 0},
    a64::OPC::tbz, 0x1 },  // copysign [1720]
  { {+PARAM::reg0, +PARAM::reg0},
    a64::OPC::fneg_d, 0x3 },  // copysign [1721]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fsqrt_s, 0x3 },  // sqrt [1722]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fsqrt_d, 0x3 },  // sqrt [1723]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::clz_w, 0x3 },  // cntlz [1724]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::clz_w, 0x3 },  // cntlz [1725]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::clz_x, 0x3 },  // cntlz [1726]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::clz_x, 0x3 },  // cntlz [1727]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::rbit_w, 0x3 },  // cnttz [1728]
  { {+PARAM::reg0, +PARAM::reg0},
    a64::OPC::clz_w, 0x3 },  // cnttz [1729]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::rbit_w, 0x3 },  // cnttz [1730]
  { {+PARAM::reg0, +PARAM::reg0},
    a64::OPC::clz_w, 0x3 },  // cnttz [1731]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::rbit_x, 0x3 },  // cnttz [1732]
  { {+PARAM::reg0, +PARAM::reg0},
    a64::OPC::clz_x, 0x3 },  // cnttz [1733]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::rbit_x, 0x3 },  // cnttz [1734]
  { {+PARAM::reg0, +PARAM::reg0},
    a64::OPC::clz_x, 0x3 },  // cnttz [1735]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_w_reg, 0x5 },  // cntpop [1736]
  { {+PARAM::scratch_flt, +PARAM::reg0},
    a64::OPC::fmov_d_from_x, 0x3 },  // cntpop [1737]
  { {+PARAM::scratch_flt, +PARAM::scratch_flt},
    a64::OPC::cnt_8b, 0x3 },  // cntpop [1738]
  { {+PARAM::scratch_flt, +PARAM::scratch_flt},
    a64::OPC::uaddlv_8b, 0x3 },  // cntpop [1739]
  { {+PARAM::reg0, +PARAM::scratch_flt},
    a64::OPC::fmov_w_from_s, 0x3 },  // cntpop [1740]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_w_reg, 0x5 },  // cntpop [1741]
  { {+PARAM::scratch_flt, +PARAM::reg0},
    a64::OPC::fmov_d_from_x, 0x3 },  // cntpop [1742]
  { {+PARAM::scratch_flt, +PARAM::scratch_flt},
    a64::OPC::cnt_8b, 0x3 },  // cntpop [1743]
  { {+PARAM::scratch_flt, +PARAM::scratch_flt},
    a64::OPC::uaddlv_8b, 0x3 },  // cntpop [1744]
  { {+PARAM::reg0, +PARAM::scratch_flt},
    a64::OPC::fmov_w_from_s, 0x3 },  // cntpop [1745]
  { {+PARAM::scratch_flt, +PARAM::reg1},
    a64::OPC::fmov_d_from_x, 0x3 },  // cntpop [1746]
  { {+PARAM::scratch_flt, +PARAM::scratch_flt},
    a64::OPC::cnt_8b, 0x3 },  // cntpop [1747]
  { {+PARAM::scratch_flt, +PARAM::scratch_flt},
    a64::OPC::uaddlv_8b, 0x3 },  // cntpop [1748]
  { {+PARAM::reg0, +PARAM::scratch_flt},
    a64::OPC::fmov_w_from_s, 0x3 },  // cntpop [1749]
  { {+PARAM::scratch_flt, +PARAM::reg1},
    a64::OPC::fmov_d_from_x, 0x3 },  // cntpop [1750]
  { {+PARAM::scratch_flt, +PARAM::scratch_flt},
    a64::OPC::cnt_8b, 0x3 },  // cntpop [1751]
  { {+PARAM::scratch_flt, +PARAM::scratch_flt},
    a64::OPC::uaddlv_8b, 0x3 },  // cntpop [1752]
  { {+PARAM::reg0, +PARAM::scratch_flt},
    a64::OPC::fmov_w_from_s, 0x3 },  // cntpop [1753]
  { {+PARAM::reg0, +PARAM::frame_size},
    a64::OPC::movz_x_imm, 0x3 },  // getfp [1754]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // getfp [1755]
  { {+PARAM::reg0, +PARAM::frame_size},
    a64::OPC::movz_x_imm, 0x3 },  // getfp [1756]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // getfp [1757]
  { {+PARAM::reg0, +PARAM::frame_size},
    a64::OPC::movz_x_imm, 0x3 },  // getfp [1758]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // getfp [1759]
  { {+PARAM::reg0, +PARAM::frame_size},
    a64::OPC::movz_x_imm, 0x3 },  // getfp [1760]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // getfp [1761]
  { {+PARAM::reg0, +PARAM::frame_size},
    a64::OPC::movz_x_imm, 0x3 },  // getfp [1762]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // getfp [1763]
  { {+PARAM::reg0, +PARAM::frame_size},
    a64::OPC::movz_x_imm, 0x3 },  // getfp [1764]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // getfp [1765]
  { {+PARAM::reg0, +PARAM::frame_size},
    a64::OPC::movz_x_imm, 0x3 },  // getfp [1766]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // getfp [1767]
  { {+PARAM::reg0, +PARAM::frame_size},
    a64::OPC::movz_x_imm, 0x3 },  // getfp [1768]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // getfp [1769]
  { {+PARAM::reg0, +PARAM::frame_size},
    a64::OPC::movz_x_imm, 0x3 },  // getfp [1770]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // getfp [1771]
  { {+PARAM::reg0, +PARAM::frame_size},
    a64::OPC::movz_x_imm, 0x3 },  // getfp [1772]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, 0},
    a64::OPC::add_x_reg_uxtx, 0x5 },  // getfp [1773]
  { {+PARAM::reg0, +FIXARG::WZR, 0},
    a64::OPC::add_x_imm, 0x1 },  // getsp [1774]
  { {+PARAM::reg0, +FIXARG::WZR, 0},
    a64::OPC::add_x_imm, 0x1 },  // getsp [1775]
  { {+PARAM::reg0, +FIXARG::WZR, 0},
    a64::OPC::add_x_imm, 0x1 },  // getsp [1776]
  { {+PARAM::reg0, +FIXARG::WZR, 0},
    a64::OPC::add_x_imm, 0x1 },  // getsp [1777]
  { {+PARAM::reg0, +FIXARG::WZR, 0},
    a64::OPC::add_x_imm, 0x1 },  // getsp [1778]
  { {+PARAM::reg0, +FIXARG::WZR, 0},
    a64::OPC::add_x_imm, 0x1 },  // getsp [1779]
  { {+PARAM::reg0, +FIXARG::WZR, 0},
    a64::OPC::add_x_imm, 0x1 },  // getsp [1780]
  { {+PARAM::reg0, +FIXARG::WZR, 0},
    a64::OPC::add_x_imm, 0x1 },  // getsp [1781]
  { {+PARAM::reg0, +FIXARG::WZR, 0},
    a64::OPC::add_x_imm, 0x1 },  // getsp [1782]
  { {+PARAM::reg0, +FIXARG::WZR, 0},
    a64::OPC::add_x_imm, 0x1 },  // getsp [1783]
};

const uint16_t kPatternJumper[256] = {
 0 /* --- */,  0 /* .mem */,  0 /* .data */,  0 /* .addr.fun */, 
 0 /* .addr.mem */,  0 /* .fun */,  0 /* .bbl */,  0 /* .reg */, 
 0 /* .stk */,  0 /* .jtb */,  0 /* --- */,  0 /* --- */, 
 0 /* --- */,  0 /* --- */,  0 /* --- */,  0 /* --- */, 
 0 /* add */,  10 /* sub */,  24 /* mul */,  30 /* div */, 
 36 /* --- */,  36 /* --- */,  36 /* --- */,  36 /* --- */, 
 36 /* xor */,  44 /* and */,  52 /* or */,  60 /* shl */, 
 68 /* shr */,  76 /* rem */,  76 /* clmul */,  76 /* --- */, 
 76 /* beq */,  92 /* bne */,  108 /* blt */,  130 /* ble */, 
 152 /* --- */,  152 /* --- */,  152 /* --- */,  152 /* --- */, 
 152 /* switch */,  153 /* bra */,  154 /* ret */,  154 /* bsr */, 
 155 /* jsr */,  156 /* syscall */,  157 /* trap */,  158 /* --- */, 
 158 /* pusharg */,  158 /* poparg */,  158 /* conv */,  240 /* bitcast */, 
 268 /* mov */,  320 /* cmpeq */,  468 /* cmplt */,  514 /* --- */, 
 514 /* lea */,  522 /* lea.mem */,  526 /* lea.stk */,  538 /* lea.fun */, 
 539 /* --- */,  539 /* --- */,  539 /* --- */,  539 /* --- */, 
 539 /* ld */,  635 /* ld.mem */,  635 /* ld.stk */,  731 /* --- */, 
 731 /* st */,  779 /* st.mem */,  779 /* st.stk */,  875 /* --- */, 
 875 /* cas */,  915 /* cas.mem */,  915 /* cas.stk */,  915 /* --- */, 
 915 /* --- */,  915 /* --- */,  915 /* --- */,  915 /* --- */, 
 915 /* ceil */,  917 /* floor */,  919 /* round */,  921 /* trunc */, 
 923 /* copysign */,  927 /* sqrt */,  929 /* --- */,  929 /* --- */, 
 929 /* sin */,  929 /* cos */,  929 /* tan */,  929 /* asin */, 
 929 /* acos */,  929 /* atan */,  929 /* exp */,  929 /* log */, 
 929 /* cntlz */,  933 /* cnttz */,  937 /* cntpop */,  941 /* --- */, 
 941 /* --- */,  941 /* --- */,  941 /* --- */,  941 /* --- */, 
 941 /* --- */,  941 /* --- */,  941 /* --- */,  941 /* --- */, 
 941 /* --- */,  941 /* --- */,  941 /* --- */,  941 /* --- */, 
 941 /* nop */,  941 /* nop1 */,  941 /* --- */,  941 /* --- */, 
 941 /* --- */,  941 /* --- */,  941 /* --- */,  941 /* line */, 
 941 /* inline */,  941 /* getfp */,  951 /* getsp */,  961 /* gettp */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* bcopy */,  961 /* --- */,  961 /* bzero */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
 961 /* --- */,  961 /* --- */,  961 /* --- */,  961 /* --- */, 
};

const Pattern kPatterns[] = {
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1], 1 },  // add [0]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[2], 1 },  // add [1]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[3], 1 },  // add [2]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[4], 1 },  // add [3]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[5], 1 },  // add [4]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[6], 1 },  // add [5]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[7], 1 },  // add [6]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[8], 1 },  // add [7]
  { {DK::R32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[9], 1 },  // add [8]
  { {DK::R64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[10], 1 },  // add [9]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[11], 1 },  // sub [10]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[12], 1 },  // sub [11]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[13], 1 },  // sub [12]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[14], 1 },  // sub [13]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[15], 1 },  // sub [14]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[16], 1 },  // sub [15]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[17], 1 },  // sub [16]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[18], 1 },  // sub [17]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[19], 1 },  // sub [18]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[20], 1 },  // sub [19]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[21], 1 },  // sub [20]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[22], 1 },  // sub [21]
  { {DK::R32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[23], 1 },  // sub [22]
  { {DK::R64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[24], 1 },  // sub [23]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[25], 1 },  // mul [24]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[26], 1 },  // mul [25]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[27], 1 },  // mul [26]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[28], 1 },  // mul [27]
  { {DK::R32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[29], 1 },  // mul [28]
  { {DK::R64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[30], 1 },  // mul [29]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[31], 1 },  // div [30]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[32], 1 },  // div [31]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[33], 1 },  // div [32]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[34], 1 },  // div [33]
  { {DK::R32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[35], 1 },  // div [34]
  { {DK::R64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[36], 1 },  // div [35]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[37], 1 },  // xor [36]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[38], 1 },  // xor [37]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[39], 1 },  // xor [38]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[40], 1 },  // xor [39]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[41], 1 },  // xor [40]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_X},
    &kInsTemplates[42], 1 },  // xor [41]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[43], 1 },  // xor [42]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_X},
    &kInsTemplates[44], 1 },  // xor [43]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[45], 1 },  // and [44]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[46], 1 },  // and [45]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[47], 1 },  // and [46]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[48], 1 },  // and [47]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[49], 1 },  // and [48]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_X},
    &kInsTemplates[50], 1 },  // and [49]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[51], 1 },  // and [50]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_X},
    &kInsTemplates[52], 1 },  // and [51]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[53], 1 },  // or [52]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[54], 1 },  // or [53]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[55], 1 },  // or [54]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[56], 1 },  // or [55]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[57], 1 },  // or [56]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_X},
    &kInsTemplates[58], 1 },  // or [57]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[59], 1 },  // or [58]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_X},
    &kInsTemplates[60], 1 },  // or [59]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[61], 1 },  // shl [60]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[62], 1 },  // shl [61]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[63], 1 },  // shl [62]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[64], 1 },  // shl [63]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[65], 1 },  // shl [64]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[66], 1 },  // shl [65]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[67], 1 },  // shl [66]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[68], 1 },  // shl [67]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[69], 1 },  // shr [68]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[70], 1 },  // shr [69]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[71], 1 },  // shr [70]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[72], 1 },  // shr [71]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[73], 1 },  // shr [72]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[74], 1 },  // shr [73]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[75], 1 },  // shr [74]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[76], 1 },  // shr [75]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[77], 2 },  // beq [76]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[79], 2 },  // beq [77]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[81], 2 },  // beq [78]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[83], 2 },  // beq [79]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[85], 2 },  // beq [80]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[87], 2 },  // beq [81]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[89], 2 },  // beq [82]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[91], 2 },  // beq [83]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[93], 2 },  // beq [84]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[95], 2 },  // beq [85]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[97], 2 },  // beq [86]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[99], 2 },  // beq [87]
  { {DK::R32, DK::R32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[101], 2 },  // beq [88]
  { {DK::R32, DK::R32, DK::INVALID},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[103], 2 },  // beq [89]
  { {DK::R64, DK::R64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[105], 2 },  // beq [90]
  { {DK::R64, DK::R64, DK::INVALID},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[107], 2 },  // beq [91]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[109], 2 },  // bne [92]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[111], 2 },  // bne [93]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[113], 2 },  // bne [94]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[115], 2 },  // bne [95]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[117], 2 },  // bne [96]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[119], 2 },  // bne [97]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[121], 2 },  // bne [98]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[123], 2 },  // bne [99]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[125], 2 },  // bne [100]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[127], 2 },  // bne [101]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[129], 2 },  // bne [102]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[131], 2 },  // bne [103]
  { {DK::R32, DK::R32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[133], 2 },  // bne [104]
  { {DK::R32, DK::R32, DK::INVALID},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[135], 2 },  // bne [105]
  { {DK::R64, DK::R64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[137], 2 },  // bne [106]
  { {DK::R64, DK::R64, DK::INVALID},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[139], 2 },  // bne [107]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[141], 2 },  // blt [108]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[143], 2 },  // blt [109]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[145], 2 },  // blt [110]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[147], 2 },  // blt [111]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[149], 2 },  // blt [112]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[151], 2 },  // blt [113]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[153], 2 },  // blt [114]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[155], 2 },  // blt [115]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[157], 2 },  // blt [116]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[159], 2 },  // blt [117]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[161], 2 },  // blt [118]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[163], 2 },  // blt [119]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[165], 2 },  // blt [120]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[167], 2 },  // blt [121]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[169], 2 },  // blt [122]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[171], 2 },  // blt [123]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[173], 2 },  // blt [124]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[175], 2 },  // blt [125]
  { {DK::R32, DK::R32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[177], 2 },  // blt [126]
  { {DK::R32, DK::R32, DK::INVALID},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[179], 2 },  // blt [127]
  { {DK::R64, DK::R64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[181], 2 },  // blt [128]
  { {DK::R64, DK::R64, DK::INVALID},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[183], 2 },  // blt [129]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[185], 2 },  // ble [130]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[187], 2 },  // ble [131]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[189], 2 },  // ble [132]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[191], 2 },  // ble [133]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[193], 2 },  // ble [134]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[195], 2 },  // ble [135]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[197], 2 },  // ble [136]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[199], 2 },  // ble [137]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[201], 2 },  // ble [138]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[203], 2 },  // ble [139]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[205], 2 },  // ble [140]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[207], 2 },  // ble [141]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[209], 2 },  // ble [142]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[211], 2 },  // ble [143]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[213], 2 },  // ble [144]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[215], 2 },  // ble [145]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[217], 2 },  // ble [146]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[219], 2 },  // ble [147]
  { {DK::R32, DK::R32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[221], 2 },  // ble [148]
  { {DK::R32, DK::R32, DK::INVALID},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[223], 2 },  // ble [149]
  { {DK::R64, DK::R64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[225], 2 },  // ble [150]
  { {DK::R64, DK::R64, DK::INVALID},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[227], 2 },  // ble [151]
  { {DK::U32, DK::INVALID},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[229], 4 },  // switch [152]
  { {DK::INVALID},
    {IC::INVALID},
    &kInsTemplates[233], 1 },  // bra [153]
  { {DK::INVALID},
    {IC::INVALID},
    &kInsTemplates[234], 1 },  // bsr [154]
  { {DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[235], 1 },  // jsr [155]
  { {DK::INVALID, DK::U32},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[236], 2 },  // syscall [156]
  { {},
    {},
    &kInsTemplates[238], 1 },  // trap [157]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[239], 1 },  // conv [158]
  { {DK::U64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[240], 1 },  // conv [159]
  { {DK::S64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[241], 1 },  // conv [160]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[242], 1 },  // conv [161]
  { {DK::U32, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[243], 1 },  // conv [162]
  { {DK::U32, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[244], 1 },  // conv [163]
  { {DK::S32, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[245], 1 },  // conv [164]
  { {DK::S32, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[246], 1 },  // conv [165]
  { {DK::U16, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[247], 1 },  // conv [166]
  { {DK::U16, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[248], 1 },  // conv [167]
  { {DK::S16, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[249], 1 },  // conv [168]
  { {DK::S16, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[250], 1 },  // conv [169]
  { {DK::U8, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[251], 1 },  // conv [170]
  { {DK::U8, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[252], 1 },  // conv [171]
  { {DK::S8, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[253], 1 },  // conv [172]
  { {DK::S8, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[254], 1 },  // conv [173]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[255], 1 },  // conv [174]
  { {DK::U32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[256], 1 },  // conv [175]
  { {DK::S32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[257], 1 },  // conv [176]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[258], 1 },  // conv [177]
  { {DK::U16, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[259], 1 },  // conv [178]
  { {DK::U16, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[260], 1 },  // conv [179]
  { {DK::S16, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[261], 1 },  // conv [180]
  { {DK::S16, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[262], 1 },  // conv [181]
  { {DK::U8, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[263], 1 },  // conv [182]
  { {DK::U8, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[264], 1 },  // conv [183]
  { {DK::S8, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[265], 1 },  // conv [184]
  { {DK::S8, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[266], 1 },  // conv [185]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[267], 1 },  // conv [186]
  { {DK::U16, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[268], 1 },  // conv [187]
  { {DK::S16, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[269], 1 },  // conv [188]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[270], 1 },  // conv [189]
  { {DK::U8, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[271], 1 },  // conv [190]
  { {DK::U8, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[272], 1 },  // conv [191]
  { {DK::S8, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[273], 1 },  // conv [192]
  { {DK::S8, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[274], 1 },  // conv [193]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[275], 1 },  // conv [194]
  { {DK::U8, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[276], 1 },  // conv [195]
  { {DK::S8, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[277], 1 },  // conv [196]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[278], 1 },  // conv [197]
  { {DK::U64, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[279], 1 },  // conv [198]
  { {DK::S64, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[280], 1 },  // conv [199]
  { {DK::S64, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[281], 1 },  // conv [200]
  { {DK::S32, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[282], 1 },  // conv [201]
  { {DK::S32, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[283], 1 },  // conv [202]
  { {DK::U64, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[284], 1 },  // conv [203]
  { {DK::U64, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[285], 1 },  // conv [204]
  { {DK::U32, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[286], 1 },  // conv [205]
  { {DK::U32, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[287], 1 },  // conv [206]
  { {DK::S64, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[288], 1 },  // conv [207]
  { {DK::S64, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[289], 1 },  // conv [208]
  { {DK::S32, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[290], 1 },  // conv [209]
  { {DK::S32, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[291], 1 },  // conv [210]
  { {DK::U64, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[292], 1 },  // conv [211]
  { {DK::U64, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[293], 1 },  // conv [212]
  { {DK::U32, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[294], 1 },  // conv [213]
  { {DK::U32, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[295], 1 },  // conv [214]
  { {DK::S16, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[296], 1 },  // conv [215]
  { {DK::S16, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[297], 1 },  // conv [216]
  { {DK::U16, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[298], 1 },  // conv [217]
  { {DK::U16, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[299], 1 },  // conv [218]
  { {DK::U64, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[300], 1 },  // conv [219]
  { {DK::S64, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[301], 1 },  // conv [220]
  { {DK::S64, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[302], 1 },  // conv [221]
  { {DK::R64, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[303], 1 },  // conv [222]
  { {DK::R32, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[304], 1 },  // conv [223]
  { {DK::R64, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[305], 1 },  // conv [224]
  { {DK::R64, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[306], 1 },  // conv [225]
  { {DK::R32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[307], 1 },  // conv [226]
  { {DK::R32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[308], 1 },  // conv [227]
  { {DK::R64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[309], 1 },  // conv [228]
  { {DK::R64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[310], 1 },  // conv [229]
  { {DK::R32, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[311], 1 },  // conv [230]
  { {DK::R32, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[312], 1 },  // conv [231]
  { {DK::S32, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[313], 1 },  // conv [232]
  { {DK::S32, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[314], 1 },  // conv [233]
  { {DK::U32, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[315], 1 },  // conv [234]
  { {DK::U32, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[316], 1 },  // conv [235]
  { {DK::S64, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[317], 1 },  // conv [236]
  { {DK::S64, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[318], 1 },  // conv [237]
  { {DK::U64, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[319], 1 },  // conv [238]
  { {DK::U64, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[320], 1 },  // conv [239]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[321], 1 },  // bitcast [240]
  { {DK::U64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[322], 1 },  // bitcast [241]
  { {DK::U64, DK::A64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[323], 1 },  // bitcast [242]
  { {DK::U64, DK::C64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[324], 1 },  // bitcast [243]
  { {DK::S64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[325], 1 },  // bitcast [244]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[326], 1 },  // bitcast [245]
  { {DK::S64, DK::A64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[327], 1 },  // bitcast [246]
  { {DK::S64, DK::C64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[328], 1 },  // bitcast [247]
  { {DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[329], 1 },  // bitcast [248]
  { {DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[330], 1 },  // bitcast [249]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[331], 1 },  // bitcast [250]
  { {DK::A64, DK::C64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[332], 1 },  // bitcast [251]
  { {DK::C64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[333], 1 },  // bitcast [252]
  { {DK::C64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[334], 1 },  // bitcast [253]
  { {DK::C64, DK::A64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[335], 1 },  // bitcast [254]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[336], 1 },  // bitcast [255]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[337], 1 },  // bitcast [256]
  { {DK::U32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[338], 1 },  // bitcast [257]
  { {DK::S32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[339], 1 },  // bitcast [258]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[340], 1 },  // bitcast [259]
  { {DK::R64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[341], 1 },  // bitcast [260]
  { {DK::R64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[342], 1 },  // bitcast [261]
  { {DK::R32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[343], 1 },  // bitcast [262]
  { {DK::R32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[344], 1 },  // bitcast [263]
  { {DK::U64, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[345], 1 },  // bitcast [264]
  { {DK::S64, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[346], 1 },  // bitcast [265]
  { {DK::U32, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[347], 1 },  // bitcast [266]
  { {DK::S32, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[348], 1 },  // bitcast [267]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[349], 1 },  // mov [268]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[350], 1 },  // mov [269]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[351], 1 },  // mov [270]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[352], 2 },  // mov [271]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[354], 4 },  // mov [272]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[358], 1 },  // mov [273]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[359], 1 },  // mov [274]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[360], 1 },  // mov [275]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[361], 2 },  // mov [276]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[363], 4 },  // mov [277]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[367], 1 },  // mov [278]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[368], 1 },  // mov [279]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[369], 1 },  // mov [280]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[370], 2 },  // mov [281]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[372], 4 },  // mov [282]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[376], 1 },  // mov [283]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[377], 1 },  // mov [284]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[378], 1 },  // mov [285]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[379], 2 },  // mov [286]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[381], 4 },  // mov [287]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[385], 1 },  // mov [288]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[386], 1 },  // mov [289]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[387], 1 },  // mov [290]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[388], 2 },  // mov [291]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[390], 4 },  // mov [292]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[394], 1 },  // mov [293]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[395], 1 },  // mov [294]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[396], 1 },  // mov [295]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[397], 2 },  // mov [296]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[399], 4 },  // mov [297]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[403], 1 },  // mov [298]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[404], 1 },  // mov [299]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[405], 1 },  // mov [300]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[406], 2 },  // mov [301]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[408], 4 },  // mov [302]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[412], 1 },  // mov [303]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[413], 1 },  // mov [304]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[414], 1 },  // mov [305]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[415], 2 },  // mov [306]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[417], 4 },  // mov [307]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[421], 1 },  // mov [308]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[422], 1 },  // mov [309]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[423], 1 },  // mov [310]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[424], 2 },  // mov [311]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[426], 4 },  // mov [312]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[430], 1 },  // mov [313]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[431], 1 },  // mov [314]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[432], 1 },  // mov [315]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[433], 2 },  // mov [316]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[435], 4 },  // mov [317]
  { {DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[439], 1 },  // mov [318]
  { {DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[440], 1 },  // mov [319]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[441], 2 },  // cmpeq [320]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[443], 2 },  // cmpeq [321]
  { {DK::U32, DK::U32, DK::U32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[445], 2 },  // cmpeq [322]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[447], 2 },  // cmpeq [323]
  { {DK::U32, DK::U32, DK::U32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[449], 2 },  // cmpeq [324]
  { {DK::U32, DK::U32, DK::U32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[451], 2 },  // cmpeq [325]
  { {DK::U32, DK::U32, DK::U32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[453], 2 },  // cmpeq [326]
  { {DK::U32, DK::U32, DK::U32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[455], 2 },  // cmpeq [327]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[457], 2 },  // cmpeq [328]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[459], 2 },  // cmpeq [329]
  { {DK::U32, DK::U32, DK::U32, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[461], 2 },  // cmpeq [330]
  { {DK::U32, DK::U32, DK::U32, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[463], 2 },  // cmpeq [331]
  { {DK::S32, DK::S32, DK::S32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[465], 2 },  // cmpeq [332]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[467], 2 },  // cmpeq [333]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[469], 2 },  // cmpeq [334]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[471], 2 },  // cmpeq [335]
  { {DK::S32, DK::S32, DK::S32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[473], 2 },  // cmpeq [336]
  { {DK::S32, DK::S32, DK::S32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[475], 2 },  // cmpeq [337]
  { {DK::S32, DK::S32, DK::S32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[477], 2 },  // cmpeq [338]
  { {DK::S32, DK::S32, DK::S32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[479], 2 },  // cmpeq [339]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[481], 2 },  // cmpeq [340]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[483], 2 },  // cmpeq [341]
  { {DK::S32, DK::S32, DK::S32, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[485], 2 },  // cmpeq [342]
  { {DK::S32, DK::S32, DK::S32, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[487], 2 },  // cmpeq [343]
  { {DK::U64, DK::U64, DK::U64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[489], 2 },  // cmpeq [344]
  { {DK::U64, DK::U64, DK::U64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[491], 2 },  // cmpeq [345]
  { {DK::U64, DK::U64, DK::U64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[493], 2 },  // cmpeq [346]
  { {DK::U64, DK::U64, DK::U64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[495], 2 },  // cmpeq [347]
  { {DK::U64, DK::U64, DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[497], 2 },  // cmpeq [348]
  { {DK::U64, DK::U64, DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[499], 2 },  // cmpeq [349]
  { {DK::U64, DK::U64, DK::U64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[501], 2 },  // cmpeq [350]
  { {DK::U64, DK::U64, DK::U64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[503], 2 },  // cmpeq [351]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[505], 2 },  // cmpeq [352]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[507], 2 },  // cmpeq [353]
  { {DK::U64, DK::U64, DK::U64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[509], 2 },  // cmpeq [354]
  { {DK::U64, DK::U64, DK::U64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[511], 2 },  // cmpeq [355]
  { {DK::S64, DK::S64, DK::S64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[513], 2 },  // cmpeq [356]
  { {DK::S64, DK::S64, DK::S64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[515], 2 },  // cmpeq [357]
  { {DK::S64, DK::S64, DK::S64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[517], 2 },  // cmpeq [358]
  { {DK::S64, DK::S64, DK::S64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[519], 2 },  // cmpeq [359]
  { {DK::S64, DK::S64, DK::S64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[521], 2 },  // cmpeq [360]
  { {DK::S64, DK::S64, DK::S64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[523], 2 },  // cmpeq [361]
  { {DK::S64, DK::S64, DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[525], 2 },  // cmpeq [362]
  { {DK::S64, DK::S64, DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[527], 2 },  // cmpeq [363]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[529], 2 },  // cmpeq [364]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[531], 2 },  // cmpeq [365]
  { {DK::S64, DK::S64, DK::S64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[533], 2 },  // cmpeq [366]
  { {DK::S64, DK::S64, DK::S64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[535], 2 },  // cmpeq [367]
  { {DK::A64, DK::A64, DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[537], 2 },  // cmpeq [368]
  { {DK::A64, DK::A64, DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[539], 2 },  // cmpeq [369]
  { {DK::A64, DK::A64, DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[541], 2 },  // cmpeq [370]
  { {DK::A64, DK::A64, DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[543], 2 },  // cmpeq [371]
  { {DK::A64, DK::A64, DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[545], 2 },  // cmpeq [372]
  { {DK::A64, DK::A64, DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[547], 2 },  // cmpeq [373]
  { {DK::A64, DK::A64, DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[549], 2 },  // cmpeq [374]
  { {DK::A64, DK::A64, DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[551], 2 },  // cmpeq [375]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[553], 2 },  // cmpeq [376]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[555], 2 },  // cmpeq [377]
  { {DK::A64, DK::A64, DK::A64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[557], 2 },  // cmpeq [378]
  { {DK::A64, DK::A64, DK::A64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[559], 2 },  // cmpeq [379]
  { {DK::C64, DK::C64, DK::C64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[561], 2 },  // cmpeq [380]
  { {DK::C64, DK::C64, DK::C64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[563], 2 },  // cmpeq [381]
  { {DK::C64, DK::C64, DK::C64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[565], 2 },  // cmpeq [382]
  { {DK::C64, DK::C64, DK::C64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[567], 2 },  // cmpeq [383]
  { {DK::C64, DK::C64, DK::C64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[569], 2 },  // cmpeq [384]
  { {DK::C64, DK::C64, DK::C64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[571], 2 },  // cmpeq [385]
  { {DK::C64, DK::C64, DK::C64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[573], 2 },  // cmpeq [386]
  { {DK::C64, DK::C64, DK::C64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[575], 2 },  // cmpeq [387]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[577], 2 },  // cmpeq [388]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[579], 2 },  // cmpeq [389]
  { {DK::C64, DK::C64, DK::C64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[581], 2 },  // cmpeq [390]
  { {DK::C64, DK::C64, DK::C64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[583], 2 },  // cmpeq [391]
  { {DK::U64, DK::U64, DK::U64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[585], 2 },  // cmpeq [392]
  { {DK::U64, DK::U64, DK::U64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[587], 2 },  // cmpeq [393]
  { {DK::U64, DK::U64, DK::U64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[589], 2 },  // cmpeq [394]
  { {DK::U64, DK::U64, DK::U64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[591], 2 },  // cmpeq [395]
  { {DK::S64, DK::S64, DK::S64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[593], 2 },  // cmpeq [396]
  { {DK::S64, DK::S64, DK::S64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[595], 2 },  // cmpeq [397]
  { {DK::S64, DK::S64, DK::S64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[597], 2 },  // cmpeq [398]
  { {DK::S64, DK::S64, DK::S64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[599], 2 },  // cmpeq [399]
  { {DK::A64, DK::A64, DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[601], 2 },  // cmpeq [400]
  { {DK::A64, DK::A64, DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[603], 2 },  // cmpeq [401]
  { {DK::A64, DK::A64, DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[605], 2 },  // cmpeq [402]
  { {DK::A64, DK::A64, DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[607], 2 },  // cmpeq [403]
  { {DK::C64, DK::C64, DK::C64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[609], 2 },  // cmpeq [404]
  { {DK::C64, DK::C64, DK::C64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[611], 2 },  // cmpeq [405]
  { {DK::C64, DK::C64, DK::C64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[613], 2 },  // cmpeq [406]
  { {DK::C64, DK::C64, DK::C64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[615], 2 },  // cmpeq [407]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[617], 2 },  // cmpeq [408]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[619], 2 },  // cmpeq [409]
  { {DK::U32, DK::U32, DK::U32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[621], 2 },  // cmpeq [410]
  { {DK::U32, DK::U32, DK::U32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[623], 2 },  // cmpeq [411]
  { {DK::S32, DK::S32, DK::S32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[625], 2 },  // cmpeq [412]
  { {DK::S32, DK::S32, DK::S32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[627], 2 },  // cmpeq [413]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[629], 2 },  // cmpeq [414]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[631], 2 },  // cmpeq [415]
  { {DK::U64, DK::U64, DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[633], 2 },  // cmpeq [416]
  { {DK::U64, DK::U64, DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[635], 2 },  // cmpeq [417]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[637], 2 },  // cmpeq [418]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[639], 2 },  // cmpeq [419]
  { {DK::U64, DK::U64, DK::U64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[641], 2 },  // cmpeq [420]
  { {DK::U64, DK::U64, DK::U64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[643], 2 },  // cmpeq [421]
  { {DK::S64, DK::S64, DK::S64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[645], 2 },  // cmpeq [422]
  { {DK::S64, DK::S64, DK::S64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[647], 2 },  // cmpeq [423]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[649], 2 },  // cmpeq [424]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[651], 2 },  // cmpeq [425]
  { {DK::S64, DK::S64, DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[653], 2 },  // cmpeq [426]
  { {DK::S64, DK::S64, DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[655], 2 },  // cmpeq [427]
  { {DK::A64, DK::A64, DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[657], 2 },  // cmpeq [428]
  { {DK::A64, DK::A64, DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[659], 2 },  // cmpeq [429]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[661], 2 },  // cmpeq [430]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[663], 2 },  // cmpeq [431]
  { {DK::A64, DK::A64, DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[665], 2 },  // cmpeq [432]
  { {DK::A64, DK::A64, DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[667], 2 },  // cmpeq [433]
  { {DK::C64, DK::C64, DK::C64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[669], 2 },  // cmpeq [434]
  { {DK::C64, DK::C64, DK::C64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[671], 2 },  // cmpeq [435]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[673], 2 },  // cmpeq [436]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[675], 2 },  // cmpeq [437]
  { {DK::C64, DK::C64, DK::C64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[677], 2 },  // cmpeq [438]
  { {DK::C64, DK::C64, DK::C64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[679], 2 },  // cmpeq [439]
  { {DK::U32, DK::U32, DK::U32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[681], 2 },  // cmpeq [440]
  { {DK::U32, DK::U32, DK::U32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[683], 2 },  // cmpeq [441]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[685], 2 },  // cmpeq [442]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[687], 2 },  // cmpeq [443]
  { {DK::U32, DK::U32, DK::U32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[689], 2 },  // cmpeq [444]
  { {DK::U32, DK::U32, DK::U32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[691], 2 },  // cmpeq [445]
  { {DK::S32, DK::S32, DK::S32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[693], 2 },  // cmpeq [446]
  { {DK::S32, DK::S32, DK::S32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[695], 2 },  // cmpeq [447]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[697], 2 },  // cmpeq [448]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[699], 2 },  // cmpeq [449]
  { {DK::S32, DK::S32, DK::S32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[701], 2 },  // cmpeq [450]
  { {DK::S32, DK::S32, DK::S32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[703], 2 },  // cmpeq [451]
  { {DK::U32, DK::U32, DK::U32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[705], 2 },  // cmpeq [452]
  { {DK::U32, DK::U32, DK::U32, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[707], 2 },  // cmpeq [453]
  { {DK::S32, DK::S32, DK::S32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[709], 2 },  // cmpeq [454]
  { {DK::S32, DK::S32, DK::S32, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[711], 2 },  // cmpeq [455]
  { {DK::U64, DK::U64, DK::U64, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[713], 2 },  // cmpeq [456]
  { {DK::U64, DK::U64, DK::U64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[715], 2 },  // cmpeq [457]
  { {DK::S64, DK::S64, DK::S64, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[717], 2 },  // cmpeq [458]
  { {DK::S64, DK::S64, DK::S64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[719], 2 },  // cmpeq [459]
  { {DK::A64, DK::A64, DK::A64, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[721], 2 },  // cmpeq [460]
  { {DK::A64, DK::A64, DK::A64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[723], 2 },  // cmpeq [461]
  { {DK::C64, DK::C64, DK::C64, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[725], 2 },  // cmpeq [462]
  { {DK::C64, DK::C64, DK::C64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[727], 2 },  // cmpeq [463]
  { {DK::R64, DK::R64, DK::R64, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[729], 2 },  // cmpeq [464]
  { {DK::R64, DK::R64, DK::R64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[731], 2 },  // cmpeq [465]
  { {DK::R32, DK::R32, DK::R32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[733], 2 },  // cmpeq [466]
  { {DK::R32, DK::R32, DK::R32, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[735], 2 },  // cmpeq [467]
  { {DK::U64, DK::U64, DK::U64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[737], 2 },  // cmplt [468]
  { {DK::U64, DK::U64, DK::U64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[739], 2 },  // cmplt [469]
  { {DK::S64, DK::S64, DK::S64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[741], 2 },  // cmplt [470]
  { {DK::S64, DK::S64, DK::S64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[743], 2 },  // cmplt [471]
  { {DK::A64, DK::A64, DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[745], 2 },  // cmplt [472]
  { {DK::A64, DK::A64, DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[747], 2 },  // cmplt [473]
  { {DK::C64, DK::C64, DK::C64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[749], 2 },  // cmplt [474]
  { {DK::C64, DK::C64, DK::C64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[751], 2 },  // cmplt [475]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[753], 2 },  // cmplt [476]
  { {DK::U32, DK::U32, DK::U32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[755], 2 },  // cmplt [477]
  { {DK::S32, DK::S32, DK::S32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[757], 2 },  // cmplt [478]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[759], 2 },  // cmplt [479]
  { {DK::U64, DK::U64, DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[761], 2 },  // cmplt [480]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[763], 2 },  // cmplt [481]
  { {DK::U64, DK::U64, DK::U64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[765], 2 },  // cmplt [482]
  { {DK::S64, DK::S64, DK::S64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[767], 2 },  // cmplt [483]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[769], 2 },  // cmplt [484]
  { {DK::S64, DK::S64, DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[771], 2 },  // cmplt [485]
  { {DK::A64, DK::A64, DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[773], 2 },  // cmplt [486]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[775], 2 },  // cmplt [487]
  { {DK::A64, DK::A64, DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[777], 2 },  // cmplt [488]
  { {DK::C64, DK::C64, DK::C64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[779], 2 },  // cmplt [489]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[781], 2 },  // cmplt [490]
  { {DK::C64, DK::C64, DK::C64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[783], 2 },  // cmplt [491]
  { {DK::U32, DK::U32, DK::U32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[785], 2 },  // cmplt [492]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[787], 2 },  // cmplt [493]
  { {DK::U32, DK::U32, DK::U32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[789], 2 },  // cmplt [494]
  { {DK::S32, DK::S32, DK::S32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[791], 2 },  // cmplt [495]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[793], 2 },  // cmplt [496]
  { {DK::S32, DK::S32, DK::S32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[795], 2 },  // cmplt [497]
  { {DK::U32, DK::U32, DK::U32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[797], 2 },  // cmplt [498]
  { {DK::U32, DK::U32, DK::U32, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[799], 2 },  // cmplt [499]
  { {DK::S32, DK::S32, DK::S32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[801], 2 },  // cmplt [500]
  { {DK::S32, DK::S32, DK::S32, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[803], 2 },  // cmplt [501]
  { {DK::U64, DK::U64, DK::U64, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[805], 2 },  // cmplt [502]
  { {DK::U64, DK::U64, DK::U64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[807], 2 },  // cmplt [503]
  { {DK::S64, DK::S64, DK::S64, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[809], 2 },  // cmplt [504]
  { {DK::S64, DK::S64, DK::S64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[811], 2 },  // cmplt [505]
  { {DK::A64, DK::A64, DK::A64, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[813], 2 },  // cmplt [506]
  { {DK::A64, DK::A64, DK::A64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[815], 2 },  // cmplt [507]
  { {DK::C64, DK::C64, DK::C64, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[817], 2 },  // cmplt [508]
  { {DK::C64, DK::C64, DK::C64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[819], 2 },  // cmplt [509]
  { {DK::R64, DK::R64, DK::R64, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[821], 2 },  // cmplt [510]
  { {DK::R64, DK::R64, DK::R64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[823], 2 },  // cmplt [511]
  { {DK::R32, DK::R32, DK::R32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[825], 2 },  // cmplt [512]
  { {DK::R32, DK::R32, DK::R32, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[827], 2 },  // cmplt [513]
  { {DK::A64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[829], 1 },  // lea [514]
  { {DK::A64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[830], 1 },  // lea [515]
  { {DK::A64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[831], 1 },  // lea [516]
  { {DK::A64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[832], 1 },  // lea [517]
  { {DK::A64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[833], 1 },  // lea [518]
  { {DK::A64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[834], 1 },  // lea [519]
  { {DK::A64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[835], 1 },  // lea [520]
  { {DK::A64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[836], 1 },  // lea [521]
  { {DK::A64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[837], 2 },  // lea.mem [522]
  { {DK::A64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[839], 2 },  // lea.mem [523]
  { {DK::A64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[841], 2 },  // lea.mem [524]
  { {DK::A64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[843], 2 },  // lea.mem [525]
  { {DK::A64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_shifted_10_21_22},
    &kInsTemplates[845], 1 },  // lea.stk [526]
  { {DK::A64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[846], 2 },  // lea.stk [527]
  { {DK::A64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_32_bits},
    &kInsTemplates[848], 3 },  // lea.stk [528]
  { {DK::A64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_shifted_10_21_22},
    &kInsTemplates[851], 1 },  // lea.stk [529]
  { {DK::A64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[852], 2 },  // lea.stk [530]
  { {DK::A64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_32_bits},
    &kInsTemplates[854], 3 },  // lea.stk [531]
  { {DK::A64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_shifted_10_21_22},
    &kInsTemplates[857], 1 },  // lea.stk [532]
  { {DK::A64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[858], 2 },  // lea.stk [533]
  { {DK::A64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_32_bits},
    &kInsTemplates[860], 3 },  // lea.stk [534]
  { {DK::A64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_shifted_10_21_22},
    &kInsTemplates[863], 1 },  // lea.stk [535]
  { {DK::A64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[864], 2 },  // lea.stk [536]
  { {DK::A64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_32_bits},
    &kInsTemplates[866], 3 },  // lea.stk [537]
  { {DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[869], 2 },  // lea.fun [538]
  { {DK::U64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[871], 1 },  // ld [539]
  { {DK::U64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[872], 1 },  // ld [540]
  { {DK::U64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[873], 1 },  // ld [541]
  { {DK::U64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[874], 1 },  // ld [542]
  { {DK::U64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[875], 1 },  // ld [543]
  { {DK::U64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[876], 1 },  // ld [544]
  { {DK::U64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[877], 1 },  // ld [545]
  { {DK::U64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[878], 1 },  // ld [546]
  { {DK::S64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[879], 1 },  // ld [547]
  { {DK::S64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[880], 1 },  // ld [548]
  { {DK::S64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[881], 1 },  // ld [549]
  { {DK::S64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[882], 1 },  // ld [550]
  { {DK::S64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[883], 1 },  // ld [551]
  { {DK::S64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[884], 1 },  // ld [552]
  { {DK::S64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[885], 1 },  // ld [553]
  { {DK::S64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[886], 1 },  // ld [554]
  { {DK::A64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[887], 1 },  // ld [555]
  { {DK::A64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[888], 1 },  // ld [556]
  { {DK::A64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[889], 1 },  // ld [557]
  { {DK::A64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[890], 1 },  // ld [558]
  { {DK::A64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[891], 1 },  // ld [559]
  { {DK::A64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[892], 1 },  // ld [560]
  { {DK::A64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[893], 1 },  // ld [561]
  { {DK::A64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[894], 1 },  // ld [562]
  { {DK::C64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[895], 1 },  // ld [563]
  { {DK::C64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[896], 1 },  // ld [564]
  { {DK::C64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[897], 1 },  // ld [565]
  { {DK::C64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[898], 1 },  // ld [566]
  { {DK::C64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[899], 1 },  // ld [567]
  { {DK::C64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[900], 1 },  // ld [568]
  { {DK::C64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[901], 1 },  // ld [569]
  { {DK::C64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[902], 1 },  // ld [570]
  { {DK::U32, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[903], 1 },  // ld [571]
  { {DK::U32, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[904], 1 },  // ld [572]
  { {DK::U32, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[905], 1 },  // ld [573]
  { {DK::U32, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[906], 1 },  // ld [574]
  { {DK::U32, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[907], 1 },  // ld [575]
  { {DK::U32, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[908], 1 },  // ld [576]
  { {DK::U32, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[909], 1 },  // ld [577]
  { {DK::U32, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[910], 1 },  // ld [578]
  { {DK::S32, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[911], 1 },  // ld [579]
  { {DK::S32, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[912], 1 },  // ld [580]
  { {DK::S32, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[913], 1 },  // ld [581]
  { {DK::S32, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[914], 1 },  // ld [582]
  { {DK::S32, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[915], 1 },  // ld [583]
  { {DK::S32, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[916], 1 },  // ld [584]
  { {DK::S32, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[917], 1 },  // ld [585]
  { {DK::S32, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[918], 1 },  // ld [586]
  { {DK::U16, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[919], 1 },  // ld [587]
  { {DK::U16, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[920], 1 },  // ld [588]
  { {DK::U16, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[921], 1 },  // ld [589]
  { {DK::U16, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[922], 1 },  // ld [590]
  { {DK::U16, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[923], 1 },  // ld [591]
  { {DK::U16, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[924], 1 },  // ld [592]
  { {DK::U16, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[925], 1 },  // ld [593]
  { {DK::U16, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[926], 1 },  // ld [594]
  { {DK::S16, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[927], 1 },  // ld [595]
  { {DK::S16, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[928], 1 },  // ld [596]
  { {DK::S16, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[929], 1 },  // ld [597]
  { {DK::S16, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[930], 1 },  // ld [598]
  { {DK::S16, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[931], 1 },  // ld [599]
  { {DK::S16, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[932], 1 },  // ld [600]
  { {DK::S16, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[933], 1 },  // ld [601]
  { {DK::S16, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[934], 1 },  // ld [602]
  { {DK::U8, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[935], 1 },  // ld [603]
  { {DK::U8, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[936], 1 },  // ld [604]
  { {DK::U8, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[937], 1 },  // ld [605]
  { {DK::U8, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[938], 1 },  // ld [606]
  { {DK::U8, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[939], 1 },  // ld [607]
  { {DK::U8, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[940], 1 },  // ld [608]
  { {DK::U8, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[941], 1 },  // ld [609]
  { {DK::U8, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[942], 1 },  // ld [610]
  { {DK::S8, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[943], 1 },  // ld [611]
  { {DK::S8, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[944], 1 },  // ld [612]
  { {DK::S8, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[945], 1 },  // ld [613]
  { {DK::S8, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[946], 1 },  // ld [614]
  { {DK::S8, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[947], 1 },  // ld [615]
  { {DK::S8, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[948], 1 },  // ld [616]
  { {DK::S8, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[949], 1 },  // ld [617]
  { {DK::S8, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[950], 1 },  // ld [618]
  { {DK::R32, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[951], 1 },  // ld [619]
  { {DK::R32, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[952], 1 },  // ld [620]
  { {DK::R32, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[953], 1 },  // ld [621]
  { {DK::R32, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[954], 1 },  // ld [622]
  { {DK::R32, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[955], 1 },  // ld [623]
  { {DK::R32, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[956], 1 },  // ld [624]
  { {DK::R32, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[957], 1 },  // ld [625]
  { {DK::R32, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[958], 1 },  // ld [626]
  { {DK::R64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[959], 1 },  // ld [627]
  { {DK::R64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[960], 1 },  // ld [628]
  { {DK::R64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[961], 1 },  // ld [629]
  { {DK::R64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[962], 1 },  // ld [630]
  { {DK::R64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[963], 1 },  // ld [631]
  { {DK::R64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[964], 1 },  // ld [632]
  { {DK::R64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[965], 1 },  // ld [633]
  { {DK::R64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[966], 1 },  // ld [634]
  { {DK::U64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[967], 1 },  // ld.stk [635]
  { {DK::U64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[968], 1 },  // ld.stk [636]
  { {DK::U64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[969], 1 },  // ld.stk [637]
  { {DK::U64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[970], 1 },  // ld.stk [638]
  { {DK::S64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[971], 1 },  // ld.stk [639]
  { {DK::S64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[972], 1 },  // ld.stk [640]
  { {DK::S64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[973], 1 },  // ld.stk [641]
  { {DK::S64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[974], 1 },  // ld.stk [642]
  { {DK::A64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[975], 1 },  // ld.stk [643]
  { {DK::A64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[976], 1 },  // ld.stk [644]
  { {DK::A64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[977], 1 },  // ld.stk [645]
  { {DK::A64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[978], 1 },  // ld.stk [646]
  { {DK::C64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[979], 1 },  // ld.stk [647]
  { {DK::C64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[980], 1 },  // ld.stk [648]
  { {DK::C64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[981], 1 },  // ld.stk [649]
  { {DK::C64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[982], 1 },  // ld.stk [650]
  { {DK::U32, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[983], 1 },  // ld.stk [651]
  { {DK::U32, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[984], 1 },  // ld.stk [652]
  { {DK::U32, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[985], 1 },  // ld.stk [653]
  { {DK::U32, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[986], 1 },  // ld.stk [654]
  { {DK::S32, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[987], 1 },  // ld.stk [655]
  { {DK::S32, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[988], 1 },  // ld.stk [656]
  { {DK::S32, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[989], 1 },  // ld.stk [657]
  { {DK::S32, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[990], 1 },  // ld.stk [658]
  { {DK::U16, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[991], 1 },  // ld.stk [659]
  { {DK::U16, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[992], 1 },  // ld.stk [660]
  { {DK::U16, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[993], 1 },  // ld.stk [661]
  { {DK::U16, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[994], 1 },  // ld.stk [662]
  { {DK::S16, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[995], 1 },  // ld.stk [663]
  { {DK::S16, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[996], 1 },  // ld.stk [664]
  { {DK::S16, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[997], 1 },  // ld.stk [665]
  { {DK::S16, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[998], 1 },  // ld.stk [666]
  { {DK::U8, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[999], 1 },  // ld.stk [667]
  { {DK::U8, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[1000], 1 },  // ld.stk [668]
  { {DK::U8, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[1001], 1 },  // ld.stk [669]
  { {DK::U8, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[1002], 1 },  // ld.stk [670]
  { {DK::S8, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[1003], 1 },  // ld.stk [671]
  { {DK::S8, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[1004], 1 },  // ld.stk [672]
  { {DK::S8, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[1005], 1 },  // ld.stk [673]
  { {DK::S8, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[1006], 1 },  // ld.stk [674]
  { {DK::R32, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[1007], 1 },  // ld.stk [675]
  { {DK::R32, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[1008], 1 },  // ld.stk [676]
  { {DK::R32, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[1009], 1 },  // ld.stk [677]
  { {DK::R32, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[1010], 1 },  // ld.stk [678]
  { {DK::R64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[1011], 1 },  // ld.stk [679]
  { {DK::R64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[1012], 1 },  // ld.stk [680]
  { {DK::R64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[1013], 1 },  // ld.stk [681]
  { {DK::R64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[1014], 1 },  // ld.stk [682]
  { {DK::U64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1015], 2 },  // ld.stk [683]
  { {DK::U64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1017], 2 },  // ld.stk [684]
  { {DK::U64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1019], 2 },  // ld.stk [685]
  { {DK::U64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1021], 2 },  // ld.stk [686]
  { {DK::S64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1023], 2 },  // ld.stk [687]
  { {DK::S64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1025], 2 },  // ld.stk [688]
  { {DK::S64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1027], 2 },  // ld.stk [689]
  { {DK::S64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1029], 2 },  // ld.stk [690]
  { {DK::A64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1031], 2 },  // ld.stk [691]
  { {DK::A64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1033], 2 },  // ld.stk [692]
  { {DK::A64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1035], 2 },  // ld.stk [693]
  { {DK::A64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1037], 2 },  // ld.stk [694]
  { {DK::C64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1039], 2 },  // ld.stk [695]
  { {DK::C64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1041], 2 },  // ld.stk [696]
  { {DK::C64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1043], 2 },  // ld.stk [697]
  { {DK::C64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1045], 2 },  // ld.stk [698]
  { {DK::U32, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1047], 2 },  // ld.stk [699]
  { {DK::U32, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1049], 2 },  // ld.stk [700]
  { {DK::U32, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1051], 2 },  // ld.stk [701]
  { {DK::U32, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1053], 2 },  // ld.stk [702]
  { {DK::S32, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1055], 2 },  // ld.stk [703]
  { {DK::S32, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1057], 2 },  // ld.stk [704]
  { {DK::S32, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1059], 2 },  // ld.stk [705]
  { {DK::S32, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1061], 2 },  // ld.stk [706]
  { {DK::U16, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1063], 2 },  // ld.stk [707]
  { {DK::U16, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1065], 2 },  // ld.stk [708]
  { {DK::U16, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1067], 2 },  // ld.stk [709]
  { {DK::U16, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1069], 2 },  // ld.stk [710]
  { {DK::S16, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1071], 2 },  // ld.stk [711]
  { {DK::S16, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1073], 2 },  // ld.stk [712]
  { {DK::S16, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1075], 2 },  // ld.stk [713]
  { {DK::S16, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1077], 2 },  // ld.stk [714]
  { {DK::U8, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1079], 2 },  // ld.stk [715]
  { {DK::U8, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1081], 2 },  // ld.stk [716]
  { {DK::U8, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1083], 2 },  // ld.stk [717]
  { {DK::U8, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1085], 2 },  // ld.stk [718]
  { {DK::S8, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1087], 2 },  // ld.stk [719]
  { {DK::S8, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1089], 2 },  // ld.stk [720]
  { {DK::S8, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1091], 2 },  // ld.stk [721]
  { {DK::S8, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1093], 2 },  // ld.stk [722]
  { {DK::R32, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1095], 2 },  // ld.stk [723]
  { {DK::R32, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1097], 2 },  // ld.stk [724]
  { {DK::R32, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1099], 2 },  // ld.stk [725]
  { {DK::R32, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1101], 2 },  // ld.stk [726]
  { {DK::R64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1103], 2 },  // ld.stk [727]
  { {DK::R64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1105], 2 },  // ld.stk [728]
  { {DK::R64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1107], 2 },  // ld.stk [729]
  { {DK::R64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[1109], 2 },  // ld.stk [730]
  { {DK::A64, DK::S64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1111], 1 },  // st [731]
  { {DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1112], 1 },  // st [732]
  { {DK::A64, DK::S32, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1113], 1 },  // st [733]
  { {DK::A64, DK::U32, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1114], 1 },  // st [734]
  { {DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1115], 1 },  // st [735]
  { {DK::A64, DK::U64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1116], 1 },  // st [736]
  { {DK::A64, DK::S32, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1117], 1 },  // st [737]
  { {DK::A64, DK::U32, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1118], 1 },  // st [738]
  { {DK::A64, DK::S64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1119], 1 },  // st [739]
  { {DK::A64, DK::U64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1120], 1 },  // st [740]
  { {DK::A64, DK::S32, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1121], 1 },  // st [741]
  { {DK::A64, DK::U32, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1122], 1 },  // st [742]
  { {DK::A64, DK::S64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1123], 1 },  // st [743]
  { {DK::A64, DK::U64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1124], 1 },  // st [744]
  { {DK::A64, DK::S32, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1125], 1 },  // st [745]
  { {DK::A64, DK::U32, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1126], 1 },  // st [746]
  { {DK::A64, DK::S64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1127], 1 },  // st [747]
  { {DK::A64, DK::U64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1128], 1 },  // st [748]
  { {DK::A64, DK::S32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1129], 1 },  // st [749]
  { {DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1130], 1 },  // st [750]
  { {DK::A64, DK::S64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1131], 1 },  // st [751]
  { {DK::A64, DK::U64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1132], 1 },  // st [752]
  { {DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1133], 1 },  // st [753]
  { {DK::A64, DK::U32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1134], 1 },  // st [754]
  { {DK::A64, DK::S64, DK::U16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1135], 1 },  // st [755]
  { {DK::A64, DK::U64, DK::U16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1136], 1 },  // st [756]
  { {DK::A64, DK::S32, DK::U16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1137], 1 },  // st [757]
  { {DK::A64, DK::U32, DK::U16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1138], 1 },  // st [758]
  { {DK::A64, DK::S64, DK::S16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1139], 1 },  // st [759]
  { {DK::A64, DK::U64, DK::S16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1140], 1 },  // st [760]
  { {DK::A64, DK::S32, DK::S16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1141], 1 },  // st [761]
  { {DK::A64, DK::U32, DK::S16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1142], 1 },  // st [762]
  { {DK::A64, DK::S64, DK::U8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1143], 1 },  // st [763]
  { {DK::A64, DK::U64, DK::U8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1144], 1 },  // st [764]
  { {DK::A64, DK::S32, DK::U8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1145], 1 },  // st [765]
  { {DK::A64, DK::U32, DK::U8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1146], 1 },  // st [766]
  { {DK::A64, DK::S64, DK::S8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1147], 1 },  // st [767]
  { {DK::A64, DK::U64, DK::S8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1148], 1 },  // st [768]
  { {DK::A64, DK::S32, DK::S8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1149], 1 },  // st [769]
  { {DK::A64, DK::U32, DK::S8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1150], 1 },  // st [770]
  { {DK::A64, DK::S64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1151], 1 },  // st [771]
  { {DK::A64, DK::U64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1152], 1 },  // st [772]
  { {DK::A64, DK::S32, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1153], 1 },  // st [773]
  { {DK::A64, DK::U32, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1154], 1 },  // st [774]
  { {DK::A64, DK::S64, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1155], 1 },  // st [775]
  { {DK::A64, DK::U64, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1156], 1 },  // st [776]
  { {DK::A64, DK::S32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1157], 1 },  // st [777]
  { {DK::A64, DK::U32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1158], 1 },  // st [778]
  { {DK::INVALID, DK::S64, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1159], 1 },  // st.stk [779]
  { {DK::INVALID, DK::U64, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1160], 1 },  // st.stk [780]
  { {DK::INVALID, DK::S32, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1161], 1 },  // st.stk [781]
  { {DK::INVALID, DK::U32, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1162], 1 },  // st.stk [782]
  { {DK::INVALID, DK::S64, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1163], 1 },  // st.stk [783]
  { {DK::INVALID, DK::U64, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1164], 1 },  // st.stk [784]
  { {DK::INVALID, DK::S32, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1165], 1 },  // st.stk [785]
  { {DK::INVALID, DK::U32, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1166], 1 },  // st.stk [786]
  { {DK::INVALID, DK::S64, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1167], 1 },  // st.stk [787]
  { {DK::INVALID, DK::U64, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1168], 1 },  // st.stk [788]
  { {DK::INVALID, DK::S32, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1169], 1 },  // st.stk [789]
  { {DK::INVALID, DK::U32, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1170], 1 },  // st.stk [790]
  { {DK::INVALID, DK::S64, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1171], 1 },  // st.stk [791]
  { {DK::INVALID, DK::U64, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1172], 1 },  // st.stk [792]
  { {DK::INVALID, DK::S32, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1173], 1 },  // st.stk [793]
  { {DK::INVALID, DK::U32, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1174], 1 },  // st.stk [794]
  { {DK::INVALID, DK::S64, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1175], 1 },  // st.stk [795]
  { {DK::INVALID, DK::U64, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1176], 1 },  // st.stk [796]
  { {DK::INVALID, DK::S32, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1177], 1 },  // st.stk [797]
  { {DK::INVALID, DK::U32, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1178], 1 },  // st.stk [798]
  { {DK::INVALID, DK::S64, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1179], 1 },  // st.stk [799]
  { {DK::INVALID, DK::U64, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1180], 1 },  // st.stk [800]
  { {DK::INVALID, DK::S32, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1181], 1 },  // st.stk [801]
  { {DK::INVALID, DK::U32, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1182], 1 },  // st.stk [802]
  { {DK::INVALID, DK::S64, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[1183], 1 },  // st.stk [803]
  { {DK::INVALID, DK::U64, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[1184], 1 },  // st.stk [804]
  { {DK::INVALID, DK::S32, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[1185], 1 },  // st.stk [805]
  { {DK::INVALID, DK::U32, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[1186], 1 },  // st.stk [806]
  { {DK::INVALID, DK::S64, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[1187], 1 },  // st.stk [807]
  { {DK::INVALID, DK::U64, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[1188], 1 },  // st.stk [808]
  { {DK::INVALID, DK::S32, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[1189], 1 },  // st.stk [809]
  { {DK::INVALID, DK::U32, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[1190], 1 },  // st.stk [810]
  { {DK::INVALID, DK::S64, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1191], 1 },  // st.stk [811]
  { {DK::INVALID, DK::U64, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1192], 1 },  // st.stk [812]
  { {DK::INVALID, DK::S32, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1193], 1 },  // st.stk [813]
  { {DK::INVALID, DK::U32, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1194], 1 },  // st.stk [814]
  { {DK::INVALID, DK::S64, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1195], 1 },  // st.stk [815]
  { {DK::INVALID, DK::U64, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1196], 1 },  // st.stk [816]
  { {DK::INVALID, DK::S32, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1197], 1 },  // st.stk [817]
  { {DK::INVALID, DK::U32, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1198], 1 },  // st.stk [818]
  { {DK::INVALID, DK::S64, DK::R32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1199], 1 },  // st.stk [819]
  { {DK::INVALID, DK::U64, DK::R32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1200], 1 },  // st.stk [820]
  { {DK::INVALID, DK::S32, DK::R32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1201], 1 },  // st.stk [821]
  { {DK::INVALID, DK::U32, DK::R32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1202], 1 },  // st.stk [822]
  { {DK::INVALID, DK::S64, DK::R64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1203], 1 },  // st.stk [823]
  { {DK::INVALID, DK::U64, DK::R64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1204], 1 },  // st.stk [824]
  { {DK::INVALID, DK::S32, DK::R64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1205], 1 },  // st.stk [825]
  { {DK::INVALID, DK::U32, DK::R64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1206], 1 },  // st.stk [826]
  { {DK::INVALID, DK::S64, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1207], 2 },  // st.stk [827]
  { {DK::INVALID, DK::U64, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1209], 2 },  // st.stk [828]
  { {DK::INVALID, DK::S32, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1211], 2 },  // st.stk [829]
  { {DK::INVALID, DK::U32, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1213], 2 },  // st.stk [830]
  { {DK::INVALID, DK::S64, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1215], 2 },  // st.stk [831]
  { {DK::INVALID, DK::U64, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1217], 2 },  // st.stk [832]
  { {DK::INVALID, DK::S32, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1219], 2 },  // st.stk [833]
  { {DK::INVALID, DK::U32, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1221], 2 },  // st.stk [834]
  { {DK::INVALID, DK::S64, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1223], 2 },  // st.stk [835]
  { {DK::INVALID, DK::U64, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1225], 2 },  // st.stk [836]
  { {DK::INVALID, DK::S32, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1227], 2 },  // st.stk [837]
  { {DK::INVALID, DK::U32, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1229], 2 },  // st.stk [838]
  { {DK::INVALID, DK::S64, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1231], 2 },  // st.stk [839]
  { {DK::INVALID, DK::U64, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1233], 2 },  // st.stk [840]
  { {DK::INVALID, DK::S32, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1235], 2 },  // st.stk [841]
  { {DK::INVALID, DK::U32, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1237], 2 },  // st.stk [842]
  { {DK::INVALID, DK::S64, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1239], 2 },  // st.stk [843]
  { {DK::INVALID, DK::U64, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1241], 2 },  // st.stk [844]
  { {DK::INVALID, DK::S32, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1243], 2 },  // st.stk [845]
  { {DK::INVALID, DK::U32, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1245], 2 },  // st.stk [846]
  { {DK::INVALID, DK::S64, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1247], 2 },  // st.stk [847]
  { {DK::INVALID, DK::U64, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1249], 2 },  // st.stk [848]
  { {DK::INVALID, DK::S32, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1251], 2 },  // st.stk [849]
  { {DK::INVALID, DK::U32, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1253], 2 },  // st.stk [850]
  { {DK::INVALID, DK::S64, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1255], 2 },  // st.stk [851]
  { {DK::INVALID, DK::U64, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1257], 2 },  // st.stk [852]
  { {DK::INVALID, DK::S32, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1259], 2 },  // st.stk [853]
  { {DK::INVALID, DK::U32, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1261], 2 },  // st.stk [854]
  { {DK::INVALID, DK::S64, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1263], 2 },  // st.stk [855]
  { {DK::INVALID, DK::U64, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1265], 2 },  // st.stk [856]
  { {DK::INVALID, DK::S32, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1267], 2 },  // st.stk [857]
  { {DK::INVALID, DK::U32, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1269], 2 },  // st.stk [858]
  { {DK::INVALID, DK::S64, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1271], 2 },  // st.stk [859]
  { {DK::INVALID, DK::U64, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1273], 2 },  // st.stk [860]
  { {DK::INVALID, DK::S32, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1275], 2 },  // st.stk [861]
  { {DK::INVALID, DK::U32, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1277], 2 },  // st.stk [862]
  { {DK::INVALID, DK::S64, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1279], 2 },  // st.stk [863]
  { {DK::INVALID, DK::U64, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1281], 2 },  // st.stk [864]
  { {DK::INVALID, DK::S32, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1283], 2 },  // st.stk [865]
  { {DK::INVALID, DK::U32, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1285], 2 },  // st.stk [866]
  { {DK::INVALID, DK::S64, DK::R32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1287], 2 },  // st.stk [867]
  { {DK::INVALID, DK::U64, DK::R32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1289], 2 },  // st.stk [868]
  { {DK::INVALID, DK::S32, DK::R32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1291], 2 },  // st.stk [869]
  { {DK::INVALID, DK::U32, DK::R32},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1293], 2 },  // st.stk [870]
  { {DK::INVALID, DK::S64, DK::R64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1295], 2 },  // st.stk [871]
  { {DK::INVALID, DK::U64, DK::R64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1297], 2 },  // st.stk [872]
  { {DK::INVALID, DK::S32, DK::R64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1299], 2 },  // st.stk [873]
  { {DK::INVALID, DK::U32, DK::R64},
    {IC::INVALID, IC::pos_stk_combo_16_bits, IC::INVALID},
    &kInsTemplates[1301], 2 },  // st.stk [874]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1303], 10 },  // cas [875]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1313], 10 },  // cas [876]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1323], 10 },  // cas [877]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1333], 10 },  // cas [878]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1343], 10 },  // cas [879]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1353], 10 },  // cas [880]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1363], 10 },  // cas [881]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1373], 10 },  // cas [882]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1383], 10 },  // cas [883]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1393], 10 },  // cas [884]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1403], 10 },  // cas [885]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1413], 10 },  // cas [886]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1423], 10 },  // cas [887]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1433], 10 },  // cas [888]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1443], 10 },  // cas [889]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1453], 10 },  // cas [890]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1463], 10 },  // cas [891]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1473], 10 },  // cas [892]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1483], 10 },  // cas [893]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1493], 10 },  // cas [894]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1503], 10 },  // cas [895]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1513], 10 },  // cas [896]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1523], 10 },  // cas [897]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1533], 10 },  // cas [898]
  { {DK::U16, DK::U16, DK::U16, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1543], 10 },  // cas [899]
  { {DK::U16, DK::U16, DK::U16, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1553], 10 },  // cas [900]
  { {DK::U16, DK::U16, DK::U16, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1563], 10 },  // cas [901]
  { {DK::U16, DK::U16, DK::U16, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1573], 10 },  // cas [902]
  { {DK::S16, DK::S16, DK::S16, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1583], 10 },  // cas [903]
  { {DK::S16, DK::S16, DK::S16, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1593], 10 },  // cas [904]
  { {DK::S16, DK::S16, DK::S16, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1603], 10 },  // cas [905]
  { {DK::S16, DK::S16, DK::S16, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1613], 10 },  // cas [906]
  { {DK::U8, DK::U8, DK::U8, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1623], 10 },  // cas [907]
  { {DK::U8, DK::U8, DK::U8, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1633], 10 },  // cas [908]
  { {DK::U8, DK::U8, DK::U8, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1643], 10 },  // cas [909]
  { {DK::U8, DK::U8, DK::U8, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1653], 10 },  // cas [910]
  { {DK::S8, DK::S8, DK::S8, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1663], 10 },  // cas [911]
  { {DK::S8, DK::S8, DK::S8, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1673], 10 },  // cas [912]
  { {DK::S8, DK::S8, DK::S8, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1683], 10 },  // cas [913]
  { {DK::S8, DK::S8, DK::S8, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1693], 10 },  // cas [914]
  { {DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1703], 1 },  // ceil [915]
  { {DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1704], 1 },  // ceil [916]
  { {DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1705], 1 },  // floor [917]
  { {DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1706], 1 },  // floor [918]
  { {DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1707], 1 },  // round [919]
  { {DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1708], 1 },  // round [920]
  { {DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1709], 1 },  // trunc [921]
  { {DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1710], 1 },  // trunc [922]
  { {DK::R32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1711], 1 },  // copysign [923]
  { {DK::R64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::ZERO},
    &kInsTemplates[1712], 1 },  // copysign [924]
  { {DK::R32, DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1713], 4 },  // copysign [925]
  { {DK::R64, DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1717], 4 },  // copysign [926]
  { {DK::R32, DK::R32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1721], 1 },  // sqrt [927]
  { {DK::R64, DK::R64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1722], 1 },  // sqrt [928]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1723], 1 },  // cntlz [929]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1724], 1 },  // cntlz [930]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1725], 1 },  // cntlz [931]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1726], 1 },  // cntlz [932]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1727], 2 },  // cnttz [933]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1729], 2 },  // cnttz [934]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1731], 2 },  // cnttz [935]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1733], 2 },  // cnttz [936]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1735], 5 },  // cntpop [937]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1740], 5 },  // cntpop [938]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1745], 4 },  // cntpop [939]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1749], 4 },  // cntpop [940]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1753], 2 },  // getfp [941]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1755], 2 },  // getfp [942]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1757], 2 },  // getfp [943]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1759], 2 },  // getfp [944]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1761], 2 },  // getfp [945]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1763], 2 },  // getfp [946]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1765], 2 },  // getfp [947]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1767], 2 },  // getfp [948]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1769], 2 },  // getfp [949]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1771], 2 },  // getfp [950]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1773], 1 },  // getsp [951]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1774], 1 },  // getsp [952]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1775], 1 },  // getsp [953]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1776], 1 },  // getsp [954]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1777], 1 },  // getsp [955]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1778], 1 },  // getsp [956]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1779], 1 },  // getsp [957]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1780], 1 },  // getsp [958]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1781], 1 },  // getsp [959]
  { {DK::A64},
    {IC::INVALID},
    &kInsTemplates[1782], 1 },  // getsp [960]
};
}  // namespace

const char* const IMM_CURB_ToStringMap[] = {
    "INVALID", // 0
    "ZERO", // 1
    "ANY", // 2
    "IMM_SHIFTED_10_21_22", // 3
    "IMM_10_15_16_22_W", // 4
    "IMM_10_15_16_22_X", // 5
    "IMM_SHIFTED_5_20_21_22", // 6
    "IMM_SHIFTED_5_20_21_22_NOT", // 7
    "pos_stk_combo_shifted_10_21_22", // 8
    "pos_stk_combo_16_bits", // 9
    "pos_stk_combo_32_bits", // 10
    "pos_stk_combo_10_21", // 11
    "pos_stk_combo_10_21_times_2", // 12
    "pos_stk_combo_10_21_times_4", // 13
    "pos_stk_combo_10_21_times_8", // 14
    "IMM_POS_32", // 15
    "ZZZ", // 16
};
const char* EnumToString(IMM_CURB x) { return IMM_CURB_ToStringMap[unsigned(x)]; }


const char* const PARAM_ToStringMap[] = {
    "invalid", // 0
    "reg0", // 1
    "reg1", // 2
    "reg2", // 3
    "reg3", // 4
    "reg4", // 5
    "num0", // 6
    "num1", // 7
    "num2", // 8
    "num3", // 9
    "num4", // 10
    "num0_neg", // 11
    "num1_neg", // 12
    "num2_neg", // 13
    "num3_neg", // 14
    "num4_neg", // 15
    "num0_not", // 16
    "num1_not", // 17
    "num2_not", // 18
    "bbl0", // 19
    "bbl2", // 20
    "fun0", // 21
    "scratch_gpr", // 22
    "scratch_flt", // 23
    "num2_rsb_width", // 24
    "num2_rsb_width_minus1", // 25
    "mem1_num2_prel_hi21", // 26
    "mem1_num2_lo12", // 27
    "stk1_offset2", // 28
    "stk1_offset2_lo", // 29
    "stk1_offset2_hi", // 30
    "stk0_offset1", // 31
    "stk0_offset1_lo", // 32
    "stk0_offset1_hi", // 33
    "fun1_prel_hi21", // 34
    "fun1_lo12", // 35
    "jtb1_prel_hi21", // 36
    "jtb1_lo12", // 37
    "num1_0_16", // 38
    "num1_16_32", // 39
    "num1_32_48", // 40
    "num1_48_64", // 41
    "frame_size", // 42
    "ZZZ", // 43
};
const char* EnumToString(PARAM x) { return PARAM_ToStringMap[unsigned(x)]; }

/* @AUTOGEN-END@ */

const Pattern* FindMatchingPattern(Ins ins) {
  const uint64_t type_matcher = ExtractTypeMaskForPattern(ins);
  const OPC opc = InsOPC(ins);
  const uint16_t end = kPatternJumper[unsigned(opc) + 1];
  for (unsigned p = kPatternJumper[unsigned(opc)]; p < end; ++p) {
    const Pattern& pat = kPatterns[p];
    if (!PatternMatchesTypeCurbs(pat, type_matcher)) continue;
    if (0 == PatternMismatchesImmCurbs(pat, ins, false)) {
      return &pat;
    }
  }
  return nullptr;
}

uint8_t FindtImmediateMismatchesInBestMatchPattern(Ins ins,
                                                   bool assume_stk_op_matches) {
  uint8_t best = MATCH_IMPOSSIBLE;
  uint8_t best_num_bits = __builtin_popcount(best);
  const uint64_t type_matcher = ExtractTypeMaskForPattern(ins);
  // std::cout << "@type_matcher: " << std::hex << type_matcher << "\n";
  const OPC opc = InsOPC(ins);
  const uint16_t end = kPatternJumper[unsigned(opc) + 1];
  for (unsigned p = kPatternJumper[unsigned(opc)]; p < end; ++p) {
    const Pattern& pat = kPatterns[p];
    if (!PatternMatchesTypeCurbs(pat, type_matcher)) continue;
    const uint8_t mismatches =
        PatternMismatchesImmCurbs(pat, ins, assume_stk_op_matches);
    if (mismatches == 0) return 0;
    const uint8_t num_bits = __builtin_popcount(mismatches);
    if (num_bits < best_num_bits) {
      best = mismatches;
      best_num_bits = num_bits;
    }
  }
  return best;
}

namespace {
int32_t ExtractReg(Reg reg) {
  ASSERT(Kind(reg) == RefKind::REG, "not a reg " << unsigned(Kind(reg)));
  CpuReg cpu_reg(RegCpuReg(reg));
  ASSERT(Kind(cpu_reg) == RefKind::CPU_REG, "no cpu reg");
  return CpuRegNo(cpu_reg);
}

int64_t ExtractNumNeg(Const num) { return -ConstValueInt64(num); }

int64_t ExtractNumNot(Const num) { return ~ConstValueInt64(num); }

// TODO: should this return an uint32_t
int32_t GetStackOffset(Handle stk, Handle num) {
  ASSERT(Kind(stk) == RefKind::STK, "");
  ASSERT(Kind(num) == RefKind::CONST, "");
  return StkSlot(Stk(stk)) + ConstValueInt32(Const(num));
}

int64_t ExtractParamOp(Ins ins, PARAM param, const EmitContext& ctx) {
  switch (param) {
    case PARAM::reg0:
      return ExtractReg(Reg(InsOperand(ins, 0)));
    case PARAM::reg1:
      return ExtractReg(Reg(InsOperand(ins, 1)));
    case PARAM::reg2:
      return ExtractReg(Reg(InsOperand(ins, 2)));
    case PARAM::reg3:
      return ExtractReg(Reg(InsOperand(ins, 3)));
    case PARAM::reg4:
      return ExtractReg(Reg(InsOperand(ins, 4)));
    case PARAM::num0:
      return ConstValueInt64(Const(InsOperand(ins, 0)));
    case PARAM::num1:
      return ConstValueInt64(Const(InsOperand(ins, 1)));
    case PARAM::num2:
      return ConstValueInt64(Const(InsOperand(ins, 2)));
    case PARAM::num3:
      return ConstValueInt64(Const(InsOperand(ins, 3)));
    case PARAM::num4:
      return ConstValueInt64(Const(InsOperand(ins, 4)));
    case PARAM::num0_neg:
      return ExtractNumNeg(Const(InsOperand(ins, 0)));
    case PARAM::num1_neg:
      return ExtractNumNeg(Const(InsOperand(ins, 1)));
    case PARAM::num2_neg:
      return ExtractNumNeg(Const(InsOperand(ins, 2)));
    case PARAM::num3_neg:
      return ExtractNumNeg(Const(InsOperand(ins, 3)));
    case PARAM::num4_neg:
      return ExtractNumNeg(Const(InsOperand(ins, 4)));
    case PARAM::num0_not:
      return ExtractNumNot(Const(InsOperand(ins, 0)));
    case PARAM::num1_not:
      return ExtractNumNot(Const(InsOperand(ins, 1)));
    case PARAM::num2_not:
      return ExtractNumNot(Const(InsOperand(ins, 2)));
    case PARAM::num1_0_16:
      return ConstValueInt64(Const(InsOperand(ins, 1))) & 0xffffULL;
    case PARAM::num1_16_32:
      return (ConstValueInt64(Const(InsOperand(ins, 1))) >> 16ULL) & 0xffffULL;
    case PARAM::num1_32_48:
      return (ConstValueInt64(Const(InsOperand(ins, 1))) >> 32ULL) & 0xffffULL;
    case PARAM::num1_48_64:
      return (ConstValueInt64(Const(InsOperand(ins, 1))) >> 48ULL) & 0xffffULL;
    case PARAM::num2_rsb_width: {
      Const num = Const(InsOperand(ins, 2));
      unsigned width = DKBitWidth(ConstKind(num));
      int64_t val = ConstValueInt64(num);
      ASSERT(1 <= val && val <= width, "");
      return width - val;
    }
    case PARAM::num2_rsb_width_minus1: {
      Const num = Const(InsOperand(ins, 2));
      unsigned width = DKBitWidth(ConstKind(num));
      int64_t val = ConstValueInt64(num);
      ASSERT(1 <= val && val <= width, "");
      return width - val - 1;
    }

    case PARAM::stk0_offset1:
      return GetStackOffset(InsOperand(ins, 0), InsOperand(ins, 1));
    case PARAM::stk0_offset1_lo:
      return GetStackOffset(InsOperand(ins, 0), InsOperand(ins, 1)) & 0xffffU;

    case PARAM::stk0_offset1_hi:
      return (GetStackOffset(InsOperand(ins, 0), InsOperand(ins, 1)) >> 16U) &
             0xffff;
    case PARAM::stk1_offset2:
      return GetStackOffset(InsOperand(ins, 1), InsOperand(ins, 2));

    case PARAM::stk1_offset2_lo:
      return GetStackOffset(InsOperand(ins, 1), InsOperand(ins, 2)) & 0xffffU;

    case PARAM::stk1_offset2_hi:
      return (GetStackOffset(InsOperand(ins, 1), InsOperand(ins, 2)) >> 16U) &
             0xffffU;
    case PARAM::scratch_gpr:
      return CpuRegNo(GPR_HELPER_REG);
    case PARAM::scratch_flt:
      ASSERT(CpuRegKind(ctx.scratch_cpu_reg) == +CPU_REG_KIND::FLT,
             "expected flt64 reg got " << Name(ctx.scratch_cpu_reg));
      return CpuRegNo(ctx.scratch_cpu_reg);
    case PARAM::bbl0:
    case PARAM::bbl2:
    case PARAM::fun0:
    case PARAM::mem1_num2_lo12:
    case PARAM::mem1_num2_prel_hi21:
    case PARAM::fun1_lo12:
    case PARAM::fun1_prel_hi21:
    case PARAM::jtb1_lo12:
    case PARAM::jtb1_prel_hi21:
      // relocs, we return 0, as the value is irrelevant. MaybeHandleReloc()
      // does the heavy lifting
      return 0;
    case PARAM::frame_size:
      return ctx.FrameSize();
    case PARAM::invalid:
      return 0;
  }
  ASSERT(false, "unsupported parmm " << +param << " " << EnumToString(param));
  return 0;
}

void MaybeHandleReloc(a64::Ins* cpuins, unsigned pos, Ins ins, PARAM op) {
  Str symbol;
  auto handle_addend = [&](Const num) {
    cpuins->operands[pos] = ConstValueInt32(num);
  };
  switch (op) {
    case PARAM::bbl0:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::JUMP26;
      cpuins->is_local_sym = true;
      symbol = Name(Bbl(InsOperand(ins, 0)));
      break;
    case PARAM::bbl2:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::CONDBR19;
      cpuins->is_local_sym = true;
      symbol = Name(Bbl(InsOperand(ins, 2)));
      break;
    case PARAM::fun0:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::CALL26;
      symbol = Name(Fun(InsOperand(ins, 0)));
      break;
    case PARAM::mem1_num2_lo12:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADD_ABS_LO12_NC;
      symbol = Name(Mem(InsOperand(ins, 1)));
      handle_addend(Const(InsOperand(ins, 2)));
      break;
    case PARAM::mem1_num2_prel_hi21:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADR_PREL_PG_HI21;
      symbol = Name(Mem(InsOperand(ins, 1)));
      handle_addend(Const(InsOperand(ins, 2)));
      break;
    case PARAM::fun1_lo12:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADD_ABS_LO12_NC;
      symbol = Name(Fun(InsOperand(ins, 1)));
      break;
    case PARAM::fun1_prel_hi21:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADR_PREL_PG_HI21;
      symbol = Name(Fun(InsOperand(ins, 1)));
      break;
    case PARAM::jtb1_lo12:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADD_ABS_LO12_NC;
      cpuins->is_local_sym = true;
      symbol = Name(Jtb(InsOperand(ins, 1)));
      break;
    case PARAM::jtb1_prel_hi21:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADR_PREL_PG_HI21;
      cpuins->is_local_sym = true;
      symbol = Name(Jtb(InsOperand(ins, 1)));
      break;
    default:
      return;
  }
  cpuins->reloc_pos = pos;
  cpuins->reloc_symbol = StrData(symbol);
}

}  // namespace

// number of args == MAX_OPERANDS
a64::Ins MakeIns(a64::OPC opc_enum,
                 int64_t x0,
                 int64_t x1,
                 int64_t x2,
                 int64_t x3,
                 int64_t x4) {
  const a64::Opcode* opc = &a64::OpcodeTable[+opc_enum];
  if (opc->num_fields > 0) x0 = a64::EncodeOperand(opc->fields[0], x0);
  if (opc->num_fields > 1) x1 = a64::EncodeOperand(opc->fields[1], x1);
  if (opc->num_fields > 2) x2 = a64::EncodeOperand(opc->fields[2], x2);
  if (opc->num_fields > 3) x3 = a64::EncodeOperand(opc->fields[3], x3);
  if (opc->num_fields > 4) x4 = a64::EncodeOperand(opc->fields[4], x4);
  return a64::Ins{
      opc,
      {(uint32_t)x0, (uint32_t)x1, (uint32_t)x2, (uint32_t)x3, (uint32_t)x4}};
}

a64::Ins MakeInsFromTmpl(const InsTmpl& tmpl, Ins ins, const EmitContext& ctx) {
  a64::Ins out;
  out.opcode = &a64::OpcodeTable[unsigned(tmpl.opcode)];
  // std::cout << "@@@@@@ OPCODE " << out.opcode->name << "\n";
  for (unsigned o = 0; o < out.opcode->num_fields; ++o) {
    if ((tmpl.template_mask & (1U << o)) == 0) {
      // fixed operand - we uses these verbatim
      out.operands[o] =
          a64::EncodeOperand(out.opcode->fields[o], tmpl.operands[o]);
    } else {
      // std::cout << "@@Handle " << o << " " <<
      // a64::EnumToString(out.opcode->fields[o]) <<  "\n";
      // parameters require extra processing
      auto param = PARAM(tmpl.operands[o]);
      out.operands[o] = a64::EncodeOperand(out.opcode->fields[o],
                                           ExtractParamOp(ins, param, ctx));
      // Note: this may overwrite    out.operands[o]
      MaybeHandleReloc(&out, o, ins, param);
    }
  }
  return out;
}

class RegBitVec {
 public:
  RegBitVec(uint32_t reg_bits) : reg_bits_(reg_bits), pos_(31) {}

  bool empty() const { return reg_bits_ == 0; }

  uint32_t next_reg_no() {
    while (((1U << pos_) & reg_bits_) == 0) --pos_;
    reg_bits_ &= ~(1U << pos_);
    --pos_;
    return pos_ + 1;
  }

 private:
  uint32_t reg_bits_;
  uint32_t pos_;
};

void EmitFunProlog(const EmitContext& ctx, std::vector<a64::Ins>* output) {
  RegBitVec gpr_regs(ctx.gpr_reg_mask);
  if (!gpr_regs.empty()) {
    while (!gpr_regs.empty()) {
      uint32_t r1 = gpr_regs.next_reg_no();
      if (gpr_regs.empty()) {
        output->push_back(
            MakeIns(a64::OPC::str_x_imm_pre, +FIXARG::WZR, -16, r1));
        break;
      }
      uint32_t r2 = gpr_regs.next_reg_no();
      output->push_back(
          MakeIns(a64::OPC::stp_x_imm_pre, +FIXARG::WZR, -16, r2, r1));
    }
  }

  RegBitVec flt_regs(ctx.flt_reg_mask);
  if (!flt_regs.empty()) {
    while (!flt_regs.empty()) {
      uint32_t r1 = flt_regs.next_reg_no();
      if (flt_regs.empty()) {
        output->push_back(
            MakeIns(a64::OPC::fstr_d_imm_pre, +FIXARG::WZR, -16, r1));
        break;
      }
      uint32_t r2 = flt_regs.next_reg_no();
      output->push_back(
          MakeIns(a64::OPC::fstp_d_imm_pre, +FIXARG::WZR, -16, r2, r1));
    }
  }
  uint32_t stk_size = ctx.stk_size;
  ASSERT((stk_size >> 24U) == 0, "stack too large");
  if ((stk_size & 0xfff000U) != 0) {
    output->push_back(MakeIns(a64::OPC::sub_x_imm, +FIXARG::WZR, +FIXARG::WZR,
                              stk_size & 0xfff000U));
  }

  if ((stk_size & 0xfffU) != 0) {
    output->push_back(MakeIns(a64::OPC::sub_x_imm, +FIXARG::WZR, +FIXARG::WZR,
                              stk_size & 0xfffU));
  }
}

void EmitFunEpilog(const EmitContext& ctx, std::vector<a64::Ins>* output) {
  const size_t start = output->size();
  // we will revert everything at the end
  output->push_back(MakeIns(a64::OPC::ret, +FIXARG::LR));

  RegBitVec gpr_regs(ctx.gpr_reg_mask);
  if (!gpr_regs.empty()) {
    while (!gpr_regs.empty()) {
      uint32_t r1 = gpr_regs.next_reg_no();
      if (gpr_regs.empty()) {
        output->push_back(
            MakeIns(a64::OPC::ldr_x_imm_post, r1, +FIXARG::WZR, 16));
        break;
      }
      uint32_t r2 = gpr_regs.next_reg_no();
      output->push_back(
          MakeIns(a64::OPC::ldp_x_imm_post, r2, r1, +FIXARG::WZR, 16));
    }
  }

  RegBitVec flt_regs(ctx.flt_reg_mask);
  if (!flt_regs.empty()) {
    while (!flt_regs.empty()) {
      uint32_t r1 = flt_regs.next_reg_no();
      if (flt_regs.empty()) {
        output->push_back(
            MakeIns(a64::OPC::fldr_d_imm_post, r1, +FIXARG::WZR, 16));
        break;
      }
      uint32_t r2 = flt_regs.next_reg_no();
      output->push_back(
          MakeIns(a64::OPC::fldp_d_imm_post, r2, r1, +FIXARG::WZR, 16));
    }
  }
  uint32_t stk_size = ctx.stk_size;
  ASSERT((stk_size >> 24U) == 0, "stack too large");
  if ((stk_size & 0xfffU) != 0) {
    output->push_back(MakeIns(a64::OPC::add_x_imm, +FIXARG::WZR, +FIXARG::WZR,
                              stk_size & 0xfffU));
  }

  if ((stk_size & 0xfff000U) != 0) {
    output->push_back(MakeIns(a64::OPC::add_x_imm, +FIXARG::WZR, +FIXARG::WZR,
                              stk_size & 0xfff000U));
  }
  std::reverse(output->begin() + start, output->end());
}

}  // namespace cwerg::code_gen_a64
