

================================================================
== Vivado HLS Report for 'shake128_absorb'
================================================================
* Date:           Thu Apr 13 00:00:41 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Area
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.352 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24| 0.240 us | 0.240 us |   24|   24|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_t  |        7|        7|         1|          -|          -|     8|    no    |
        |- Loop 2    |        8|        8|         1|          -|          -|     8|    no    |
        |- Loop 3    |        2|        2|         1|          -|          -|     2|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     136|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      16|       1|    0|
|Multiplexer      |        -|      -|       -|     169|    -|
|Register         |        -|      -|      67|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      83|     306|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |t_U    |shake128_absorb_t  |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln387_fu_218_p2     |     +    |      0|  0|  12|           3|           1|
    |i_1_fu_263_p2           |     +    |      0|  0|  10|           2|           1|
    |i_fu_241_p2             |     +    |      0|  0|  13|           4|           1|
    |icmp_ln387_fu_229_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln423_fu_235_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln425_fu_257_p2    |   icmp   |      0|  0|   9|           2|           3|
    |select_ln426_fu_273_p3  |  select  |      0|  0|   8|           1|           8|
    |state_s_d0              |    xor   |      0|  0|  64|          64|          64|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 136|          83|          85|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |i_4_i_reg_192      |   9|          2|    4|          8|
    |i_5_i_reg_203      |   9|          2|    2|          4|
    |phi_ln387_reg_181  |   9|          2|    3|          6|
    |state_s_address0   |  15|          3|    5|         15|
    |t_address0         |  41|          8|    3|         24|
    |t_address1         |  27|          5|    3|         15|
    |t_d0               |  15|          3|    8|         24|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 169|         34|   29|        105|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  8|   0|    8|          0|
    |i_4_i_reg_192           |  4|   0|    4|          0|
    |i_5_i_reg_203           |  2|   0|    2|          0|
    |in_1_read_cast_reg_306  |  2|   0|    8|          6|
    |phi_ln387_reg_181       |  3|   0|    3|          0|
    |t_load_1_reg_350        |  8|   0|    8|          0|
    |t_load_2_reg_365        |  8|   0|    8|          0|
    |t_load_3_reg_370        |  8|   0|    8|          0|
    |t_load_4_reg_385        |  8|   0|    8|          0|
    |t_load_5_reg_390        |  8|   0|    8|          0|
    |t_load_reg_345          |  8|   0|    8|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 67|   0|   73|          6|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------+-----+-----+------------+-----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | shake128_absorb | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | shake128_absorb | return value |
|ap_start          |  in |    1| ap_ctrl_hs | shake128_absorb | return value |
|ap_done           | out |    1| ap_ctrl_hs | shake128_absorb | return value |
|ap_idle           | out |    1| ap_ctrl_hs | shake128_absorb | return value |
|ap_ready          | out |    1| ap_ctrl_hs | shake128_absorb | return value |
|state_s_address0  | out |    5|  ap_memory |     state_s     |     array    |
|state_s_ce0       | out |    1|  ap_memory |     state_s     |     array    |
|state_s_we0       | out |    1|  ap_memory |     state_s     |     array    |
|state_s_d0        | out |   64|  ap_memory |     state_s     |     array    |
|state_s_q0        |  in |   64|  ap_memory |     state_s     |     array    |
|in_0_read         |  in |    8|   ap_none  |    in_0_read    |    scalar    |
|in_1_read         |  in |    2|   ap_none  |    in_1_read    |    scalar    |
+------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_1_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %in_1_read)"   --->   Operation 9 'read' 'in_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_0_read)"   --->   Operation 10 'read' 'in_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_1_read_cast = zext i2 %in_1_read_1 to i8"   --->   Operation 11 'zext' 'in_1_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.75ns)   --->   "%t = alloca [8 x i8], align 1" [dilithium2/fips202.c:387->dilithium2/fips202.c:588]   --->   Operation 12 'alloca' 't' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 13 [1/1] (1.35ns)   --->   "br label %meminst.i"   --->   Operation 13 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_ln387 = phi i3 [ 0, %0 ], [ %add_ln387, %meminst.i ]" [dilithium2/fips202.c:387->dilithium2/fips202.c:588]   --->   Operation 14 'phi' 'phi_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.34ns)   --->   "%add_ln387 = add i3 %phi_ln387, 1" [dilithium2/fips202.c:387->dilithium2/fips202.c:588]   --->   Operation 15 'add' 'add_ln387' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i3 %phi_ln387 to i64" [dilithium2/fips202.c:387->dilithium2/fips202.c:588]   --->   Operation 16 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%t_addr = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln387" [dilithium2/fips202.c:387->dilithium2/fips202.c:588]   --->   Operation 17 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.75ns)   --->   "store i8 0, i8* %t_addr, align 1" [dilithium2/fips202.c:387->dilithium2/fips202.c:588]   --->   Operation 18 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%icmp_ln387 = icmp eq i3 %phi_ln387, -1" [dilithium2/fips202.c:387->dilithium2/fips202.c:588]   --->   Operation 19 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str) nounwind"   --->   Operation 20 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln387, label %.preheader12.i.preheader, label %meminst.i" [dilithium2/fips202.c:387->dilithium2/fips202.c:588]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "br label %.preheader12.i" [dilithium2/fips202.c:423->dilithium2/fips202.c:588]   --->   Operation 23 'br' <Predicate = (icmp_ln387)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%i_4_i = phi i4 [ %i, %1 ], [ 0, %.preheader12.i.preheader ]"   --->   Operation 24 'phi' 'i_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.21ns)   --->   "%icmp_ln423 = icmp eq i4 %i_4_i, -8" [dilithium2/fips202.c:423->dilithium2/fips202.c:588]   --->   Operation 25 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 26 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.49ns)   --->   "%i = add i4 %i_4_i, 1" [dilithium2/fips202.c:423->dilithium2/fips202.c:588]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln423, label %.preheader.i.preheader, label %1" [dilithium2/fips202.c:423->dilithium2/fips202.c:588]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i4 %i_4_i to i64" [dilithium2/fips202.c:424->dilithium2/fips202.c:588]   --->   Operation 29 'zext' 'zext_ln424' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln424" [dilithium2/fips202.c:424->dilithium2/fips202.c:588]   --->   Operation 30 'getelementptr' 't_addr_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.75ns)   --->   "store i8 0, i8* %t_addr_1, align 1" [dilithium2/fips202.c:424->dilithium2/fips202.c:588]   --->   Operation 31 'store' <Predicate = (!icmp_ln423)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader12.i" [dilithium2/fips202.c:423->dilithium2/fips202.c:588]   --->   Operation 32 'br' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.35ns)   --->   "br label %.preheader.i" [dilithium2/fips202.c:425->dilithium2/fips202.c:588]   --->   Operation 33 'br' <Predicate = (icmp_ln423)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.83>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i_5_i = phi i2 [ %i_1, %2 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 34 'phi' 'i_5_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i2 %i_5_i to i64" [dilithium2/fips202.c:425->dilithium2/fips202.c:588]   --->   Operation 35 'zext' 'zext_ln425' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln425 = icmp eq i2 %i_5_i, -2" [dilithium2/fips202.c:425->dilithium2/fips202.c:588]   --->   Operation 36 'icmp' 'icmp_ln425' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 37 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.20ns)   --->   "%i_1 = add i2 %i_5_i, 1" [dilithium2/fips202.c:425->dilithium2/fips202.c:588]   --->   Operation 38 'add' 'i_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln425, label %keccak_absorb.exit, label %2" [dilithium2/fips202.c:425->dilithium2/fips202.c:588]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln426 = trunc i2 %i_5_i to i1" [dilithium2/fips202.c:426->dilithium2/fips202.c:588]   --->   Operation 40 'trunc' 'trunc_ln426' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.07ns)   --->   "%select_ln426 = select i1 %trunc_ln426, i8 %in_1_read_cast, i8 %in_0_read_1" [dilithium2/fips202.c:426->dilithium2/fips202.c:588]   --->   Operation 41 'select' 'select_ln426' <Predicate = (!icmp_ln425)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln425" [dilithium2/fips202.c:426->dilithium2/fips202.c:588]   --->   Operation 42 'getelementptr' 't_addr_2' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.75ns)   --->   "store i8 %select_ln426, i8* %t_addr_2, align 1" [dilithium2/fips202.c:426->dilithium2/fips202.c:588]   --->   Operation 43 'store' <Predicate = (!icmp_ln425)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader.i" [dilithium2/fips202.c:425->dilithium2/fips202.c:588]   --->   Operation 44 'br' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr [8 x i8]* %t, i64 0, i64 0" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 45 'getelementptr' 't_addr_3' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (1.75ns)   --->   "%t_load = load i8* %t_addr_3, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 46 'load' 't_load' <Predicate = (icmp_ln425)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr [8 x i8]* %t, i64 0, i64 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 47 'getelementptr' 't_addr_4' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (1.75ns)   --->   "%t_load_1 = load i8* %t_addr_4, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 48 'load' 't_load_1' <Predicate = (icmp_ln425)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 49 [1/2] (1.75ns)   --->   "%t_load = load i8* %t_addr_3, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 49 'load' 't_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 50 [1/2] (1.75ns)   --->   "%t_load_1 = load i8* %t_addr_4, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 50 'load' 't_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr [8 x i8]* %t, i64 0, i64 2" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 51 'getelementptr' 't_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (1.75ns)   --->   "%t_load_2 = load i8* %t_addr_5, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 52 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr [8 x i8]* %t, i64 0, i64 3" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 53 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (1.75ns)   --->   "%t_load_3 = load i8* %t_addr_6, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 54 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 55 [1/2] (1.75ns)   --->   "%t_load_2 = load i8* %t_addr_5, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 55 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 56 [1/2] (1.75ns)   --->   "%t_load_3 = load i8* %t_addr_6, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 56 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr [8 x i8]* %t, i64 0, i64 4" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 57 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (1.75ns)   --->   "%t_load_4 = load i8* %t_addr_7, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 58 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr [8 x i8]* %t, i64 0, i64 5" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 59 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (1.75ns)   --->   "%t_load_5 = load i8* %t_addr_8, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 60 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 61 [1/2] (1.75ns)   --->   "%t_load_4 = load i8* %t_addr_7, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 61 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 62 [1/2] (1.75ns)   --->   "%t_load_5 = load i8* %t_addr_8, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 62 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr [8 x i8]* %t, i64 0, i64 6" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 63 'getelementptr' 't_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (1.75ns)   --->   "%t_load_6 = load i8* %t_addr_9, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 64 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr [8 x i8]* %t, i64 0, i64 7" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 65 'getelementptr' 't_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (1.75ns)   --->   "%t_load_7 = load i8* %t_addr_10, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 66 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 4" [dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 67 'getelementptr' 'state_s_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 68 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 6.35>
ST_8 : Operation 69 [1/2] (1.75ns)   --->   "%t_load_6 = load i8* %t_addr_9, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 69 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 70 [1/2] (1.75ns)   --->   "%t_load_7 = load i8* %t_addr_10, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 70 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%r_7_i1 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %t_load_7, i8 %t_load_6, i8 %t_load_5, i8 %t_load_4, i8 %t_load_3, i8 %t_load_2, i8 %t_load_1, i8 %t_load)" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 71 'bitconcatenate' 'r_7_i1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 72 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 73 [1/1] (0.80ns)   --->   "%xor_ln427 = xor i64 %state_s_load, %r_7_i1" [dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 73 'xor' 'xor_ln427' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (2.77ns)   --->   "store i64 %xor_ln427, i64* %state_s_addr, align 8" [dilithium2/fips202.c:427->dilithium2/fips202.c:588]   --->   Operation 74 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ in_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_1_read_1      (read             ) [ 000000000]
in_0_read_1      (read             ) [ 001110000]
in_1_read_cast   (zext             ) [ 001110000]
t                (alloca           ) [ 001111110]
br_ln0           (br               ) [ 011000000]
phi_ln387        (phi              ) [ 001000000]
add_ln387        (add              ) [ 011000000]
zext_ln387       (zext             ) [ 000000000]
t_addr           (getelementptr    ) [ 000000000]
store_ln387      (store            ) [ 000000000]
icmp_ln387       (icmp             ) [ 001000000]
specloopname_ln0 (specloopname     ) [ 000000000]
empty            (speclooptripcount) [ 000000000]
br_ln387         (br               ) [ 011000000]
br_ln423         (br               ) [ 001100000]
i_4_i            (phi              ) [ 000100000]
icmp_ln423       (icmp             ) [ 000100000]
empty_25         (speclooptripcount) [ 000000000]
i                (add              ) [ 001100000]
br_ln423         (br               ) [ 000000000]
zext_ln424       (zext             ) [ 000000000]
t_addr_1         (getelementptr    ) [ 000000000]
store_ln424      (store            ) [ 000000000]
br_ln423         (br               ) [ 001100000]
br_ln425         (br               ) [ 000110000]
i_5_i            (phi              ) [ 000010000]
zext_ln425       (zext             ) [ 000000000]
icmp_ln425       (icmp             ) [ 000010000]
empty_26         (speclooptripcount) [ 000000000]
i_1              (add              ) [ 000110000]
br_ln425         (br               ) [ 000000000]
trunc_ln426      (trunc            ) [ 000000000]
select_ln426     (select           ) [ 000000000]
t_addr_2         (getelementptr    ) [ 000000000]
store_ln426      (store            ) [ 000000000]
br_ln425         (br               ) [ 000110000]
t_addr_3         (getelementptr    ) [ 000001000]
t_addr_4         (getelementptr    ) [ 000001000]
t_load           (load             ) [ 000000111]
t_load_1         (load             ) [ 000000111]
t_addr_5         (getelementptr    ) [ 000000100]
t_addr_6         (getelementptr    ) [ 000000100]
t_load_2         (load             ) [ 000000011]
t_load_3         (load             ) [ 000000011]
t_addr_7         (getelementptr    ) [ 000000010]
t_addr_8         (getelementptr    ) [ 000000010]
t_load_4         (load             ) [ 000000001]
t_load_5         (load             ) [ 000000001]
t_addr_9         (getelementptr    ) [ 000000001]
t_addr_10        (getelementptr    ) [ 000000001]
state_s_addr     (getelementptr    ) [ 000000001]
t_load_6         (load             ) [ 000000000]
t_load_7         (load             ) [ 000000000]
r_7_i1           (bitconcatenate   ) [ 000000000]
state_s_load     (load             ) [ 000000000]
xor_ln427        (xor              ) [ 000000000]
store_ln427      (store            ) [ 000000000]
ret_ln0          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_0_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_t_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="t_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="in_1_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="2" slack="0"/>
<pin id="62" dir="0" index="1" bw="2" slack="0"/>
<pin id="63" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_1_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="in_0_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_0_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="t_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
<pin id="117" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln387/2 store_ln424/3 store_ln426/4 t_load/4 t_load_1/4 t_load_2/5 t_load_3/5 t_load_4/6 t_load_5/6 t_load_6/7 t_load_7/7 "/>
</bind>
</comp>

<comp id="85" class="1004" name="t_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="t_addr_2_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="2" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="t_addr_3_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="t_addr_4_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="t_addr_5_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="t_addr_6_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_6/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="t_addr_7_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_7/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="t_addr_8_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_8/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="t_addr_9_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_9/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="t_addr_10_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_10/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="state_s_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_s_load/7 store_ln427/8 "/>
</bind>
</comp>

<comp id="181" class="1005" name="phi_ln387_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="1"/>
<pin id="183" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln387 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="phi_ln387_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln387/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_4_i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4_i (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_4_i_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4_i/3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_5_i_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="1"/>
<pin id="205" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_5_i (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_5_i_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5_i/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="in_1_read_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_1_read_cast/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln387_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln387/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln387_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln387_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln387/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln423_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln423/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln424_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln424/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln425_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln425_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="2" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln425/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln426_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln426/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln426_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="3"/>
<pin id="276" dir="0" index="2" bw="8" slack="3"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln426/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="r_7_i1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="0" index="3" bw="8" slack="1"/>
<pin id="285" dir="0" index="4" bw="8" slack="1"/>
<pin id="286" dir="0" index="5" bw="8" slack="2"/>
<pin id="287" dir="0" index="6" bw="8" slack="2"/>
<pin id="288" dir="0" index="7" bw="8" slack="3"/>
<pin id="289" dir="0" index="8" bw="8" slack="3"/>
<pin id="290" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_7_i1/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="xor_ln427_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln427/8 "/>
</bind>
</comp>

<comp id="301" class="1005" name="in_0_read_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="3"/>
<pin id="303" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="in_0_read_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="in_1_read_cast_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="3"/>
<pin id="308" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="in_1_read_cast "/>
</bind>
</comp>

<comp id="311" class="1005" name="add_ln387_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln387 "/>
</bind>
</comp>

<comp id="322" class="1005" name="i_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="330" class="1005" name="i_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="t_addr_3_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="1"/>
<pin id="337" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_3 "/>
</bind>
</comp>

<comp id="340" class="1005" name="t_addr_4_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="1"/>
<pin id="342" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_4 "/>
</bind>
</comp>

<comp id="345" class="1005" name="t_load_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="3"/>
<pin id="347" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="t_load "/>
</bind>
</comp>

<comp id="350" class="1005" name="t_load_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="3"/>
<pin id="352" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="t_load_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="t_addr_5_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="1"/>
<pin id="357" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_5 "/>
</bind>
</comp>

<comp id="360" class="1005" name="t_addr_6_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_6 "/>
</bind>
</comp>

<comp id="365" class="1005" name="t_load_2_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="2"/>
<pin id="367" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="t_load_2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="t_load_3_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2"/>
<pin id="372" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="t_load_3 "/>
</bind>
</comp>

<comp id="375" class="1005" name="t_addr_7_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="1"/>
<pin id="377" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_7 "/>
</bind>
</comp>

<comp id="380" class="1005" name="t_addr_8_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="1"/>
<pin id="382" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_8 "/>
</bind>
</comp>

<comp id="385" class="1005" name="t_load_4_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_load_4 "/>
</bind>
</comp>

<comp id="390" class="1005" name="t_load_5_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="1"/>
<pin id="392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_load_5 "/>
</bind>
</comp>

<comp id="395" class="1005" name="t_addr_9_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="1"/>
<pin id="397" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_9 "/>
</bind>
</comp>

<comp id="400" class="1005" name="t_addr_10_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="1"/>
<pin id="402" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_10 "/>
</bind>
</comp>

<comp id="405" class="1005" name="state_s_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="1"/>
<pin id="407" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="85" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="92" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="60" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="185" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="185" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="233"><net_src comp="185" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="196" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="196" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="196" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="255"><net_src comp="207" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="261"><net_src comp="207" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="207" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="207" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="273" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="292"><net_src comp="78" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="293"><net_src comp="78" pin="7"/><net_sink comp="280" pin=2"/></net>

<net id="298"><net_src comp="175" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="280" pin="9"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="294" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="304"><net_src comp="66" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="309"><net_src comp="214" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="314"><net_src comp="218" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="325"><net_src comp="241" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="333"><net_src comp="263" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="338"><net_src comp="99" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="343"><net_src comp="107" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="348"><net_src comp="78" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="280" pin=8"/></net>

<net id="353"><net_src comp="78" pin="7"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="280" pin=7"/></net>

<net id="358"><net_src comp="119" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="363"><net_src comp="127" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="368"><net_src comp="78" pin="7"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="280" pin=6"/></net>

<net id="373"><net_src comp="78" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="280" pin=5"/></net>

<net id="378"><net_src comp="135" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="383"><net_src comp="143" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="388"><net_src comp="78" pin="7"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="393"><net_src comp="78" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="398"><net_src comp="151" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="403"><net_src comp="159" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="408"><net_src comp="167" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="175" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_s | {8 }
 - Input state : 
	Port: shake128_absorb : state_s | {7 8 }
	Port: shake128_absorb : in_0_read | {1 }
	Port: shake128_absorb : in_1_read | {1 }
  - Chain level:
	State 1
	State 2
		add_ln387 : 1
		zext_ln387 : 1
		t_addr : 2
		store_ln387 : 3
		icmp_ln387 : 1
		br_ln387 : 2
	State 3
		icmp_ln423 : 1
		i : 1
		br_ln423 : 2
		zext_ln424 : 1
		t_addr_1 : 2
		store_ln424 : 3
	State 4
		zext_ln425 : 1
		icmp_ln425 : 1
		i_1 : 1
		br_ln425 : 2
		trunc_ln426 : 1
		select_ln426 : 2
		t_addr_2 : 2
		store_ln426 : 3
		t_load : 1
		t_load_1 : 1
	State 5
		t_load_2 : 1
		t_load_3 : 1
	State 6
		t_load_4 : 1
		t_load_5 : 1
	State 7
		t_load_6 : 1
		t_load_7 : 1
		state_s_load : 1
	State 8
		r_7_i1 : 1
		xor_ln427 : 2
		store_ln427 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln427_fu_294    |    0    |    64   |
|----------|------------------------|---------|---------|
|          |    add_ln387_fu_218    |    0    |    12   |
|    add   |        i_fu_241        |    0    |    13   |
|          |       i_1_fu_263       |    0    |    10   |
|----------|------------------------|---------|---------|
|          |    icmp_ln387_fu_229   |    0    |    9    |
|   icmp   |    icmp_ln423_fu_235   |    0    |    9    |
|          |    icmp_ln425_fu_257   |    0    |    8    |
|----------|------------------------|---------|---------|
|  select  |   select_ln426_fu_273  |    0    |    8    |
|----------|------------------------|---------|---------|
|   read   | in_1_read_1_read_fu_60 |    0    |    0    |
|          | in_0_read_1_read_fu_66 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  in_1_read_cast_fu_214 |    0    |    0    |
|   zext   |    zext_ln387_fu_224   |    0    |    0    |
|          |    zext_ln424_fu_247   |    0    |    0    |
|          |    zext_ln425_fu_252   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln426_fu_269   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      r_7_i1_fu_280     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   133   |
|----------|------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  t |    0   |   16   |    1   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   16   |    1   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln387_reg_311  |    3   |
|      i_1_reg_330     |    2   |
|     i_4_i_reg_192    |    4   |
|     i_5_i_reg_203    |    2   |
|       i_reg_322      |    4   |
|  in_0_read_1_reg_301 |    8   |
|in_1_read_cast_reg_306|    8   |
|   phi_ln387_reg_181  |    3   |
| state_s_addr_reg_405 |    5   |
|   t_addr_10_reg_400  |    3   |
|   t_addr_3_reg_335   |    3   |
|   t_addr_4_reg_340   |    3   |
|   t_addr_5_reg_355   |    3   |
|   t_addr_6_reg_360   |    3   |
|   t_addr_7_reg_375   |    3   |
|   t_addr_8_reg_380   |    3   |
|   t_addr_9_reg_395   |    3   |
|   t_load_1_reg_350   |    8   |
|   t_load_2_reg_365   |    8   |
|   t_load_3_reg_370   |    8   |
|   t_load_4_reg_385   |    8   |
|   t_load_5_reg_390   |    8   |
|    t_load_reg_345    |    8   |
+----------------------+--------+
|         Total        |   111  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_78 |  p0  |  11  |   3  |   33   ||    50   |
|  grp_access_fu_78 |  p1  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_78 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_175 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   59   ||  6.3659 ||   109   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   133  |    -   |
|   Memory  |    0   |    -   |   16   |    1   |    0   |
|Multiplexer|    -   |    6   |    -   |   109  |    -   |
|  Register |    -   |    -   |   111  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   127  |   243  |    0   |
+-----------+--------+--------+--------+--------+--------+
