{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625589201675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625589201675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 06 11:33:21 2021 " "Processing started: Tue Jul 06 11:33:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625589201675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589201675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 16-bit_Adder -c 16-bit_Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off 16-bit_Adder -c 16-bit_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589201675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625589202081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625589202090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.sv 1 1 " "Found 1 design units, including 1 entities, in source file router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "router.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "reg_17.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211942 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1625589211942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_16_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_16_bit " "Found entity 1: Adder_16_bit" {  } { { "Adder_16_bit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_ripple-carry_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 4-bit_ripple-carry_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_4_bit " "Found entity 1: ripple_carry_adder_4_bit" {  } { { "4-bit_Ripple-Carry_Adder.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/4-bit_Ripple-Carry_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_carry_select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 4-bit_carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_4_bit " "Found entity 1: carry_select_adder_4_bit" {  } { { "4-bit_Carry_Select_Adder.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/4-bit_Carry_Select_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_carry_lookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 4-bit_carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder_4_bit " "Found entity 1: carry_lookahead_adder_4_bit" {  } { { "4-bit_Carry_Lookahead_Adder.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/4-bit_Carry_Lookahead_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_2-to-1_multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file 4-bit_2-to-1_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_4_bit " "Found entity 1: mux_2_to_1_4_bit" {  } { { "4-bit_2-to-1_Multiplexer.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/4-bit_2-to-1_Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16-bit_ripple_carry_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 16-bit_ripple_carry_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_16_bit " "Found entity 1: ripple_carry_adder_16_bit" {  } { { "16-bit_Ripple_Carry_Adder.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/16-bit_Ripple_Carry_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16-bit_carry_select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 16-bit_carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_16_bit " "Found entity 1: carry_select_adder_16_bit" {  } { { "16-bit_Carry_Select_Adder.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/16-bit_Carry_Select_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16-bit_carry_lookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 16-bit_carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder_16_bit " "Found entity 1: carry_lookahead_adder_16_bit" {  } { { "16-bit_Carry_Lookahead_Adder.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/16-bit_Carry_Lookahead_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1-bit_full_adder_pg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 1-bit_full_adder_pg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_PG_1_bit " "Found entity 1: full_adder_PG_1_bit" {  } { { "1-bit_Full_Adder_PG.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/1-bit_Full_Adder_PG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1-bit_full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 1-bit_full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1_bit " "Found entity 1: full_adder_1_bit" {  } { { "1-bit_Full_Adder.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/1-bit_Full_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625589211958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589211958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder_16_bit " "Elaborating entity \"Adder_16_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625589211989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:run_once " "Elaborating entity \"control\" for hierarchy \"control:run_once\"" {  } { { "Adder_16_bit.sv" "run_once" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625589212004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router:route " "Elaborating entity \"router\" for hierarchy \"router:route\"" {  } { { "Adder_16_bit.sv" "route" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625589212004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_17 reg_17:reg_unit " "Elaborating entity \"reg_17\" for hierarchy \"reg_17:reg_unit\"" {  } { { "Adder_16_bit.sv" "reg_unit" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625589212020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_16_bit ripple_carry_adder_16_bit:RCA_16_bit " "Elaborating entity \"ripple_carry_adder_16_bit\" for hierarchy \"ripple_carry_adder_16_bit:RCA_16_bit\"" {  } { { "Adder_16_bit.sv" "RCA_16_bit" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625589212020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_4_bit ripple_carry_adder_16_bit:RCA_16_bit\|ripple_carry_adder_4_bit:RCA_4_bit_0 " "Elaborating entity \"ripple_carry_adder_4_bit\" for hierarchy \"ripple_carry_adder_16_bit:RCA_16_bit\|ripple_carry_adder_4_bit:RCA_4_bit_0\"" {  } { { "16-bit_Ripple_Carry_Adder.sv" "RCA_4_bit_0" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/16-bit_Ripple_Carry_Adder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625589212035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1_bit ripple_carry_adder_16_bit:RCA_16_bit\|ripple_carry_adder_4_bit:RCA_4_bit_0\|full_adder_1_bit:FA_1_bit_0 " "Elaborating entity \"full_adder_1_bit\" for hierarchy \"ripple_carry_adder_16_bit:RCA_16_bit\|ripple_carry_adder_4_bit:RCA_4_bit_0\|full_adder_1_bit:FA_1_bit_0\"" {  } { { "4-bit_Ripple-Carry_Adder.sv" "FA_1_bit_0" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/4-bit_Ripple-Carry_Adder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625589212051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AHex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AHex0\"" {  } { { "Adder_16_bit.sv" "AHex0" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625589212082 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Adder_16_bit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625589212614 "|Adder_16_bit|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Adder_16_bit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625589212614 "|Adder_16_bit|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Adder_16_bit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625589212614 "|Adder_16_bit|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Adder_16_bit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625589212614 "|Adder_16_bit|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Adder_16_bit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625589212614 "|Adder_16_bit|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "Adder_16_bit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625589212614 "|Adder_16_bit|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "Adder_16_bit.sv" "" { Text "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/Adder_16_bit.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625589212614 "|Adder_16_bit|LED[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625589212614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625589212676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625589213035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/output_files/16-bit_Adder.map.smsg " "Generated suppressed messages file C:/Users/Marco Reus/Documents/ECE385/16-bit_Adder/output_files/16-bit_Adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589213067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625589213302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625589213302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625589213363 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625589213363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625589213363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625589213363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625589213379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 06 11:33:33 2021 " "Processing ended: Tue Jul 06 11:33:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625589213379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625589213379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625589213379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625589213379 ""}
