----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 2024/05/22 19:58:06
-- Design Name: 
-- Module Name: ctrl_ad7177 - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.my_package.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity ctrl_ad7177 is
generic(device_num:integer:=18);
 Port (
    clkin           :in std_logic;
    rst_n           :in std_logic;
----------------------------
    spi_clk         :out std_logic;
    spi_cs          :out std_logic;
    spi_mosi        :out std_logic;
    spi_miso        :in std_logic_vector(device_num-1 downto 0);
    sync_n          :out std_logic;
    audi_in         :in std_logic;
    adc_check_sus   :out std_logic_vector(device_num-1 downto 0);
    sample_time_num :in std_logic_vector(31 downto 0);
    work_mod        :in std_logic_vector(7 downto 0);
    sample_start    :in std_logic;
----------------------------
    ad_data_buf     :out ad_buf_t;
    ad_data_buf_vld :out std_logic;
    err_num         :out std_logic_vector(device_num-1 downto 0);
    adui_data       :out std_logic_vector(24-1 downto 0);
----------------------------
    m_axis_tvalid   :out std_logic;
    m_axis_tdata    :out std_logic_vector(2*device_num*32-1 downto 0)
 );
end ctrl_ad7177;

architecture Behavioral of ctrl_ad7177 is
-- constant ad_sps:integer:=2*10**3;
-- constant sample_time_num:integer:=50*10**6/ad_sps;
constant resv_data:std_logic_vector(39 downto 0):=X"0000_0000_00";
constant spi_rd_cmd:std_logic:='0';
constant spi_wr_cmd:std_logic:='1';

component SPI_MASTER_V1 is
generic(
	spi_div			:integer:=8;	---最小分频比为2
	cpol			:std_logic:='1';
	cpha			:std_logic:='1';
	tecs			:integer:=1;	--------CS下降沿后距离第一个有效时钟的时间（时间=（tecs+2）*time_step）估计值
	tce				:integer:=2;	--------最后一个SPI CLK下降沿后距离CSbuf上升沿的时间（时间=（tce-1）*clkin）
	tewh			:integer:=5;	--------两次CS启动的最小时间间隔（时间=（tewh+3）*clkin）
-----------------------------------
	tx_data_width	:integer:=40;
	rx_data_width	:integer:=32;
	rx_addr_width	:integer:=8;
--------------------------------
    sdi_num         :integer:=device_num+1;
--------------------------------
	data_seq		:std_logic:='0'			------- 0=>MSB->LSB 1=>LSB->MSB
);
 Port (
	clkin			:in std_logic;
	rst_n			:in std_logic;
---------------------------------------
	s_axis_tvalid	:in std_logic;
	s_axis_tready	:out std_logic;
	s_axis_tdata	:in std_logic_vector(tx_data_width-1 downto 0);	--地址总是放在高位
	s_axis_tuser	:in std_logic;					---表示读写信号的表示	(1=》写 ，0=》读)
	s_axis_trst	    :in std_logic;					---专门用于产生AD的复位逻辑
	s_axis_tnum		:in std_logic_vector(15 downto 0);	--接收与发送总bit数（一次SPI工作过程中总时钟数）
----------------------------------------
	spi_rd_data		:out std_logic_vector(sdi_num*(rx_data_width+rx_addr_width)-1 downto 0);	
	spi_rd_vld		:out std_logic;	
----------------------------------------
	sdo				:out std_logic;
	cs				:out std_logic;
	sck				:out std_logic;
	sdi				:in std_logic_vector(sdi_num-1 downto 0)
 );
end component;
signal	s_axis_tvalid	:std_logic;
signal	s_axis_tready	: std_logic;
signal	s_axis_tdata	:std_logic_vector(40-1 downto 0);	--地址总是放在高位
signal	s_axis_tuser	:std_logic;					---表示读写信号的表示	(1=》写 ，0=》读)
signal	s_axis_tnum		:std_logic_vector(15 downto 0);	--接收与发送总bit数（一次SPI工作过程中总时钟数）
signal	spi_rd_data		:std_logic_vector((device_num+1)*(32+8)-1 downto 0);	
signal	spi_rd_vld		: std_logic;	
signal	s_axis_trst		: std_logic;	



constant wen_n:std_logic:='0';
constant wr_en:std_logic:='0';
constant rd_en:std_logic:='1';


constant id_reg:std_logic_vector(7 downto 0):=X"07";
constant data_reg:std_logic_vector(7 downto 0):=X"04";



signal	sample_en		: std_logic;	
-- signal	adc_check_sus   : std_logic_vector(device_num-1 downto 0);	
signal	ad_cfg_over		: std_logic;	
signal	data_lock		: std_logic;	
signal	check_data_n		: std_logic;	
signal	spi_cs_i		: std_logic;	


signal cnt_err:integer range 0 to 15;
signal cnt_tx:integer range 0 to 15;
signal s1:integer range 0 to 15;
signal cnt_cycle:integer;
signal rx_num:integer range 0 to 15;




signal spi_miso_a:std_logic_vector(device_num downto 0);
signal m_axis_tdata_temp0:std_logic_vector(1*device_num*32-1 downto 0);
signal m_axis_tdata_temp1:std_logic_vector(1*device_num*32-1 downto 0);
signal	rx_ad_data_temp_vld		: std_logic;	
signal	ad_data_buf_vld_i		: std_logic;	


attribute mark_debug:string;
attribute mark_debug of spi_mosi:signal is "true";
attribute mark_debug of spi_cs_i:signal is "true";
attribute mark_debug of spi_clk	:signal is "true";
attribute mark_debug of spi_miso:signal is "true";
attribute mark_debug of spi_rd_vld        :signal is "true";
attribute mark_debug of spi_rd_data       :signal is "true";
attribute mark_debug of s1                :signal is "true";


begin

spi_miso_a<=audi_in&spi_miso;

INS_SPI_DRV:SPI_MASTER_V1 PORT MAP(
    clkin			    =>  clkin			    ,
    rst_n		    	=>  rst_n			    ,
    ----------------    =>  ----------------    ,
    s_axis_tvalid	    =>  s_axis_tvalid	    ,
    s_axis_tready	    =>  s_axis_tready	    ,
    s_axis_tdata	    =>  s_axis_tdata	    ,
    s_axis_tuser	    =>  s_axis_tuser	    ,
    s_axis_trst	        =>  s_axis_trst	        ,
    s_axis_tnum		    =>  s_axis_tnum		    ,
    ----------------    =>  ----------------    ,
    spi_rd_data		    =>  spi_rd_data		    ,
    spi_rd_vld		    =>  spi_rd_vld		    ,
    ----------------    =>  ----------------    ,
    sdo				    =>  spi_mosi		    ,
    cs				    =>  spi_cs_i	        ,
    sck				    =>  spi_clk				,
    sdi				    =>  spi_miso_a					
);
-------------------------------------------------------------------

spi_cs<=spi_cs_i and check_data_n;

process(clkin,rst_n)
variable cnt:integer;
begin
    if rst_n='0' then
         s1<=0;
         adc_check_sus<=(others=>'0');
         err_num<=(others=>'0');
         ad_cfg_over<='0';
         sync_n<='1';
         s_axis_trst<='0';
         cnt:=0;
         cnt_err<=0;
         check_data_n<='1';
         ad_data_buf_vld_i<='0';
    else
        if rising_edge(clkin) then  
            case s1 is
                when 0=>
                    s_axis_trst<='1';
                    if s_axis_tvalid='1' and s_axis_tready='1' then
                        s1<=1;
                        s_axis_tvalid<='0';
                    else
                        s1<=s1;
                        s_axis_tvalid<='1';
                    end if;
                    cnt:=0;
                
                
                when 1=>                            --等待1ms;
                    if cnt>=48*10**3-1 then
                        cnt:=0;
                        s1<=2;
                    else
                        cnt:=cnt+1;
                    end if;
                
                    
                when 2=>
                    s_axis_trst<='0';
                    s_axis_tnum<=conv_std_logic_vector(24,16);
                    s_axis_tdata<=wen_n&rd_en&id_reg(5 downto 0)&resv_data(31 downto 0);
                    s_axis_tuser<=spi_rd_cmd;
                    if s_axis_tvalid='1' and s_axis_tready='1' then
                        s1<=3;
                        s_axis_tvalid<='0';
                    else
                        s1<=s1;
                        s_axis_tvalid<='1';
                    end if;
                    adc_check_sus<=(others=>'0');
                    
                when 3=>
                    -- if spi_rd_vld='1' and spi_rd_data(24-1 downto 8)=X"4fd" then      --ADC通信正常
                        -- s1<=2;
                        -- adc_check_sus<='1';
                    -- else
                        -- s1<=0;
                    -- end if;
                    if spi_rd_vld='1' then
                        for i in 0 to device_num-1 loop
                            if spi_rd_data(40*(i+1)-1-8 downto 20+40*i)=X"4FD" then
                                adc_check_sus(i)<='1';
                            else
                                adc_check_sus(i)<='0';
                            end if;
                        end loop;
                        s1<=14;
                    end if;
                    cnt_tx<=0;
----------------------配置过程，速率为10000sps 24位模式默认---------------------------------------
                when 14=>
                    s_axis_tnum<=conv_std_logic_vector(24,16);
                    if cnt_tx=0 then
                        s_axis_tdata<=X"01_0000"&resv_data(15 downto 0); --配置使用外部基准源 
                    elsif cnt_tx=1 then
                        s_axis_tdata<=X"20_1f00"&resv_data(15 downto 0); --配置使用外部基准源 
                    elsif cnt_tx=2 then
                        s_axis_tdata<=X"21_1f00"&resv_data(15 downto 0); --配置使用外部基准源 
                    elsif cnt_tx=3 then
                        s_axis_tdata<=X"22_1f00"&resv_data(15 downto 0); --配置使用外部基准源  
                    elsif cnt_tx=4 then
                        s_axis_tdata<=X"23_1f00"&resv_data(15 downto 0); --配置使用外部基准源  
                    end if;
                    s_axis_tuser<=spi_wr_cmd;  
                    if s_axis_tvalid='1' and s_axis_tready='1' then
                        s_axis_tvalid<='0';
                        if cnt_tx>=4 then
                            cnt_tx<=0;
                            s1<=15;
                        else
                            cnt_tx<=cnt_tx+1;
                        end if;
                    else
                        s1<=s1;
                        s_axis_tvalid<='1';
                    end if;  
                
                when 15=>
                    s_axis_tnum<=conv_std_logic_vector(32,16);
                    if cnt_tx=0 then
                        s_axis_tdata<=X"38_55_5555"&resv_data(7 downto 0); --配置增益寄存器 
                    elsif cnt_tx=1 then
                        s_axis_tdata<=X"39_55_5555"&resv_data(7 downto 0); --配置增益寄存器 
                    end if; 
                    s_axis_tuser<=spi_wr_cmd;                    
                    if s_axis_tvalid='1' and s_axis_tready='1' then
                        s_axis_tvalid<='0';
                        if cnt_tx>=1 then
                            cnt_tx<=0;
                            s1<=4;
                        else
                            cnt_tx<=cnt_tx+1;
                        end if;
                    else
                        s1<=s1;
                        s_axis_tvalid<='1';
                    end if;                 
                
                when 4=>
                    s_axis_tnum<=conv_std_logic_vector(24,16);
                    s_axis_tdata<=X"02_0040"&resv_data(15 downto 0); --使能data_stat模式 24位转换结果，   
                    -- s_axis_tdata<=X"02_00C0"&resv_data(15 downto 0); --使能data_stat模式 24位转换结果，连续转换模式使能   
                    s_axis_tuser<=spi_wr_cmd;  
                    if s_axis_tvalid='1' and s_axis_tready='1' then
                        s1<=11;
                        s_axis_tvalid<='0';
                    else
                        s1<=s1;
                        s_axis_tvalid<='1';
                    end if;  
----------------------多通道使能-----------------------------------------------------                    
                when 11=>
                    s_axis_tnum<=conv_std_logic_vector(24,16);
                    s_axis_tdata<=X"10_8001"&resv_data(15 downto 0); --使能data_stat模式 24位转换结果    
                    s_axis_tuser<=spi_wr_cmd;  
                    if s_axis_tvalid='1' and s_axis_tready='1' then
                        s1<=12;
                        s_axis_tvalid<='0';
                    else
                        s1<=s1;
                        s_axis_tvalid<='1';
                    end if;                      
                    
                when 12=>
                    s_axis_tnum<=conv_std_logic_vector(24,16);
                    s_axis_tdata<=X"11_8043"&resv_data(15 downto 0); --使能data_stat模式 24位转换结果    
                    s_axis_tuser<=spi_wr_cmd;  
                    ad_cfg_over<='1';
                    if s_axis_tvalid='1' and s_axis_tready='1' then
                        s1<=13;
                        s_axis_tvalid<='0';
                    else
                        s1<=s1;
                        s_axis_tvalid<='1';
                    end if;     
                    rx_num<=0;

                -- when 13=>
                    -- s_axis_tnum<=conv_std_logic_vector(24,16);
                    -- s_axis_tdata<=X"12_8001"&resv_data(15 downto 0); --使能data_stat模式 24位转换结果    
                    -- s_axis_tuser<=spi_wr_cmd;  
                    -- if s_axis_tvalid='1' and s_axis_tready='1' then
                        -- s1<=14;
                        -- s_axis_tvalid<='0';
                    -- else
                        -- s1<=s1;
                        -- s_axis_tvalid<='1';
                    -- end if;   

                -- when 14=>
                    -- s_axis_tnum<=conv_std_logic_vector(24,16);
                    -- s_axis_tdata<=X"13_8001"&resv_data(15 downto 0); --使能data_stat模式 24位转换结果    
                    -- s_axis_tuser<=spi_wr_cmd;  
                    -- if s_axis_tvalid='1' and s_axis_tready='1' then
                        -- s1<=5;
                        -- s_axis_tvalid<='0';
                    -- else
                        -- s1<=s1;
                        -- s_axis_tvalid<='1';
                    -- end if;   
                    
                    
 
                when 5=>
                    s_axis_tnum<=conv_std_logic_vector(24,16);
                    --s_axis_tdata<=X"01_8010"&resv_data(15 downto 0); --配置为单次转换模式 
                    s_axis_tdata<=X"01_8000"&resv_data(15 downto 0); --配置为连续转换模式 
                    s_axis_tuser<=spi_wr_cmd;                    
                    if s_axis_tvalid='1' and s_axis_tready='1' then
                        s1<=6;
                        s_axis_tvalid<='0';
                    else
                        s1<=s1;
                        s_axis_tvalid<='1';
                    end if;  
                    check_data_n<='1';
                    rx_num<=0;
-------------------------------------------------------------------
                when 6=>
                    ad_cfg_over<='1';
                    sync_n<='1';
                    check_data_n<='0';
                    cnt:=0;
                    s1<=7;
                    
                when 7=>
                    sync_n<='1';                ---开始转换数据
                    if cnt>=10 then
                        s1<=8;
                        cnt:=0;
                    else
                        cnt:=cnt+1;
                    end if;
                    
                when 8=>
                    if spi_miso=resv_data(device_num-1 downto 0) then  ---miso='0'
                        s1<=9;
                        if cnt_err>=3 then
                            err_num<=(others=>'0');
                        else
                            cnt_err<=cnt_err+1;
                        end if;
                    elsif sample_en='1' then                        ---出现采集错误，ADC不能进行正常的通信，给出错误标识
                        s1<=9;
                        rx_num<=4;
                        cnt_err<=0;
                        err_num<=spi_miso;
                    end if;

                when 9=>
                    s_axis_tnum<=conv_std_logic_vector(40,16);
                    s_axis_tdata<=wen_n&rd_en&data_reg(5 downto 0)&resv_data(31 downto 0);  
                    s_axis_tuser<=spi_rd_cmd;  
                    if s_axis_tvalid='1' and s_axis_tready='1' then
                        s1<=10;
                        rx_num<=rx_num+1;
                        s_axis_tvalid<='0';
                    else
                        s1<=s1;
                        s_axis_tvalid<='1';
                    end if; 
                    ad_data_buf_vld_i<='0';
                
                when 10=>
                    if spi_rd_vld='1' then
                        if rx_num>=2 then
                            s1<=13;
                            ad_data_buf_vld_i<='1';
                        else
                            s1<=6;
                        end if;
                    else
                        s1<=s1;
                    end if;
                
                    
                when 13=>
                    rx_num<=0;
                    ad_data_buf_vld_i<='0';
                    if sample_en='1' or rx_num>=4 then
                        s1<=6;
                    else
                        s1<=s1;
                    end if;
                
                when others=>
                    s1<=0;
            end case;
        end if;
    end if;
end process;

sample_en<=sample_start;
------------------------------------------------------------------------------
--------------------------------------------------------------------------------
process(clkin,rst_n)
begin
    if rst_n='0' then
        data_lock<='0';
        rx_ad_data_temp_vld<='0';
    else
        if rising_edge(clkin) then
            for i in 0 to device_num-1 loop     ---锁存数据
                if spi_rd_vld='1' and data_lock='0' and spi_rd_data(37 downto 32)=data_reg(5 downto 0) then
                    m_axis_tdata_temp0(32*(i+1)-1 downto 32*i)<=spi_rd_data(40*(i+1)-8-1 downto 40*i);
                end if;
            end loop;
            
            for i in 0 to device_num-1 loop    ---锁存数据
                if spi_rd_vld='1' and data_lock='1' and  spi_rd_data(37 downto 32)=data_reg(5 downto 0) then
                    m_axis_tdata_temp1(32*(i+1)-1 downto 32*i)<=spi_rd_data(40*(i+1)-8-1 downto 40*i);
                end if;
            end loop;
            
            
            if spi_rd_vld='1' and  spi_rd_data(37 downto 32)=data_reg(5 downto 0) then  ---进行双通道数据匹配
                data_lock<= not data_lock;
            else
                data_lock<=data_lock;
            end if;
            
            if spi_rd_vld='1' and data_lock='1' then            --锁存标识
                rx_ad_data_temp_vld<='1';
            else
                rx_ad_data_temp_vld<='0';
            end if;
            
            if rx_ad_data_temp_vld='1' then     ---数据输出
                m_axis_tdata<=m_axis_tdata_temp0&m_axis_tdata_temp1;
                m_axis_tvalid<='1';
            else
                m_axis_tvalid<='0';
            end if;
        end if;
    end if;
end process;
---------------------------数据锁存----------------------------------------
g1:for i in 0 to device_num-1 generate

begin
 
process(clkin,rst_n)
begin
    if rst_n='0' then
            
    elsif rising_edge(clkin) then
        if spi_rd_vld='1' and spi_rd_data(37+40*i downto 32+40*i)=data_reg(5 downto 0)  then
            if  spi_rd_data(1+40*i downto 0+40*i)="00" then
                ad_data_buf(0+2*i)<=spi_rd_data(31+40*i downto 8+40*i);
            elsif spi_rd_data(1+40*i downto 0+40*i)="01" then
                ad_data_buf(1+2*i)<=spi_rd_data(31+40*i downto 8+40*i);
            end if;
        end if;  
    end if;
end process;

end generate;

process(clkin,rst_n)    ---音频数据接收
begin
    if rst_n='0' then
        adui_data<=(others=>'0');    
    elsif rising_edge(clkin) then
        if spi_rd_vld='1' and spi_rd_data(37+40*device_num downto 32+40*device_num)=data_reg(5 downto 0)  then
            if  spi_rd_data(1+40*device_num downto 0+40*device_num)="00" then
                adui_data<=spi_rd_data(31+40*device_num downto 8+40*device_num);
            end if;
        end if;  
    end if;
end process;

ad_data_buf_vld<=ad_data_buf_vld_i;


end Behavioral;
