OpenROAD v2.0-4194-g9d55eaa0c 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/results/placement/fft_dit.def
[INFO ODB-0128] Design: fft_dit
[INFO ODB-0130]     Created 534 pins.
[INFO ODB-0131]     Created 15092 components and 78910 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 49882 connections.
[INFO ODB-0133]     Created 9684 nets and 29028 connections.
[INFO ODB-0134] Finished DEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/results/placement/fft_dit.def
###############################################################################
# Created by write_sdc
# Fri Aug 22 00:25:29 2025
###############################################################################
current_design fft_dit
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 25.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty -setup 0.2000 clk
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rst}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {finish}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {finish}]
set_load -pin_load 0.0334 [get_ports {y_i_0[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {rst}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 52.0000 [current_design]
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0049] Characterization buffer is: sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 137808.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           48          
[WARNING CTS-0043] 4752 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 137808.
[INFO CTS-0047]     Number of keys in characterization LUT: 1760.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 920 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 920.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0019]  Total number of sinks after clustering: 138.
[INFO CTS-0024]  Normalized sink region: [(6.81423, 7.69154), (44.7819, 41.8128)].
[INFO CTS-0025]     Width:  37.9677.
[INFO CTS-0026]     Height: 34.1213.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 69
    Sub-region size: 18.9838 X 34.1213
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 3255 outSlew: 6 load: 1 length: 8 isBuffered: true
    Key: 22 outSlew: 6 load: 1 length: 2 isBuffered: true
 Level 2
    Direction: Vertical
    Sinks per sub-region: 35
    Sub-region size: 18.9838 X 17.0606
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 3259 outSlew: 6 load: 1 length: 8 isBuffered: true
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 9.4919 X 17.0606
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 238 outSlew: 6 load: 1 length: 4 isBuffered: true
 Level 4
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 9.4919 X 8.5303
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 238 outSlew: 6 load: 1 length: 4 isBuffered: true
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 138.
[INFO CTS-0036]  Average source sink dist: 24370.55 dbu.
[INFO CTS-0037]  Number of outlier sinks: 2.
[INFO CTS-0018]     Created 169 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 6.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 8.
[INFO CTS-0015]     Created 169 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:7, 3:5, 4:15, 5:26, 6:16, 7:16, 8:21, 9:15, 10:12, 11:8, 12:3, 13:4, 14:2..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 920
[INFO CTS-0100]  Leaf buffers 134
[INFO CTS-0101]  Average sink wire length 874.30 um
[INFO CTS-0102]  Path depth 6 - 8
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement       1587.6 u
average displacement        0.1 u
max displacement            9.2 u
original HPWL          429448.9 u
legalized HPWL         436626.1 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 3936 instances
[INFO DPL-0021] HPWL before          436626.1 u
[INFO DPL-0022] HPWL after           429731.1 u
[INFO DPL-0023] HPWL delta               -1.6 %
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 169.
[INFO CTS-0005] Total number of Clock Subnets: 169.
[INFO CTS-0006] Total number of Sinks: 920.
cts_report_end
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _15801_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.09    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.10 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.23 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.36 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.05                           _01862_ (net)
                  0.05    0.00    5.37 v _14881_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    5.41 ^ _14881_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01571_ (net)
                  0.03    0.00    5.41 ^ _15801_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.15 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_4_0_clk (net)
                  0.19    0.00    1.15 ^ clkbuf_leaf_38_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.19    1.34 ^ clkbuf_leaf_38_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_38_clk (net)
                  0.05    0.00    1.34 ^ _15801_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    1.34   clock reconvergence pessimism
                          0.32    1.66   library removal time
                                  1.66   data required time
-----------------------------------------------------------------------------
                                  1.66   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                  3.75   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15800_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.09    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.10 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.23 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.36 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.05                           _01862_ (net)
                  0.05    0.00    5.37 v _14880_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.41 ^ _14880_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01570_ (net)
                  0.03    0.00    5.41 ^ _15800_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.15 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_4_0_clk (net)
                  0.19    0.00    1.15 ^ clkbuf_leaf_38_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.19    1.34 ^ clkbuf_leaf_38_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_38_clk (net)
                  0.05    0.00    1.34 ^ _15800_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    1.34   clock reconvergence pessimism
                          0.32    1.66   library removal time
                                  1.66   data required time
-----------------------------------------------------------------------------
                                  1.66   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                  3.75   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15799_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.09    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.10 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.23 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.36 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.05                           _01862_ (net)
                  0.05    0.00    5.36 v _14879_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.41 ^ _14879_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01569_ (net)
                  0.03    0.00    5.41 ^ _15799_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.18    1.08 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00    1.08 ^ clkbuf_leaf_42_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    1.23 ^ clkbuf_leaf_42_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_42_clk (net)
                  0.04    0.00    1.23 ^ _15799_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    1.23   clock reconvergence pessimism
                          0.31    1.55   library removal time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                  3.86   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15796_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.09    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.10 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.23 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.36 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.05                           _01862_ (net)
                  0.05    0.00    5.36 v _14876_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.41 ^ _14876_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01566_ (net)
                  0.03    0.00    5.41 ^ _15796_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.18    1.08 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00    1.08 ^ clkbuf_leaf_42_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    1.23 ^ clkbuf_leaf_42_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_42_clk (net)
                  0.04    0.00    1.23 ^ _15796_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    1.23   clock reconvergence pessimism
                          0.31    1.55   library removal time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                  3.86   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15797_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.09    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.10 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.23 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.36 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.05                           _01862_ (net)
                  0.05    0.00    5.36 v _14877_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.41 ^ _14877_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01567_ (net)
                  0.03    0.00    5.41 ^ _15797_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.18    1.08 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00    1.08 ^ clkbuf_leaf_42_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    1.23 ^ clkbuf_leaf_42_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_42_clk (net)
                  0.04    0.00    1.23 ^ _15797_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    1.23   clock reconvergence pessimism
                          0.31    1.55   library removal time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -5.41   data arrival time
-----------------------------------------------------------------------------
                                  3.86   slack (MET)


Startpoint: _15558_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15559_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11    0.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.12    0.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.56 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.69 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.69 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.81 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.82 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.21    0.24    1.05 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.21    0.00    1.05 ^ clkbuf_leaf_6_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    1.23 ^ clkbuf_leaf_6_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.03                           clknet_leaf_6_clk (net)
                  0.05    0.00    1.23 ^ _15558_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.04    0.30    1.53 ^ _15558_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           finish_pipe[1] (net)
                  0.04    0.00    1.53 ^ _15559_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.21    0.26    1.16 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.21    0.00    1.16 ^ clkbuf_leaf_7_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    1.36 ^ clkbuf_leaf_7_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_7_clk (net)
                  0.05    0.00    1.36 ^ _15559_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.11    1.25   clock reconvergence pessimism
                         -0.03    1.22   library hold time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _15557_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15558_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11    0.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.12    0.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.56 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.69 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.69 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.81 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.82 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.21    0.24    1.05 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.21    0.00    1.05 ^ clkbuf_leaf_6_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    1.23 ^ clkbuf_leaf_6_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.03                           clknet_leaf_6_clk (net)
                  0.05    0.00    1.23 ^ _15557_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.04    0.30    1.53 ^ _15557_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           finish_pipe[0] (net)
                  0.04    0.00    1.53 ^ _15558_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.21    0.26    1.16 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.21    0.00    1.16 ^ clkbuf_leaf_6_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    1.36 ^ clkbuf_leaf_6_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.03                           clknet_leaf_6_clk (net)
                  0.05    0.00    1.36 ^ _15558_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    1.23   clock reconvergence pessimism
                         -0.03    1.20   library hold time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _15559_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15560_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11    0.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.12    0.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.56 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.69 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.69 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.81 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.82 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.21    0.24    1.05 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.21    0.00    1.05 ^ clkbuf_leaf_7_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    1.23 ^ clkbuf_leaf_7_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_7_clk (net)
                  0.05    0.00    1.23 ^ _15559_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.05    0.31    1.54 ^ _15559_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           finish_pipe[2] (net)
                  0.05    0.00    1.54 ^ _15560_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.21    0.26    1.16 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.21    0.00    1.16 ^ clkbuf_leaf_7_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    1.36 ^ clkbuf_leaf_7_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_7_clk (net)
                  0.05    0.00    1.36 ^ _15560_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.13    1.23   clock reconvergence pessimism
                         -0.03    1.20   library hold time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: _15477_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11    0.44 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_1_0_clk (net)
                  0.03    0.00    0.44 ^ clkbuf_1_1_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.56 ^ clkbuf_1_1_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_1_1_clk (net)
                  0.05    0.00    0.56 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.69 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_3_0_clk (net)
                  0.05    0.00    0.69 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.81 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_6_0_clk (net)
                  0.05    0.00    0.81 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.23    1.04 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.11                           clknet_4_12_0_clk (net)
                  0.19    0.00    1.04 ^ clkbuf_leaf_86_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    1.21 ^ clkbuf_leaf_86_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_86_clk (net)
                  0.04    0.00    1.21 ^ _15477_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.17    0.39    1.60 ^ _15477_/Q (sky130_fd_sc_hd__dfrtp_1)
     5    0.02                           stg1_i_2[0] (net)
                  0.17    0.00    1.60 ^ _07914_/B (sky130_fd_sc_hd__xor2_1)
                  0.04    0.08    1.69 v _07914_/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           _00102_ (net)
                  0.04    0.00    1.69 v _15218_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.90 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.15 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.15 ^ clkbuf_leaf_56_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.19    1.34 ^ clkbuf_leaf_56_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.02                           clknet_leaf_56_clk (net)
                  0.05    0.00    1.34 ^ _15218_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.03    1.30   clock reconvergence pessimism
                         -0.04    1.26   library hold time
                                  1.26   data required time
-----------------------------------------------------------------------------
                                  1.26   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: _15561_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11    0.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.12    0.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.56 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.69 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.69 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.81 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.82 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.18    0.22    1.03 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.10                           clknet_4_0_0_clk (net)
                  0.18    0.00    1.03 ^ clkbuf_leaf_12_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16    1.19 ^ clkbuf_leaf_12_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_12_clk (net)
                  0.04    0.00    1.19 ^ _15561_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.12    0.39    1.58 ^ _15561_/Q (sky130_fd_sc_hd__dfrtp_2)
     6    0.02                           stg1_i_7[0] (net)
                  0.12    0.00    1.58 ^ _07924_/A (sky130_fd_sc_hd__xor2_1)
                  0.04    0.08    1.66 v _07924_/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           _00119_ (net)
                  0.04    0.00    1.66 v _15284_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.21    0.26    1.16 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.21    0.00    1.16 ^ clkbuf_leaf_27_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    1.36 ^ clkbuf_leaf_27_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_27_clk (net)
                  0.05    0.00    1.36 ^ _15284_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.09    1.28   clock reconvergence pessimism
                         -0.04    1.24   library hold time
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _15666_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14641_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.21    5.64 v _14641_/X (sky130_fd_sc_hd__buf_4)
    10    0.05                           _01850_ (net)
                  0.08    0.00    5.64 v _14722_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.15    5.79 v _14722_/X (sky130_fd_sc_hd__buf_6)
     3    0.03                           _01855_ (net)
                  0.04    0.00    5.79 v repeater668/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.15    5.94 v repeater668/X (sky130_fd_sc_hd__buf_6)
     7    0.05                           net668 (net)
                  0.06    0.01    5.95 v repeater666/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.17    6.12 v repeater666/X (sky130_fd_sc_hd__buf_6)
     9    0.06                           net666 (net)
                  0.07    0.01    6.13 v _14739_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.19 ^ _14739_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01436_ (net)
                  0.03    0.00    6.19 ^ _15666_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  6.19   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.23    0.16   25.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00   25.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_1_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_1_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.56 ^ clkbuf_1_1_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_1_1_clk (net)
                  0.05    0.00   25.56 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_3_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_7_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.14    0.19   26.00 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.08                           clknet_4_15_0_clk (net)
                  0.14    0.00   26.01 ^ _15666_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.20   25.81   clock uncertainty
                          0.00   25.81   clock reconvergence pessimism
                          0.26   26.07   library recovery time
                                 26.07   data required time
-----------------------------------------------------------------------------
                                 26.07   data required time
                                 -6.19   data arrival time
-----------------------------------------------------------------------------
                                 19.88   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15382_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.42 v _14239_/A (sky130_fd_sc_hd__buf_8)
                  0.08    0.18    5.61 v _14239_/X (sky130_fd_sc_hd__buf_8)
    10    0.09                           _07371_ (net)
                  0.08    0.01    5.61 v _14420_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.15    5.77 v _14420_/X (sky130_fd_sc_hd__buf_6)
     4    0.03                           _01838_ (net)
                  0.04    0.00    5.77 v repeater685/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.93 v repeater685/X (sky130_fd_sc_hd__buf_6)
     9    0.07                           net685 (net)
                  0.07    0.01    5.94 v repeater684/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.17    6.11 v repeater684/X (sky130_fd_sc_hd__buf_6)
     8    0.05                           net684 (net)
                  0.06    0.01    6.11 v _14438_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    6.17 ^ _14438_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01152_ (net)
                  0.03    0.00    6.17 ^ _15382_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  6.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.23    0.16   25.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00   25.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_1_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_1_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.56 ^ clkbuf_1_1_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_1_1_clk (net)
                  0.05    0.00   25.56 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_3_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_7_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.14    0.19   26.00 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.08                           clknet_4_15_0_clk (net)
                  0.14    0.00   26.00 ^ _15382_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.20   25.80   clock uncertainty
                          0.00   25.80   clock reconvergence pessimism
                          0.26   26.07   library recovery time
                                 26.07   data required time
-----------------------------------------------------------------------------
                                 26.07   data required time
                                 -6.17   data arrival time
-----------------------------------------------------------------------------
                                 19.90   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15438_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.42 v _14440_/A (sky130_fd_sc_hd__buf_6)
                  0.08    0.19    5.61 v _14440_/X (sky130_fd_sc_hd__buf_6)
    10    0.08                           _01839_ (net)
                  0.08    0.00    5.61 v _14481_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.16    5.77 v _14481_/X (sky130_fd_sc_hd__buf_6)
     3    0.03                           _01842_ (net)
                  0.04    0.00    5.77 v repeater683/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.16    5.92 v repeater683/X (sky130_fd_sc_hd__buf_6)
     8    0.06                           net683 (net)
                  0.06    0.01    5.93 v repeater682/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.18    6.11 v repeater682/X (sky130_fd_sc_hd__buf_6)
    10    0.07                           net682 (net)
                  0.07    0.00    6.11 v _14498_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.16 ^ _14498_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01208_ (net)
                  0.03    0.00    6.16 ^ _15438_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  6.16   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.23    0.16   25.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00   25.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.12   25.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00   25.56 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.16   25.98 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00   25.98 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14   26.11 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_40_clk (net)
                  0.04    0.00   26.11 ^ _15438_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.20   25.91   clock uncertainty
                          0.00   25.91   clock reconvergence pessimism
                          0.22   26.13   library recovery time
                                 26.13   data required time
-----------------------------------------------------------------------------
                                 26.13   data required time
                                 -6.16   data arrival time
-----------------------------------------------------------------------------
                                 19.97   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15426_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.42 v _14440_/A (sky130_fd_sc_hd__buf_6)
                  0.08    0.19    5.61 v _14440_/X (sky130_fd_sc_hd__buf_6)
    10    0.08                           _01839_ (net)
                  0.08    0.00    5.61 v _14481_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.16    5.77 v _14481_/X (sky130_fd_sc_hd__buf_6)
     3    0.03                           _01842_ (net)
                  0.04    0.00    5.77 v repeater683/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.16    5.92 v repeater683/X (sky130_fd_sc_hd__buf_6)
     8    0.06                           net683 (net)
                  0.06    0.01    5.93 v repeater682/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.18    6.11 v repeater682/X (sky130_fd_sc_hd__buf_6)
    10    0.07                           net682 (net)
                  0.07    0.00    6.11 v _14486_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.16 ^ _14486_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01196_ (net)
                  0.03    0.00    6.16 ^ _15426_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  6.16   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.23    0.16   25.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00   25.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.12   25.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00   25.56 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.16   25.98 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00   25.98 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14   26.11 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_40_clk (net)
                  0.04    0.00   26.11 ^ _15426_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.20   25.91   clock uncertainty
                          0.00   25.91   clock reconvergence pessimism
                          0.22   26.13   library recovery time
                                 26.13   data required time
-----------------------------------------------------------------------------
                                 26.13   data required time
                                 -6.16   data arrival time
-----------------------------------------------------------------------------
                                 19.97   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15431_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.42 v _14440_/A (sky130_fd_sc_hd__buf_6)
                  0.08    0.19    5.61 v _14440_/X (sky130_fd_sc_hd__buf_6)
    10    0.08                           _01839_ (net)
                  0.08    0.00    5.61 v _14481_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.16    5.77 v _14481_/X (sky130_fd_sc_hd__buf_6)
     3    0.03                           _01842_ (net)
                  0.04    0.00    5.77 v repeater683/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.16    5.92 v repeater683/X (sky130_fd_sc_hd__buf_6)
     8    0.06                           net683 (net)
                  0.06    0.01    5.93 v repeater682/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.18    6.11 v repeater682/X (sky130_fd_sc_hd__buf_6)
    10    0.07                           net682 (net)
                  0.07    0.00    6.11 v _14491_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.16 ^ _14491_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01201_ (net)
                  0.03    0.00    6.16 ^ _15431_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  6.16   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.23    0.16   25.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00   25.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.12   25.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00   25.56 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.16   25.98 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00   25.98 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14   26.11 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_40_clk (net)
                  0.04    0.00   26.11 ^ _15431_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.20   25.91   clock uncertainty
                          0.00   25.91   clock reconvergence pessimism
                          0.22   26.13   library recovery time
                                 26.13   data required time
-----------------------------------------------------------------------------
                                 26.13   data required time
                                 -6.16   data arrival time
-----------------------------------------------------------------------------
                                 19.97   slack (MET)


Startpoint: _15710_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_4[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.90 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.15 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.15 ^ clkbuf_leaf_55_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    1.33 ^ clkbuf_leaf_55_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_55_clk (net)
                  0.04    0.00    1.33 ^ _15710_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.42    1.75 v _15710_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_0[1] (net)
                  0.08    0.00    1.75 v _10718_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.21    1.97 ^ _10718_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04490_ (net)
                  0.09    0.00    1.97 ^ _10720_/A (sky130_fd_sc_hd__nand2_1)
                  0.09    0.11    2.08 v _10720_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _04492_ (net)
                  0.09    0.00    2.08 v _11249_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    2.28 v _11249_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04909_ (net)
                  0.06    0.00    2.28 v _11252_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.24    2.51 ^ _11252_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04911_ (net)
                  0.22    0.00    2.51 ^ _11255_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    2.73 ^ _11255_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04913_ (net)
                  0.17    0.00    2.73 ^ _11257_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    2.83 v _11257_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04914_ (net)
                  0.06    0.00    2.83 v _11260_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.17    0.18    3.02 ^ _11260_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04917_ (net)
                  0.17    0.00    3.02 ^ _11263_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    3.24 ^ _11263_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04919_ (net)
                  0.18    0.00    3.24 ^ _11265_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    3.34 v _11265_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04920_ (net)
                  0.06    0.00    3.34 v _11268_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.22    3.56 ^ _11268_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04923_ (net)
                  0.22    0.00    3.56 ^ _11271_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    3.77 ^ _11271_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04925_ (net)
                  0.17    0.00    3.77 ^ _11273_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.09    3.87 v _11273_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04926_ (net)
                  0.06    0.00    3.87 v _11276_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.18    4.05 ^ _11276_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04929_ (net)
                  0.18    0.00    4.05 ^ _11279_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    4.28 ^ _11279_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04931_ (net)
                  0.18    0.00    4.28 ^ _11281_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    4.38 v _11281_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04932_ (net)
                  0.07    0.00    4.38 v _11284_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.19    4.58 v _11284_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04935_ (net)
                  0.06    0.00    4.58 v _11288_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.21    0.23    4.81 ^ _11288_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04938_ (net)
                  0.21    0.00    4.81 ^ _11291_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    4.99 ^ _11291_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04940_ (net)
                  0.12    0.00    4.99 ^ _11293_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.16    5.15 ^ _11293_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04941_ (net)
                  0.08    0.00    5.15 ^ _11295_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    5.38 ^ _11295_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04942_ (net)
                  0.18    0.00    5.38 ^ _11297_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.19    5.57 ^ _11297_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04943_ (net)
                  0.09    0.00    5.57 ^ _11299_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.12    0.11    5.67 v _11299_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _04944_ (net)
                  0.12    0.00    5.67 v _11300_/B (sky130_fd_sc_hd__xnor2_2)
                  0.28    0.29    5.96 ^ _11300_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.02                           net471 (net)
                  0.28    0.00    5.96 ^ output471/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.28    6.25 ^ output471/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_4[16] (net)
                  0.17    0.00    6.25 ^ y_r_4[16] (out)
                                  6.25   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.25   data arrival time
-----------------------------------------------------------------------------
                                 13.55   slack (MET)


Startpoint: _15710_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_4[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.90 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.15 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.15 ^ clkbuf_leaf_55_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    1.33 ^ clkbuf_leaf_55_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_55_clk (net)
                  0.04    0.00    1.33 ^ _15710_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.42    1.75 v _15710_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_0[1] (net)
                  0.08    0.00    1.75 v _10718_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.21    1.97 ^ _10718_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04490_ (net)
                  0.09    0.00    1.97 ^ _10720_/A (sky130_fd_sc_hd__nand2_1)
                  0.09    0.11    2.08 v _10720_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _04492_ (net)
                  0.09    0.00    2.08 v _11249_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    2.28 v _11249_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04909_ (net)
                  0.06    0.00    2.28 v _11252_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.24    2.51 ^ _11252_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04911_ (net)
                  0.22    0.00    2.51 ^ _11255_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    2.73 ^ _11255_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04913_ (net)
                  0.17    0.00    2.73 ^ _11257_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    2.83 v _11257_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04914_ (net)
                  0.06    0.00    2.83 v _11260_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.17    0.18    3.02 ^ _11260_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04917_ (net)
                  0.17    0.00    3.02 ^ _11263_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    3.24 ^ _11263_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04919_ (net)
                  0.18    0.00    3.24 ^ _11265_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    3.34 v _11265_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04920_ (net)
                  0.06    0.00    3.34 v _11268_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.22    3.56 ^ _11268_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04923_ (net)
                  0.22    0.00    3.56 ^ _11271_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    3.77 ^ _11271_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04925_ (net)
                  0.17    0.00    3.77 ^ _11273_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.09    3.87 v _11273_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04926_ (net)
                  0.06    0.00    3.87 v _11276_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.18    4.05 ^ _11276_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04929_ (net)
                  0.18    0.00    4.05 ^ _11279_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    4.28 ^ _11279_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04931_ (net)
                  0.18    0.00    4.28 ^ _11281_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    4.38 v _11281_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04932_ (net)
                  0.07    0.00    4.38 v _11284_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.19    4.58 v _11284_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04935_ (net)
                  0.06    0.00    4.58 v _11288_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.21    0.23    4.81 ^ _11288_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04938_ (net)
                  0.21    0.00    4.81 ^ _11291_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    4.99 ^ _11291_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04940_ (net)
                  0.12    0.00    4.99 ^ _11293_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.16    5.15 ^ _11293_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04941_ (net)
                  0.08    0.00    5.15 ^ _11295_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    5.38 ^ _11295_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04942_ (net)
                  0.18    0.00    5.38 ^ _11297_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.19    5.57 ^ _11297_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04943_ (net)
                  0.09    0.00    5.57 ^ _11298_/B (sky130_fd_sc_hd__xor2_1)
                  0.16    0.19    5.76 ^ _11298_/X (sky130_fd_sc_hd__xor2_1)
     1    0.01                           net470 (net)
                  0.16    0.00    5.76 ^ repeater538/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22    5.98 ^ repeater538/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net538 (net)
                  0.14    0.00    5.98 ^ output470/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    6.23 ^ output470/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_4[15] (net)
                  0.17    0.00    6.23 ^ y_r_4[15] (out)
                                  6.23   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.23   data arrival time
-----------------------------------------------------------------------------
                                 13.57   slack (MET)


Startpoint: _14955_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_i_2[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.90 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.15 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.15 ^ clkbuf_leaf_20_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    1.32 ^ clkbuf_leaf_20_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_20_clk (net)
                  0.04    0.00    1.32 ^ _14955_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.06    0.39    1.71 v _14955_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_i_2[1] (net)
                  0.06    0.00    1.71 v _10857_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.19    1.90 ^ _10857_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04597_ (net)
                  0.09    0.00    1.90 ^ _10859_/A (sky130_fd_sc_hd__nand2_1)
                  0.08    0.10    2.01 v _10859_/Y (sky130_fd_sc_hd__nand2_1)
     3    0.01                           _04599_ (net)
                  0.08    0.00    2.01 v _10862_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    2.21 v _10862_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04602_ (net)
                  0.06    0.00    2.21 v _10868_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.21    2.42 ^ _10868_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04607_ (net)
                  0.18    0.00    2.42 ^ _10874_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.15    2.57 ^ _10874_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04612_ (net)
                  0.08    0.00    2.57 ^ _10876_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.08    2.64 v _10876_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04613_ (net)
                  0.06    0.00    2.64 v _10882_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.21    2.86 ^ _10882_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04619_ (net)
                  0.22    0.00    2.86 ^ _10888_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    3.08 ^ _10888_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04624_ (net)
                  0.18    0.00    3.08 ^ _10890_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.10    3.19 v _10890_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04625_ (net)
                  0.07    0.00    3.19 v _10896_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.21    0.22    3.40 ^ _10896_/Y (sky130_fd_sc_hd__a21oi_1)
     3    0.01                           _04631_ (net)
                  0.21    0.00    3.40 ^ _10903_/A1 (sky130_fd_sc_hd__o21ai_1)
                  0.09    0.14    3.54 v _10903_/Y (sky130_fd_sc_hd__o21ai_1)
     3    0.01                           _04637_ (net)
                  0.09    0.00    3.54 v _10911_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.20    0.21    3.76 ^ _10911_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04644_ (net)
                  0.20    0.00    3.76 ^ _10917_/B1 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.20    3.96 ^ _10917_/X (sky130_fd_sc_hd__a21o_2)
     2    0.02                           _04649_ (net)
                  0.13    0.00    3.96 ^ _10919_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.09    4.05 v _10919_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04650_ (net)
                  0.06    0.00    4.05 v _10925_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.19    4.24 v _10925_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04656_ (net)
                  0.05    0.00    4.24 v _10932_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.21    4.44 v _10932_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04662_ (net)
                  0.05    0.00    4.44 v _10939_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.21    4.65 v _10939_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04668_ (net)
                  0.05    0.00    4.65 v _10946_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.07    0.23    4.88 v _10946_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04674_ (net)
                  0.07    0.00    4.88 v _10951_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.21    0.24    5.12 ^ _10951_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.02                           _04678_ (net)
                  0.21    0.00    5.12 ^ _10954_/B1 (sky130_fd_sc_hd__a21oi_4)
                  0.07    0.08    5.20 v _10954_/Y (sky130_fd_sc_hd__a21oi_4)
     2    0.02                           _04680_ (net)
                  0.07    0.00    5.20 v _10960_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.04    0.21    5.41 v _10960_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _04685_ (net)
                  0.04    0.00    5.41 v _10962_/A (sky130_fd_sc_hd__xnor2_1)
                  0.23    0.24    5.65 ^ _10962_/Y (sky130_fd_sc_hd__xnor2_1)
     1    0.01                           net301 (net)
                  0.23    0.00    5.65 ^ repeater540/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.24    5.89 ^ repeater540/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net540 (net)
                  0.14    0.00    5.90 ^ output301/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    6.14 ^ output301/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_i_2[16] (net)
                  0.17    0.00    6.14 ^ y_i_2[16] (out)
                                  6.14   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.14   data arrival time
-----------------------------------------------------------------------------
                                 13.66   slack (MET)


Startpoint: _15743_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_6[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.90 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.15 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.15 ^ clkbuf_leaf_55_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    1.33 ^ clkbuf_leaf_55_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_55_clk (net)
                  0.04    0.00    1.33 ^ _15743_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.05    0.39    1.72 v _15743_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_2[1] (net)
                  0.05    0.00    1.72 v _11144_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.20    1.92 ^ _11144_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04820_ (net)
                  0.09    0.00    1.92 ^ _11146_/A (sky130_fd_sc_hd__nand2_1)
                  0.08    0.10    2.02 v _11146_/Y (sky130_fd_sc_hd__nand2_1)
     3    0.01                           _04822_ (net)
                  0.08    0.00    2.02 v _11148_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    2.22 v _11148_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04824_ (net)
                  0.06    0.00    2.22 v _11154_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.17    0.20    2.42 ^ _11154_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04829_ (net)
                  0.17    0.00    2.42 ^ _11160_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.15    2.57 ^ _11160_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04834_ (net)
                  0.09    0.00    2.57 ^ _11162_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.08    2.65 v _11162_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04835_ (net)
                  0.06    0.00    2.65 v _11168_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.19    2.84 ^ _11168_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04841_ (net)
                  0.18    0.00    2.84 ^ _11174_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.11    0.17    3.01 ^ _11174_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04846_ (net)
                  0.11    0.00    3.01 ^ _11176_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.09    3.10 v _11176_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04847_ (net)
                  0.06    0.00    3.10 v _11182_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.22    3.32 ^ _11182_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04853_ (net)
                  0.22    0.00    3.32 ^ _11188_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    3.55 ^ _11188_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04858_ (net)
                  0.18    0.00    3.55 ^ _11190_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.10    3.65 v _11190_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04859_ (net)
                  0.07    0.00    3.65 v _11196_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.19    0.20    3.85 ^ _11196_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04865_ (net)
                  0.19    0.00    3.85 ^ _11202_/B1 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.21    4.06 ^ _11202_/X (sky130_fd_sc_hd__a21o_2)
     2    0.03                           _04870_ (net)
                  0.13    0.00    4.06 ^ _11204_/B (sky130_fd_sc_hd__nand2_1)
                  0.08    0.11    4.16 v _11204_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04871_ (net)
                  0.08    0.00    4.16 v _11210_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.19    4.35 v _11210_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04877_ (net)
                  0.05    0.00    4.35 v _11217_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.22    4.57 v _11217_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04883_ (net)
                  0.06    0.00    4.57 v _11224_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.21    4.78 v _11224_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04889_ (net)
                  0.05    0.00    4.78 v _11231_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.22    4.99 v _11231_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04895_ (net)
                  0.06    0.00    4.99 v _11236_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.20    0.23    5.23 ^ _11236_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.02                           _04899_ (net)
                  0.20    0.00    5.23 ^ _11239_/B1 (sky130_fd_sc_hd__a21oi_4)
                  0.07    0.08    5.30 v _11239_/Y (sky130_fd_sc_hd__a21oi_4)
     2    0.02                           _04901_ (net)
                  0.07    0.00    5.30 v _11245_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.09    0.25    5.56 v _11245_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _04906_ (net)
                  0.09    0.00    5.56 v _11247_/A (sky130_fd_sc_hd__xnor2_2)
                  0.26    0.29    5.84 ^ _11247_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.02                           net505 (net)
                  0.26    0.00    5.85 ^ output505/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.28    6.12 ^ output505/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_6[16] (net)
                  0.17    0.00    6.12 ^ y_r_6[16] (out)
                                  6.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.12   data arrival time
-----------------------------------------------------------------------------
                                 13.68   slack (MET)


Startpoint: _15710_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_4[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.90 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.15 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.15 ^ clkbuf_leaf_55_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    1.33 ^ clkbuf_leaf_55_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_55_clk (net)
                  0.04    0.00    1.33 ^ _15710_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.42    1.75 v _15710_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_0[1] (net)
                  0.08    0.00    1.75 v _10718_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.21    1.97 ^ _10718_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04490_ (net)
                  0.09    0.00    1.97 ^ _10720_/A (sky130_fd_sc_hd__nand2_1)
                  0.09    0.11    2.08 v _10720_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _04492_ (net)
                  0.09    0.00    2.08 v _11249_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    2.28 v _11249_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04909_ (net)
                  0.06    0.00    2.28 v _11252_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.24    2.51 ^ _11252_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04911_ (net)
                  0.22    0.00    2.51 ^ _11255_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    2.73 ^ _11255_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04913_ (net)
                  0.17    0.00    2.73 ^ _11257_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    2.83 v _11257_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04914_ (net)
                  0.06    0.00    2.83 v _11260_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.17    0.18    3.02 ^ _11260_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04917_ (net)
                  0.17    0.00    3.02 ^ _11263_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    3.24 ^ _11263_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04919_ (net)
                  0.18    0.00    3.24 ^ _11265_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    3.34 v _11265_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04920_ (net)
                  0.06    0.00    3.34 v _11268_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.22    3.56 ^ _11268_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04923_ (net)
                  0.22    0.00    3.56 ^ _11271_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    3.77 ^ _11271_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04925_ (net)
                  0.17    0.00    3.77 ^ _11273_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.09    3.87 v _11273_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04926_ (net)
                  0.06    0.00    3.87 v _11276_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.18    4.05 ^ _11276_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04929_ (net)
                  0.18    0.00    4.05 ^ _11279_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    4.28 ^ _11279_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04931_ (net)
                  0.18    0.00    4.28 ^ _11281_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    4.38 v _11281_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04932_ (net)
                  0.07    0.00    4.38 v _11284_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.19    4.58 v _11284_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04935_ (net)
                  0.06    0.00    4.58 v _11288_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.21    0.23    4.81 ^ _11288_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04938_ (net)
                  0.21    0.00    4.81 ^ _11291_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    4.99 ^ _11291_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04940_ (net)
                  0.12    0.00    4.99 ^ _11293_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.16    5.15 ^ _11293_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04941_ (net)
                  0.08    0.00    5.15 ^ _11295_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    5.38 ^ _11295_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04942_ (net)
                  0.18    0.00    5.38 ^ _11296_/B (sky130_fd_sc_hd__xor2_4)
                  0.19    0.23    5.61 ^ _11296_/X (sky130_fd_sc_hd__xor2_4)
     1    0.02                           net469 (net)
                  0.19    0.00    5.61 ^ repeater541/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    5.84 ^ repeater541/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net541 (net)
                  0.15    0.00    5.85 ^ output469/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    6.09 ^ output469/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_4[14] (net)
                  0.17    0.00    6.09 ^ y_r_4[14] (out)
                                  6.09   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.09   data arrival time
-----------------------------------------------------------------------------
                                 13.71   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _15666_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.00    5.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    5.00 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.25 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.25 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.41 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14641_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.21    5.64 v _14641_/X (sky130_fd_sc_hd__buf_4)
    10    0.05                           _01850_ (net)
                  0.08    0.00    5.64 v _14722_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.15    5.79 v _14722_/X (sky130_fd_sc_hd__buf_6)
     3    0.03                           _01855_ (net)
                  0.04    0.00    5.79 v repeater668/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.15    5.94 v repeater668/X (sky130_fd_sc_hd__buf_6)
     7    0.05                           net668 (net)
                  0.06    0.01    5.95 v repeater666/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.17    6.12 v repeater666/X (sky130_fd_sc_hd__buf_6)
     9    0.06                           net666 (net)
                  0.07    0.01    6.13 v _14739_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.19 ^ _14739_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01436_ (net)
                  0.03    0.00    6.19 ^ _15666_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  6.19   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.23    0.16   25.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00   25.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_1_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_1_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.56 ^ clkbuf_1_1_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_1_1_clk (net)
                  0.05    0.00   25.56 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_3_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_7_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.14    0.19   26.00 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.08                           clknet_4_15_0_clk (net)
                  0.14    0.00   26.01 ^ _15666_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.20   25.81   clock uncertainty
                          0.00   25.81   clock reconvergence pessimism
                          0.26   26.07   library recovery time
                                 26.07   data required time
-----------------------------------------------------------------------------
                                 26.07   data required time
                                 -6.19   data arrival time
-----------------------------------------------------------------------------
                                 19.88   slack (MET)


Startpoint: _15710_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_4[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.23    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.23    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.06    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.90 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.15 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.15 ^ clkbuf_leaf_55_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    1.33 ^ clkbuf_leaf_55_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_55_clk (net)
                  0.04    0.00    1.33 ^ _15710_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.42    1.75 v _15710_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_0[1] (net)
                  0.08    0.00    1.75 v _10718_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.21    1.97 ^ _10718_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04490_ (net)
                  0.09    0.00    1.97 ^ _10720_/A (sky130_fd_sc_hd__nand2_1)
                  0.09    0.11    2.08 v _10720_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _04492_ (net)
                  0.09    0.00    2.08 v _11249_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    2.28 v _11249_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04909_ (net)
                  0.06    0.00    2.28 v _11252_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.24    2.51 ^ _11252_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04911_ (net)
                  0.22    0.00    2.51 ^ _11255_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    2.73 ^ _11255_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04913_ (net)
                  0.17    0.00    2.73 ^ _11257_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    2.83 v _11257_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04914_ (net)
                  0.06    0.00    2.83 v _11260_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.17    0.18    3.02 ^ _11260_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04917_ (net)
                  0.17    0.00    3.02 ^ _11263_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    3.24 ^ _11263_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04919_ (net)
                  0.18    0.00    3.24 ^ _11265_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    3.34 v _11265_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04920_ (net)
                  0.06    0.00    3.34 v _11268_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.22    3.56 ^ _11268_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04923_ (net)
                  0.22    0.00    3.56 ^ _11271_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.22    3.77 ^ _11271_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04925_ (net)
                  0.17    0.00    3.77 ^ _11273_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.09    3.87 v _11273_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04926_ (net)
                  0.06    0.00    3.87 v _11276_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.18    4.05 ^ _11276_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04929_ (net)
                  0.18    0.00    4.05 ^ _11279_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    4.28 ^ _11279_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04931_ (net)
                  0.18    0.00    4.28 ^ _11281_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    4.38 v _11281_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04932_ (net)
                  0.07    0.00    4.38 v _11284_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.19    4.58 v _11284_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04935_ (net)
                  0.06    0.00    4.58 v _11288_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.21    0.23    4.81 ^ _11288_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04938_ (net)
                  0.21    0.00    4.81 ^ _11291_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    4.99 ^ _11291_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04940_ (net)
                  0.12    0.00    4.99 ^ _11293_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.16    5.15 ^ _11293_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04941_ (net)
                  0.08    0.00    5.15 ^ _11295_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    5.38 ^ _11295_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04942_ (net)
                  0.18    0.00    5.38 ^ _11297_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.19    5.57 ^ _11297_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04943_ (net)
                  0.09    0.00    5.57 ^ _11299_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.12    0.11    5.67 v _11299_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _04944_ (net)
                  0.12    0.00    5.67 v _11300_/B (sky130_fd_sc_hd__xnor2_2)
                  0.28    0.29    5.96 ^ _11300_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.02                           net471 (net)
                  0.28    0.00    5.96 ^ output471/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.28    6.25 ^ output471/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_4[16] (net)
                  0.17    0.00    6.25 ^ y_r_4[16] (out)
                                  6.25   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.25   data arrival time
-----------------------------------------------------------------------------
                                 13.55   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 13.55

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.31
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_15046_/CLK ^
   1.42
_15666_/CLK ^
   1.01     -0.03       0.38

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.27e-03   8.55e-04   7.88e-09   3.12e-03  14.3%
Combinational          7.87e-03   1.08e-02   3.43e-08   1.87e-02  85.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e-02   1.17e-02   4.21e-08   2.18e-02 100.0%
                          46.4%      53.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 95173 u^2 28% utilization.
area_report_end
