Model Technology ModelSim DE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
Start time: 18:27:29 on Oct 23,2019
vcom -2008 -work ModelSimWork/work ModelSimWork/src/*.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity adder_subtractor_structure_generic
-- Compiling architecture structure of adder_subtractor_structure_generic
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package opcode_t
-- Compiling entity alu
-- Compiling architecture structure of alu
-- Compiling entity alu_single_bit
-- Compiling architecture mixed of alu_single_bit
** Error: ModelSimWork/src/alu_single_bit.vhd(68): near "and_res": (vcom-1576) expecting ';' or ','.
** Note: ModelSimWork/src/alu_single_bit.vhd(96): VHDL Compiler exiting
End time: 18:27:29 on Oct 23,2019, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
