INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/RCA_d_delay/RCA_d_delay.sim/sim_1/impl/timing/xsim/RC_sim_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RC_adder
INFO: [VRFC 10-311] analyzing module glbl
