Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Tue Sep  8 18:57:04 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        3.0215
  Critical Path Slack:         7.1880
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        8.0137
  Critical Path Slack:         2.0463
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            27.0000
  Critical Path Length:       13.6043
  Critical Path Slack:        -3.1891
  Critical Path Clk Period:   10.8000
  Total Negative Slack:     -163.2888
  No. of Violating Paths:    157.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        3.0100
  Critical Path Slack:         7.2752
  Critical Path Clk Period:   21.6000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5309
  Leaf Cell Count:              27910
  Buf/Inv Cell Count:            3635
  Buf Cell Count:                  39
  Inv Cell Count:                3596
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     22533
  Sequential Cell Count:         5377
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      51658.3625
  Noncombinational Area:   38177.6635
  Buf/Inv Area:             2805.6755
  Total Buffer Area:          55.9999
  Total Inverter Area:      2749.6756
  Macro/Black Box Area:        0.0000
  Net Area:                  920.8077
  Net XLength        :   9963290.0000
  Net YLength        :  17027356.0000
  -----------------------------------
  Cell Area:               89836.0261
  Design Area:             90756.8337
  Net Length        :   26990646.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         29946
  Nets With Violations:         12309
  Max Trans Violations:           770
  Max Cap Violations:             214
  Max Net Length Violations:    11969
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             39.2920
  -----------------------------------------
  Overall Compile Time:             39.9919
  Overall Compile Wall Clock Time:  40.1742

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 3.1891  TNS: 163.2888  Number of Violating Paths: 157
  Design  WNS: 3.1891  TNS: 163.2888  Number of Violating Paths: 157


  Scenario: func1_wst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
