$version Generated by VerilatedVcd $end
$date Wed Dec 28 09:27:36 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ) CLK $end
  $var wire  1 * RST_N $end
  $scope module mkTb $end
   $var wire  1 ) CLK $end
   $var wire  1 * RST_N $end
   $var wire  4 # counter$count [3:0] $end
   $var wire  1 $ counter$overflow $end
   $scope module counter $end
    $var wire  1 ) CLK $end
    $var wire  1 + RDY_count $end
    $var wire  1 + RDY_overflow $end
    $var wire  1 * RST_N $end
    $var wire  4 # cnt [3:0] $end
    $var wire  4 % cnt$D_IN [3:0] $end
    $var wire  1 + cnt$EN $end
    $var wire  1 ( cnt_ULT_9___d2 $end
    $var wire  4 # count [3:0] $end
    $var wire  4 & mycnt [3:0] $end
    $var wire  4 ' mycnt$D_IN [3:0] $end
    $var wire  1 + mycnt$EN $end
    $var wire  1 $ overflow $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1010 #
1$
b0000 %
b1010 &
b0000 '
0(
1)
0*
1+
#1
#2
1*
#3
#4
#5
0)
