<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2AR-18C" pn="GW2AR-LV18QN88C8/I7">gw2ar18c-000</Device>
    <FileList>
        <File path="src/aberrant.v" type="file.verilog" enable="1"/>
        <File path="src/audio.v" type="file.verilog" enable="1"/>
        <File path="src/ay/ym2149.sv" type="file.verilog" enable="1"/>
        <File path="src/cpu.v" type="file.verilog" enable="1"/>
        <File path="src/fdd/fdd4.v" type="file.verilog" enable="1"/>
        <File path="src/fdd/ip/buf_sec/buf_sec.v" type="file.verilog" enable="1"/>
        <File path="src/fdd/ip/rawtr_prom/rawtr_prom.v" type="file.verilog" enable="1"/>
        <File path="src/ip/dbufsec16/dbufsec16.v" type="file.verilog" enable="1"/>
        <File path="src/ip/dvi_tx/dvi_tx.v" type="file.verilog" enable="1"/>
        <File path="src/ip/fifo_audio/fifo_audio.v" type="file.verilog" enable="1"/>
        <File path="src/ip/memstr/memstr.v" type="file.verilog" enable="1"/>
        <File path="src/ip/rom208/rom208.v" type="file.verilog" enable="1"/>
        <File path="src/ip/sdbuf_sdpb/sdbuf_sdpb.v" type="file.verilog" enable="1"/>
        <File path="src/ip/sys_rpll/sys_rpll.v" type="file.verilog" enable="1"/>
        <File path="src/ip/uartfifo/uartfifo.v" type="file.verilog" enable="1"/>
        <File path="src/load.v" type="file.verilog" enable="1"/>
        <File path="src/mister/hid.v" type="file.verilog" enable="1"/>
        <File path="src/mister/mcu_spi.v" type="file.verilog" enable="1"/>
        <File path="src/mister/osd_u8g2.v" type="file.verilog" enable="1"/>
        <File path="src/mister/sd_card.v" type="file.verilog" enable="1"/>
        <File path="src/mister/sd_rw.v" type="file.verilog" enable="1"/>
        <File path="src/mister/sdcmd_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/mister/sector_dpram.v" type="file.verilog" enable="1"/>
        <File path="src/mister/sysctrl.v" type="file.verilog" enable="1"/>
        <File path="src/mkcolorreg.v" type="file.verilog" enable="1"/>
        <File path="src/ppu.v" type="file.verilog" enable="1"/>
        <File path="src/sdram1.v" type="file.verilog" enable="1"/>
        <File path="src/sdram2.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/uart/uart_rx.v" type="file.verilog" enable="1"/>
        <File path="src/uart/uart_rx_path.v" type="file.verilog" enable="1"/>
        <File path="src/uart/uart_tx.v" type="file.verilog" enable="1"/>
        <File path="src/uart/uart_tx_path.v" type="file.verilog" enable="1"/>
        <File path="src/vp1-128fdd.v" type="file.verilog" enable="1"/>
        <File path="src/vp1_120.v" type="file.verilog" enable="1"/>
        <File path="src/vp65.v" type="file.verilog" enable="1"/>
        <File path="src/wm2wb/vm2_plm.v" type="file.verilog" enable="1"/>
        <File path="src/wm2wb/vm2_wb.v" type="file.verilog" enable="1"/>
        <File path="src/wmrst.v" type="file.verilog" enable="1"/>
        <File path="src/xm2-01.v" type="file.verilog" enable="1"/>
        <File path="src/test003.cst" type="file.cst" enable="1"/>
        <File path="src/test003_lcd.cst" type="file.cst" enable="0"/>
        <File path="src/test003.rao" type="file.gao" enable="0"/>
    </FileList>
</Project>
