; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused__adaptive_avg_pool2d_34(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %5 = shl i32 %4, 8, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 1, !dbg !12
  %8 = and i32 %7, 254, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = or disjoint i32 %9, 1, !dbg !13
  %11 = icmp slt i32 %9, 18432, !dbg !14
  %12 = sdiv i32 %9, 6, !dbg !15
  %13 = srem i32 %10, 6, !dbg !16
  %14 = sdiv i32 %9, 36, !dbg !17
  %.lhs.trunc5 = trunc nsw i32 %13 to i8, !dbg !18
  %15 = shl nsw i8 %.lhs.trunc5, 1, !dbg !19
  %.lhs.trunc9 = add nsw i8 %15, 7, !dbg !19
  %16 = insertelement <2 x i8> poison, i8 %.lhs.trunc5, i64 0, !dbg !18
  %17 = insertelement <2 x i8> %16, i8 %.lhs.trunc9, i64 1, !dbg !18
  %18 = sdiv <2 x i8> %17, <i8 3, i8 6>, !dbg !18
  %19 = extractelement <2 x i8> %18, i64 0, !dbg !20
  %.sext6 = sext i8 %19 to i32, !dbg !18
  %20 = extractelement <2 x i8> %18, i64 1, !dbg !19
  %.sext10 = zext nneg i8 %20 to i32, !dbg !19
  %21 = icmp slt i8 %19, %20, !dbg !20
  %22 = shl nsw i32 %14, 2, !dbg !21
  %23 = add nsw i32 %.sext6, 1, !dbg !22
  %24 = icmp samesign ult i32 %23, %.sext10, !dbg !23
  %25 = insertelement <2 x i32> poison, i32 %9, i64 0, !dbg !16
  %26 = insertelement <2 x i32> %25, i32 %12, i64 1, !dbg !16
  %27 = srem <2 x i32> %26, splat (i32 6), !dbg !16
  %28 = trunc nsw <2 x i32> %27 to <2 x i8>, !dbg !18
  %29 = sdiv <2 x i8> %28, splat (i8 3), !dbg !18
  %30 = shl nsw <2 x i8> %28, splat (i8 1), !dbg !19
  %31 = add nsw <2 x i8> %30, splat (i8 7), !dbg !19
  %32 = sdiv <2 x i8> %31, splat (i8 6), !dbg !19
  %33 = icmp slt <2 x i8> %29, %32, !dbg !20
  %34 = extractelement <2 x i1> %33, i64 0, !dbg !24
  %35 = extractelement <2 x i1> %33, i64 1, !dbg !24
  %36 = and i1 %34, %35, !dbg !24
  %37 = and i1 %21, %35, !dbg !24
  %38 = extractelement <2 x i8> %29, i64 1, !dbg !25
  %39 = sext i8 %38 to i32, !dbg !25
  %40 = shl nsw i32 %39, 1, !dbg !25
  %41 = add nsw i32 %40, %22, !dbg !26
  %42 = extractelement <2 x i8> %29, i64 0, !dbg !27
  %43 = sext i8 %42 to i32, !dbg !27
  %44 = add nsw i32 %41, %43, !dbg !27
  %45 = add nsw i32 %41, %.sext6, !dbg !27
  %46 = sext i32 %44 to i64, !dbg !28
  %47 = getelementptr float, ptr addrspace(1) %0, i64 %46, !dbg !28
  %48 = sext i32 %45 to i64, !dbg !28
  %49 = getelementptr float, ptr addrspace(1) %0, i64 %48, !dbg !28
  %50 = and i1 %11, %36, !dbg !29
  %51 = and i1 %11, %37, !dbg !29
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %47, i1 %50, i32 0, i1 %50) #1, !dbg !30
  %53 = bitcast i32 %52 to float, !dbg !30
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %49, i1 %51, i32 0, i1 %51) #1, !dbg !30
  %55 = bitcast i32 %54 to float, !dbg !30
  %56 = add nsw <2 x i8> %29, splat (i8 1), !dbg !22
  %57 = icmp samesign ult <2 x i8> %56, %32, !dbg !23
  %58 = extractelement <2 x i1> %57, i64 0, !dbg !31
  %59 = and i1 %35, %58, !dbg !32
  %60 = and i1 %24, %35, !dbg !32
  %61 = or disjoint i32 %40, 1, !dbg !33
  %62 = add nsw i32 %61, %22, !dbg !34
  %63 = add nsw i32 %62, %43, !dbg !35
  %64 = add nsw i32 %62, %.sext6, !dbg !35
  %65 = sext i32 %63 to i64, !dbg !36
  %66 = getelementptr float, ptr addrspace(1) %0, i64 %65, !dbg !36
  %67 = sext i32 %64 to i64, !dbg !36
  %68 = getelementptr float, ptr addrspace(1) %0, i64 %67, !dbg !36
  %69 = and i1 %11, %59, !dbg !37
  %70 = and i1 %11, %60, !dbg !37
  %71 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %66, i1 %69, i32 0, i1 %69) #1, !dbg !38
  %72 = bitcast i32 %71 to float, !dbg !38
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %68, i1 %70, i32 0, i1 %70) #1, !dbg !38
  %74 = bitcast i32 %73 to float, !dbg !38
  %75 = fadd float %53, %72, !dbg !39
  %76 = fadd float %55, %74, !dbg !39
  %77 = extractelement <2 x i1> %57, i64 1, !dbg !31
  %78 = and i1 %34, %77, !dbg !40
  %79 = and i1 %21, %77, !dbg !40
  %80 = add nsw i32 %41, 2, !dbg !41
  %81 = add nsw i32 %80, %43, !dbg !42
  %82 = add nsw i32 %80, %.sext6, !dbg !42
  %83 = sext i32 %81 to i64, !dbg !43
  %84 = getelementptr float, ptr addrspace(1) %0, i64 %83, !dbg !43
  %85 = sext i32 %82 to i64, !dbg !43
  %86 = getelementptr float, ptr addrspace(1) %0, i64 %85, !dbg !43
  %87 = and i1 %11, %78, !dbg !44
  %88 = and i1 %11, %79, !dbg !44
  %89 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %84, i1 %87, i32 0, i1 %87) #1, !dbg !45
  %90 = bitcast i32 %89 to float, !dbg !45
  %91 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %86, i1 %88, i32 0, i1 %88) #1, !dbg !45
  %92 = bitcast i32 %91 to float, !dbg !45
  %93 = fadd float %75, %90, !dbg !46
  %94 = fadd float %76, %92, !dbg !46
  %95 = and i1 %58, %77, !dbg !31
  %96 = and i1 %24, %77, !dbg !31
  %97 = add nsw i32 %41, 3, !dbg !47
  %98 = add nsw i32 %97, %43, !dbg !48
  %99 = add nsw i32 %97, %.sext6, !dbg !48
  %100 = sext i32 %98 to i64, !dbg !49
  %101 = getelementptr float, ptr addrspace(1) %0, i64 %100, !dbg !49
  %102 = sext i32 %99 to i64, !dbg !49
  %103 = getelementptr float, ptr addrspace(1) %0, i64 %102, !dbg !49
  %104 = and i1 %11, %95, !dbg !50
  %105 = and i1 %11, %96, !dbg !50
  %106 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %101, i1 %104, i32 0, i1 %104) #1, !dbg !51
  %107 = bitcast i32 %106 to float, !dbg !51
  %108 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %103, i1 %105, i32 0, i1 %105) #1, !dbg !51
  %109 = bitcast i32 %108 to float, !dbg !51
  %110 = fadd float %93, %107, !dbg !52
  %111 = fadd float %94, %109, !dbg !52
  %112 = select i1 %36, float 1.000000e+00, float 0.000000e+00, !dbg !53
  %113 = select i1 %37, float 1.000000e+00, float 0.000000e+00, !dbg !53
  %114 = select i1 %59, float 1.000000e+00, float 0.000000e+00, !dbg !54
  %115 = select i1 %60, float 1.000000e+00, float 0.000000e+00, !dbg !54
  %116 = fadd float %114, %112, !dbg !55
  %117 = fadd float %115, %113, !dbg !55
  %118 = select i1 %78, float 1.000000e+00, float 0.000000e+00, !dbg !56
  %119 = select i1 %79, float 1.000000e+00, float 0.000000e+00, !dbg !56
  %120 = fadd float %118, %116, !dbg !57
  %121 = fadd float %119, %117, !dbg !57
  %122 = select i1 %95, float 1.000000e+00, float 0.000000e+00, !dbg !58
  %123 = select i1 %96, float 1.000000e+00, float 0.000000e+00, !dbg !58
  %124 = fadd float %122, %120, !dbg !59
  %125 = fadd float %123, %121, !dbg !59
  %126 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %110, float %124) #1, !dbg !60
  %127 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %111, float %125) #1, !dbg !60
  %128 = sext i32 %9 to i64, !dbg !61
  %129 = getelementptr float, ptr addrspace(1) %1, i64 %128, !dbg !61
  %130 = bitcast float %126 to i32, !dbg !62
  %131 = bitcast float %127 to i32, !dbg !62
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %130, i32 %131, ptr addrspace(1) %129, i1 %11) #1, !dbg !62
  ret void, !dbg !63
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cswttihed3hnzljzap26ayrk6t3hgo26u7miwn2ybfew335dzmjn.py", directory: "inductor_cache/sw")
!4 = !{ptr @triton_poi_fused__adaptive_avg_pool2d_34, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__adaptive_avg_pool2d_34, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__adaptive_avg_pool2d_34", linkageName: "triton_poi_fused__adaptive_avg_pool2d_34", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 31, column: 17, scope: !7)
!19 = !DILocation(line: 32, column: 25, scope: !7)
!20 = !DILocation(line: 33, column: 18, scope: !7)
!21 = !DILocation(line: 35, column: 46, scope: !7)
!22 = !DILocation(line: 36, column: 16, scope: !7)
!23 = !DILocation(line: 37, column: 18, scope: !7)
!24 = !DILocation(line: 34, column: 18, scope: !7)
!25 = !DILocation(line: 35, column: 33, scope: !7)
!26 = !DILocation(line: 35, column: 44, scope: !7)
!27 = !DILocation(line: 35, column: 52, scope: !7)
!28 = !DILocation(line: 35, column: 30, scope: !7)
!29 = !DILocation(line: 35, column: 70, scope: !7)
!30 = !DILocation(line: 35, column: 63, scope: !7)
!31 = !DILocation(line: 46, column: 20, scope: !7)
!32 = !DILocation(line: 38, column: 19, scope: !7)
!33 = !DILocation(line: 39, column: 35, scope: !7)
!34 = !DILocation(line: 39, column: 49, scope: !7)
!35 = !DILocation(line: 39, column: 57, scope: !7)
!36 = !DILocation(line: 39, column: 31, scope: !7)
!37 = !DILocation(line: 39, column: 76, scope: !7)
!38 = !DILocation(line: 39, column: 68, scope: !7)
!39 = !DILocation(line: 40, column: 20, scope: !7)
!40 = !DILocation(line: 43, column: 20, scope: !7)
!41 = !DILocation(line: 44, column: 49, scope: !7)
!42 = !DILocation(line: 44, column: 57, scope: !7)
!43 = !DILocation(line: 44, column: 31, scope: !7)
!44 = !DILocation(line: 44, column: 76, scope: !7)
!45 = !DILocation(line: 44, column: 68, scope: !7)
!46 = !DILocation(line: 45, column: 20, scope: !7)
!47 = !DILocation(line: 47, column: 49, scope: !7)
!48 = !DILocation(line: 47, column: 57, scope: !7)
!49 = !DILocation(line: 47, column: 31, scope: !7)
!50 = !DILocation(line: 47, column: 76, scope: !7)
!51 = !DILocation(line: 47, column: 68, scope: !7)
!52 = !DILocation(line: 48, column: 20, scope: !7)
!53 = !DILocation(line: 51, column: 34, scope: !7)
!54 = !DILocation(line: 54, column: 35, scope: !7)
!55 = !DILocation(line: 55, column: 20, scope: !7)
!56 = !DILocation(line: 58, column: 35, scope: !7)
!57 = !DILocation(line: 59, column: 20, scope: !7)
!58 = !DILocation(line: 62, column: 35, scope: !7)
!59 = !DILocation(line: 63, column: 20, scope: !7)
!60 = !DILocation(line: 64, column: 20, scope: !7)
!61 = !DILocation(line: 65, column: 25, scope: !7)
!62 = !DILocation(line: 65, column: 37, scope: !7)
!63 = !DILocation(line: 65, column: 4, scope: !7)
