ERROR!  Exponential power operator found in block that is specified to not allow Verilog-2001 syntax,   file: gen6.v, line: 8, col: 11
ERROR!  Error in parsing design
