<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F407_RCC: system/src/stm32f4-hal/stm32f4xx_ll_fsmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F407_RCC
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f4xx__ll__fsmc_8c_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_ll_fsmc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__fsmc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal_8h.html">stm32f4xx_hal.h</a>&quot;</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#if defined (HAL_SRAM_MODULE_ENABLED) || defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE_ENABLED) || defined(HAL_PCCARD_MODULE_ENABLED)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{ </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  uint32_t tmpr = 0U;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Init-&gt;NSBank));</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_MUX(Init-&gt;DataAddressMux));</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_MEMORY(Init-&gt;MemoryType));</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_MEMORY_WIDTH(Init-&gt;MemoryDataWidth));</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_BURSTMODE(Init-&gt;BurstAccessMode));</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_POLARITY(Init-&gt;WaitSignalPolarity));</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WRAP_MODE(Init-&gt;WrapMode));</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_SIGNAL_ACTIVE(Init-&gt;WaitSignalActive));</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WRITE_OPERATION(Init-&gt;WriteOperation));</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAITE_SIGNAL(Init-&gt;WaitSignal));</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_EXTENDED_MODE(Init-&gt;ExtendedMode));</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ASYNWAIT(Init-&gt;AsynchronousWait));</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WRITE_BURST(Init-&gt;WriteBurst));</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_PAGESIZE(Init-&gt;PageSize));</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WRITE_FIFO(Init-&gt;WriteFifo));</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_CONTINOUS_CLOCK(Init-&gt;ContinuousClock));</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || TM32F412Vx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">/* Get the BTCR register value */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  tmpr = Device-&gt;BTCR[Init-&gt;NSBank];</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="comment">/* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  tmpr &amp;= ((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a>     | <a class="code" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a>    | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a>     | \</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a>      | <a class="code" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a>   | <a class="code" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a>  | \</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a>   | <a class="code" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a>  | \</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a>      | <a class="code" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a>   | <a class="code" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a>   | \</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga192791b6dc4c25e4992b07f098006a4e">FSMC_BCR1_CPSIZE</a>   | <a class="code" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a>));</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">/* Set NORSRAM device control parameters */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  tmpr |= (uint32_t)(Init-&gt;DataAddressMux       |\</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                     Init-&gt;MemoryType           |\</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                     Init-&gt;MemoryDataWidth      |\</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                     Init-&gt;BurstAccessMode      |\</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                     Init-&gt;WaitSignalPolarity   |\</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                     Init-&gt;WrapMode             |\</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                     Init-&gt;WaitSignalActive     |\</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                     Init-&gt;WriteOperation       |\</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                     Init-&gt;WaitSignal           |\</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                     Init-&gt;ExtendedMode         |\</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                     Init-&gt;AsynchronousWait     |\</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                     Init-&gt;PageSize             |\</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                     Init-&gt;WriteBurst</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                     );</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">/* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">           WAITEN, EXTMOD, ASYNCWAIT,CPSIZE,  CBURSTRW, CCLKEN and WFDIS bits */</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  tmpr &amp;= ((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a>     | <a class="code" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a>    | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a>      | \</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a>      | <a class="code" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a>   | <a class="code" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a>   | \</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a>   | <a class="code" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a>      | \</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a>    | <a class="code" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a>   | <a class="code" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a> | \</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#ga192791b6dc4c25e4992b07f098006a4e">FSMC_BCR1_CPSIZE</a>    | <a class="code" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a> | FSMC_BCR1_CCLKEN    | \</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                       FSMC_BCR1_WFDIS));</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">/* Set NORSRAM device control parameters */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  tmpr |= (uint32_t)(Init-&gt;DataAddressMux       |\</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                     Init-&gt;MemoryType           |\</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                     Init-&gt;MemoryDataWidth      |\</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                     Init-&gt;BurstAccessMode      |\</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                     Init-&gt;WaitSignalPolarity   |\</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                     Init-&gt;WaitSignalActive     |\</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                     Init-&gt;WriteOperation       |\</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                     Init-&gt;WaitSignal           |\</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                     Init-&gt;ExtendedMode         |\</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                     Init-&gt;AsynchronousWait     |\</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                     Init-&gt;WriteBurst           |\</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                     Init-&gt;ContinuousClock      |\</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                     Init-&gt;PageSize             |\</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                     Init-&gt;WriteFifo);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"> </span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">if</span>(Init-&gt;MemoryType == FSMC_MEMORY_TYPE_NOR)</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  {</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  }</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  Device-&gt;BTCR[Init-&gt;NSBank] = tmpr;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="comment">/* Configure synchronous mode when Continuous clock is enabled for bank2..4 */</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">if</span>((Init-&gt;ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) &amp;&amp; (Init-&gt;NSBank != FSMC_NORSRAM_BANK1))</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  {</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    Device-&gt;BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init-&gt;ContinuousClock);</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  }</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">if</span>(Init-&gt;NSBank != FSMC_NORSRAM_BANK1)</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  {</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    Device-&gt;BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init-&gt;WriteFifo);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  }</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;}</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NORSRAM_DeInit(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;{</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_EXTENDED_DEVICE(ExDevice));</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="comment">/* Disable the FSMC_NORSRAM device */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  __FSMC_NORSRAM_DISABLE(Device, Bank);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">/* De-initialize the FSMC_NORSRAM device */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">/* FSMC_NORSRAM_BANK1 */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">if</span>(Bank == FSMC_NORSRAM_BANK1)</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  {</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    Device-&gt;BTCR[Bank] = 0x000030DBU;    </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  }</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">/* FSMC_NORSRAM_BANK2, FSMC_NORSRAM_BANK3 or FSMC_NORSRAM_BANK4 */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  {   </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    Device-&gt;BTCR[Bank] = 0x000030D2U; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  }</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  Device-&gt;BTCR[Bank + 1U] = 0x0FFFFFFFU;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  ExDevice-&gt;BWTR[Bank]    = 0x0FFFFFFFU;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;   </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  uint32_t tmpr = 0U;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_SETUP_TIME(Timing-&gt;AddressSetupTime));</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_HOLD_TIME(Timing-&gt;AddressHoldTime));</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_DATASETUP_TIME(Timing-&gt;DataSetupTime));</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TURNAROUND_TIME(Timing-&gt;BusTurnAroundDuration));</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_CLK_DIV(Timing-&gt;CLKDivision));</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_DATA_LATENCY(Timing-&gt;DataLatency));</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ACCESS_MODE(Timing-&gt;AccessMode));</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="comment">/* Get the BTCR register value */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  tmpr = Device-&gt;BTCR[Bank + 1U];</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">/* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  tmpr &amp;= ((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a">FSMC_BTR1_ADDSET</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d">FSMC_BTR1_ADDHLD</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389">FSMC_BTR1_DATAST</a> | \</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac">FSMC_BTR1_BUSTURN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b">FSMC_BTR1_DATLAT</a> | \</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c">FSMC_BTR1_ACCMOD</a>));</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">/* Set FSMC_NORSRAM device timing parameters */</span>  </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  tmpr |= (uint32_t)(Timing-&gt;AddressSetupTime                  |\</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                    ((Timing-&gt;AddressHoldTime) &lt;&lt; 4U)          |\</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                    ((Timing-&gt;DataSetupTime) &lt;&lt; 8U)            |\</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                    ((Timing-&gt;BusTurnAroundDuration) &lt;&lt; 16U)   |\</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                    (((Timing-&gt;CLKDivision)-1U) &lt;&lt; 20U)        |\</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                    (((Timing-&gt;DataLatency)-2U) &lt;&lt; 24U)        |\</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                    (Timing-&gt;AccessMode));</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  Device-&gt;BTCR[Bank + 1] = tmpr; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="comment">/* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="stm32f4xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(Device-&gt;BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN))</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  {</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    tmpr = (uint32_t)(Device-&gt;BTCR[FSMC_NORSRAM_BANK1 + 1U] &amp; ~(((uint32_t)0x0FU) &lt;&lt; 20U)); </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    tmpr |= (uint32_t)(((Timing-&gt;CLKDivision)-1U) &lt;&lt; 20U);</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    Device-&gt;BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  }</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;{</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  uint32_t tmpr = 0U;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_EXTENDED_MODE(ExtendedMode));</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="comment">/* Set NORSRAM device timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">if</span>(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  {</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_EXTENDED_DEVICE(Device));</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_SETUP_TIME(Timing-&gt;AddressSetupTime));</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_HOLD_TIME(Timing-&gt;AddressHoldTime));</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_DATASETUP_TIME(Timing-&gt;DataSetupTime));</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TURNAROUND_TIME(Timing-&gt;BusTurnAroundDuration));</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ACCESS_MODE(Timing-&gt;AccessMode));</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  </div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="comment">/* Get the BWTR register value */</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    tmpr = Device-&gt;BWTR[Bank];</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="comment">/* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    tmpr &amp;= ((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">FSMC_BWTR1_ADDSET</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf">FSMC_BWTR1_ADDHLD</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf">FSMC_BWTR1_DATAST</a> | \</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                         <a class="code" href="group___peripheral___registers___bits___definition.html#ga01289633ae20e7face5cb85cc031b532">FSMC_BWTR1_BUSTURN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0">FSMC_BWTR1_ACCMOD</a>));</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160; </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    tmpr |= (uint32_t)(Timing-&gt;AddressSetupTime                  |\</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                      ((Timing-&gt;AddressHoldTime) &lt;&lt; 4U)          |\</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                      ((Timing-&gt;DataSetupTime) &lt;&lt; 8U)            |\</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                      ((Timing-&gt;BusTurnAroundDuration) &lt;&lt; 16U)   |\</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                      (Timing-&gt;AccessMode));</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    Device-&gt;BWTR[Bank] = tmpr;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  }</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">else</span>                                        </div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  {</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    Device-&gt;BWTR[Bank] = 0x0FFFFFFFU;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  }   </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;  </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;}</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NORSRAM_WriteOperation_Enable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;{</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">/* Enable write operation */</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  Device-&gt;BTCR[Bank] |= FSMC_WRITE_OPERATION_ENABLE; </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;  </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;}</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NORSRAM_WriteOperation_Disable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;{</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">/* Disable write operation */</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  Device-&gt;BTCR[Bank] &amp;= ~FSMC_WRITE_OPERATION_ENABLE; </div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160; </div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;  </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;}</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init)</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;{</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  uint32_t tmpr  = 0U; </div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(Init-&gt;NandBank));</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_FEATURE(Init-&gt;Waitfeature));</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_MEMORY_WIDTH(Init-&gt;MemoryDataWidth));</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ECC_STATE(Init-&gt;EccComputation));</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ECCPAGE_SIZE(Init-&gt;ECCPageSize));</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TCLR_TIME(Init-&gt;TCLRSetupTime));</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TAR_TIME(Init-&gt;TARSetupTime));   </div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordflow">if</span>(Init-&gt;NandBank == FSMC_NAND_BANK2)</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  {</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    tmpr = Device-&gt;PCR2;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  }</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  {</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    tmpr = Device-&gt;PCR3;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  }</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="comment">/* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  tmpr &amp;= ((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga26f3ae80c9bbede6929c20004804476d">FSMC_PCR2_PWAITEN</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga2a2bfd8de14f8c726439ba8f494b38a1">FSMC_PCR2_PBKEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga175ab8f61bbc0bb5692fb62691db1ce3">FSMC_PCR2_PTYP</a> | \</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#ga656155275dc1c2f690687d07717e017a">FSMC_PCR2_PWID</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaa4f2c6c5ed8cd459a0822c35ea9e6800">FSMC_PCR2_TCLR</a> | \</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#gaa6513b62e23afdbadc4b25697378a0f2">FSMC_PCR2_TAR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaf2adbc7b4149193452b69bc55a968cd1">FSMC_PCR2_ECCPS</a>));  </div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="comment">/* Set NAND device control parameters */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  tmpr |= (uint32_t)(Init-&gt;Waitfeature                |\</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                     FSMC_PCR_MEMORY_TYPE_NAND        |\</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                     Init-&gt;MemoryDataWidth            |\</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                     Init-&gt;EccComputation             |\</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                     Init-&gt;ECCPageSize                |\</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                     ((Init-&gt;TCLRSetupTime) &lt;&lt; 9U)    |\</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                     ((Init-&gt;TARSetupTime) &lt;&lt; 13U));   </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">if</span>(Init-&gt;NandBank == FSMC_NAND_BANK2)</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  {</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="comment">/* NAND bank 2 registers configuration */</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    Device-&gt;PCR2  = tmpr;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  }</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  {</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    Device-&gt;PCR3  = tmpr;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  }</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  </div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;}</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;{</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  uint32_t tmpr = 0U;  </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  </div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">if</span>(Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  {</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    tmpr = Device-&gt;PMEM2;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  }</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  {</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    tmpr = Device-&gt;PMEM3;</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  } </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="comment">/* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  tmpr &amp;= ((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga50a34195ddb7ab7aebc2acac39b27536">FSMC_PMEM2_MEMSET2</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga7affee760cfe5d04a58bda9cd7fc5f72">FSMC_PMEM2_MEMWAIT2</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaad2c79ef9df8b619e93c15b506f4fd7d">FSMC_PMEM2_MEMHOLD2</a> | \</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#ga8a7783e155a688bf79e68ebf570421c4">FSMC_PMEM2_MEMHIZ2</a>));</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  </div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="comment">/* Set FSMC_NAND device timing parameters */</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  tmpr |= (uint32_t)(Timing-&gt;SetupTime                     |\</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                       ((Timing-&gt;WaitSetupTime) &lt;&lt; 8U)     |\</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                       ((Timing-&gt;HoldSetupTime) &lt;&lt; 16U)    |\</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                       ((Timing-&gt;HiZSetupTime) &lt;&lt; 24U)</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                       );</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                            </div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordflow">if</span>(Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  {</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="comment">/* NAND bank 2 registers configuration */</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    Device-&gt;PMEM2 = tmpr;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  }</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  {</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    Device-&gt;PMEM3 = tmpr;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  }  </div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  </div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;  </div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;}</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160; </div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;{</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  uint32_t tmpr = 0U;  </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  </div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="comment">/* Check the parameters */</span>  </div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  </div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordflow">if</span>(Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  {</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    tmpr = Device-&gt;PATT2;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  }</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  {</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    tmpr = Device-&gt;PATT3;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  } </div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  </div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="comment">/* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  tmpr &amp;= ((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaab6cd1418de73ee3b214be589912e45f">FSMC_PATT2_ATTSET2</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga6fda97184969b04e909ac97d31da48e6">FSMC_PATT2_ATTWAIT2</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gad007c3c6fbef432a5e6bb08bd6e0b1ce">FSMC_PATT2_ATTHOLD2</a> | \</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#gae2726cd505612675158551fd9eed763f">FSMC_PATT2_ATTHIZ2</a>));</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  </div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="comment">/* Set FSMC_NAND device timing parameters */</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  tmpr |= (uint32_t)(Timing-&gt;SetupTime                     |\</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                       ((Timing-&gt;WaitSetupTime) &lt;&lt; 8U)     |\</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                       ((Timing-&gt;HoldSetupTime) &lt;&lt; 16U)    |\</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                       ((Timing-&gt;HiZSetupTime) &lt;&lt; 24U)</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                       );</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                       </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordflow">if</span>(Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  {</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="comment">/* NAND bank 2 registers configuration */</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    Device-&gt;PATT2 = tmpr;</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  }</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  {</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    Device-&gt;PATT3 = tmpr;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  }   </div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;}</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; </div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_DeInit(FSMC_NAND_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;{</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="comment">/* Disable the NAND Bank */</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  __FSMC_NAND_DISABLE(Device, Bank);</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160; </div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="comment">/* De-initialize the NAND Bank */</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">if</span>(Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  {</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="comment">/* Set the FSMC_NAND_BANK2 registers to their reset values */</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    Device-&gt;PCR2  = 0x00000018U;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    Device-&gt;SR2   = 0x00000040U;</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    Device-&gt;PMEM2 = 0xFCFCFCFCU;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    Device-&gt;PATT2 = 0xFCFCFCFCU;  </div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  }</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="comment">/* FSMC_Bank3_NAND */</span>  </div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  {</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="comment">/* Set the FSMC_NAND_BANK3 registers to their reset values */</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    Device-&gt;PCR3  = 0x00000018U;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    Device-&gt;SR3   = 0x00000040U;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    Device-&gt;PMEM3 = 0xFCFCFCFCU;</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    Device-&gt;PATT3 = 0xFCFCFCFCU; </div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  }</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;}</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FSMC_NAND_ECC_Enable(FSMC_NAND_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;{</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="comment">/* Enable ECC feature */</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="keywordflow">if</span>(Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  {</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    Device-&gt;PCR2 |= <a class="code" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a>;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  }</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  {</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    Device-&gt;PCR3 |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga723c4c8c3b97cd1ce18c3b5c888e5b4e">FSMC_PCR3_ECCEN</a>;</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  } </div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  </div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;  </div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;}</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_ECC_Disable(FSMC_NAND_TypeDef *Device, uint32_t Bank)  </div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;{  </div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="comment">/* Disable ECC feature */</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keywordflow">if</span>(Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  {</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    Device-&gt;PCR2 &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a>;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  }</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  {</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    Device-&gt;PCR3 &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#ga723c4c8c3b97cd1ce18c3b5c888e5b4e">FSMC_PCR3_ECCEN</a>;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  } </div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160; </div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;  </div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;}</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160; </div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_GetECC(FSMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;{</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  uint32_t tickstart = 0U;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  </div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="comment">/* Check the parameters */</span> </div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_DEVICE(Device)); </div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(Bank));</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160; </div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="comment">/* Get tick */</span> </div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  tickstart = <a class="code" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>();</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160; </div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">/* Wait until FIFO is empty */</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordflow">while</span>(__FSMC_NAND_GET_FLAG(Device, Bank, FSMC_FLAG_FEMPT) == <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  {</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="comment">/* Check for the Timeout */</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="keywordflow">if</span>(Timeout != <a class="code" href="stm32f4xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a>)</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    {</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      <span class="keywordflow">if</span>((Timeout == 0U)||((<a class="code" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>() - tickstart ) &gt; Timeout))</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      {</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;      }</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    }   </div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  }</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;     </div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="keywordflow">if</span>(Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  {    </div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="comment">/* Get the ECCR2 register value */</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    *ECCval = (uint32_t)Device-&gt;ECCR2;</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  }</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  {    </div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="comment">/* Get the ECCR3 register value */</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    *ECCval = (uint32_t)Device-&gt;ECCR3;</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  }</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;  </div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;}</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160; </div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_PCCARD_Init(FSMC_PCCARD_TypeDef *Device, FSMC_PCCARD_InitTypeDef *Init)</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;{</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  uint32_t tmpr = 0U;</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  </div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">/* Check the parameters */</span> </div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_FEATURE(Init-&gt;Waitfeature));</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TCLR_TIME(Init-&gt;TCLRSetupTime));</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TAR_TIME(Init-&gt;TARSetupTime));     </div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  </div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="comment">/* Get PCCARD control register value */</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  tmpr = Device-&gt;PCR4;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  </div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="comment">/* Clear TAR, TCLR, PWAITEN and PWID bits */</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  tmpr &amp;= ((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0c583f305906f19b15ce3dc177fa21bd">FSMC_PCR4_TAR</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga7c7164974019263cacbc7dda2fc14126">FSMC_PCR4_TCLR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gab07ce7c785eb296a615b2c50415de21b">FSMC_PCR4_PWAITEN</a> | \</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#ga9486b2b7346570ecc5715f1d551c168a">FSMC_PCR4_PWID</a>));</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  </div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="comment">/* Set FSMC_PCCARD device control parameters */</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  tmpr |= (uint32_t)(Init-&gt;Waitfeature               |\</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                     FSMC_NAND_PCC_MEM_BUS_WIDTH_16  |\</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                     (Init-&gt;TCLRSetupTime &lt;&lt; 9U)     |\</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                     (Init-&gt;TARSetupTime &lt;&lt; 13U));</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  </div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  Device-&gt;PCR4 = tmpr;</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  </div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;}</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160; </div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_PCCARD_CommonSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;{</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  uint32_t tmpr = 0U;</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  </div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160; </div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="comment">/* Get PCCARD common space timing register value */</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  tmpr = Device-&gt;PMEM4;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  </div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="comment">/* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  tmpr &amp;= ((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga3b5cb5385ce2cef772ee4493c25617aa">FSMC_PMEM4_MEMSET4</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9673f81abf15ad70d09520db9ddfc58d">FSMC_PMEM4_MEMWAIT4</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga5028f0c2a642b7faedf602f0b2c0d64c">FSMC_PMEM4_MEMHOLD4</a> | \</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#ga6b194500112e61e5dd41ded843bb08c6">FSMC_PMEM4_MEMHIZ4</a>));</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="comment">/* Set PCCARD timing parameters */</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  tmpr |= (uint32_t)((Timing-&gt;SetupTime                 |\</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                    ((Timing-&gt;WaitSetupTime) &lt;&lt; 8U)     |\</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                    (Timing-&gt;HoldSetupTime) &lt;&lt; 16U)     |\</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                    ((Timing-&gt;HiZSetupTime) &lt;&lt; 24U));</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  </div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  Device-&gt;PMEM4 = tmpr;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  </div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;  </div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;}</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160; </div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_PCCARD_AttributeSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;{</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  uint32_t tmpr = 0U;</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160; </div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="comment">/* Check the parameters */</span>  </div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160; </div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="comment">/* Get PCCARD timing parameters */</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  tmpr = Device-&gt;PATT4;</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160; </div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="comment">/* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  tmpr &amp;= ((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga7f4d8fb0d47b4a3fddf55c2532dd3159">FSMC_PATT4_ATTSET4</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga01edeaedc31867997a188fa89cab2ec0">FSMC_PATT4_ATTWAIT4</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0bf06c395d55c775b4fbe202bac517a6">FSMC_PATT4_ATTHOLD4</a> | \</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#ga35948e4e9e5ce9d674e9e70ca2aeafe3">FSMC_PATT4_ATTHIZ4</a>));</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  </div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <span class="comment">/* Set PCCARD timing parameters */</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  tmpr |= (uint32_t)(Timing-&gt;SetupTime                 |\</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;                   ((Timing-&gt;WaitSetupTime) &lt;&lt; 8U)     |\</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;                   ((Timing-&gt;HoldSetupTime) &lt;&lt; 16U)    |\</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;                   ((Timing-&gt;HiZSetupTime) &lt;&lt; 24U));</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  Device-&gt;PATT4 = tmpr; </div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                                        </div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;}</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160; </div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_PCCARD_IOSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;{</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  uint32_t tmpr = 0U;</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  </div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="comment">/* Check the parameters */</span>  </div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <a class="code" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160; </div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="comment">/* Get FSMC_PCCARD device timing parameters */</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  tmpr = Device-&gt;PIO4;</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160; </div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="comment">/* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  tmpr &amp;= ((uint32_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaf14b77f09f496a1325b5384eef54dd4a">FSMC_PIO4_IOSET4</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga035a0645caab3851714123302dd0af1c">FSMC_PIO4_IOWAIT4</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gab55064df0d9fab8a072da6baa7b85878">FSMC_PIO4_IOHOLD4</a> | \</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;                       <a class="code" href="group___peripheral___registers___bits___definition.html#ga4cce93379430df64fd697ad772bc477d">FSMC_PIO4_IOHIZ4</a>));</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  </div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="comment">/* Set FSMC_PCCARD device timing parameters */</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  tmpr |= (uint32_t)(Timing-&gt;SetupTime                   |\</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                     ((Timing-&gt;WaitSetupTime) &lt;&lt; 8U)     |\</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                     ((Timing-&gt;HoldSetupTime) &lt;&lt; 16U)    |\</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                     ((Timing-&gt;HiZSetupTime) &lt;&lt; 24U));   </div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  Device-&gt;PIO4 = tmpr;</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  </div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;}</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;                                           </div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_PCCARD_DeInit(FSMC_PCCARD_TypeDef *Device)</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;{</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="comment">/* Disable the FSMC_PCCARD device */</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  __FSMC_PCCARD_DISABLE(Device);</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="comment">/* De-initialize the FSMC_PCCARD device */</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  Device-&gt;PCR4    = 0x00000018U; </div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  Device-&gt;SR4     = 0x00000000U;    </div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  Device-&gt;PMEM4   = 0xFCFCFCFCU;</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  Device-&gt;PATT4   = 0xFCFCFCFCU;</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  Device-&gt;PIO4    = 0xFCFCFCFCU;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  </div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;}</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160; </div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAL_SRAM_MODULE_ENABLED || HAL_NOR_MODULE_ENABLED || HAL_NAND_MODULE_ENABLED || HAL_PCCARD_MODULE_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160; </div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00198">stm32f4xx.h:198</a></div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gac9b3a85a73735ac840d0dcb59bc0fdd6"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div><div class="ttdoc">Provides a tick value in millisecond.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__hal_8c_source.html#l00322">stm32f4xx_hal.c:322</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga01289633ae20e7face5cb85cc031b532"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01289633ae20e7face5cb85cc031b532">FSMC_BWTR1_BUSTURN</a></div><div class="ttdeci">#define FSMC_BWTR1_BUSTURN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03816">stm32f407xx.h:3816</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga015672f5aa2132a55e316f5b7a577174"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a></div><div class="ttdeci">#define FSMC_BCR1_CBURSTRW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03530">stm32f407xx.h:3530</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga01edeaedc31867997a188fa89cab2ec0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01edeaedc31867997a188fa89cab2ec0">FSMC_PATT4_ATTWAIT4</a></div><div class="ttdeci">#define FSMC_PATT4_ATTWAIT4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04252">stm32f407xx.h:4252</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga027548b6b5971a2c56558932c956fa4c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c">FSMC_BTR1_ACCMOD</a></div><div class="ttdeci">#define FSMC_BTR1_ACCMOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03654">stm32f407xx.h:3654</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga035a0645caab3851714123302dd0af1c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga035a0645caab3851714123302dd0af1c">FSMC_PIO4_IOWAIT4</a></div><div class="ttdeci">#define FSMC_PIO4_IOWAIT4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04293">stm32f407xx.h:4293</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0bf06c395d55c775b4fbe202bac517a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0bf06c395d55c775b4fbe202bac517a6">FSMC_PATT4_ATTHOLD4</a></div><div class="ttdeci">#define FSMC_PATT4_ATTHOLD4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04262">stm32f407xx.h:4262</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0c583f305906f19b15ce3dc177fa21bd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0c583f305906f19b15ce3dc177fa21bd">FSMC_PCR4_TAR</a></div><div class="ttdeci">#define FSMC_PCR4_TAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03998">stm32f407xx.h:3998</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga141a337e3f1479e79d62b567ba685bcf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a></div><div class="ttdeci">#define FSMC_BCR1_WAITCFG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03521">stm32f407xx.h:3521</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14aaca2a8bccab73c7726cf73ee9be16"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a></div><div class="ttdeci">#define FSMC_BCR1_FACCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03517">stm32f407xx.h:3517</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga175ab8f61bbc0bb5692fb62691db1ce3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga175ab8f61bbc0bb5692fb62691db1ce3">FSMC_PCR2_PTYP</a></div><div class="ttdeci">#define FSMC_PCR2_PTYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03928">stm32f407xx.h:3928</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga192791b6dc4c25e4992b07f098006a4e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga192791b6dc4c25e4992b07f098006a4e">FSMC_BCR1_CPSIZE</a></div><div class="ttdeci">#define FSMC_BCR1_CPSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03526">stm32f407xx.h:3526</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga26f3ae80c9bbede6929c20004804476d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26f3ae80c9bbede6929c20004804476d">FSMC_PCR2_PWAITEN</a></div><div class="ttdeci">#define FSMC_PCR2_PWAITEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03926">stm32f407xx.h:3926</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga28dd9f93d8687cdc08745df9fcc38e89"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a></div><div class="ttdeci">#define FSMC_BCR1_MUXEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03507">stm32f407xx.h:3507</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2a2bfd8de14f8c726439ba8f494b38a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2a2bfd8de14f8c726439ba8f494b38a1">FSMC_PCR2_PBKEN</a></div><div class="ttdeci">#define FSMC_PCR2_PBKEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03927">stm32f407xx.h:3927</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga35948e4e9e5ce9d674e9e70ca2aeafe3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga35948e4e9e5ce9d674e9e70ca2aeafe3">FSMC_PATT4_ATTHIZ4</a></div><div class="ttdeci">#define FSMC_PATT4_ATTHIZ4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04272">stm32f407xx.h:4272</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3b5cb5385ce2cef772ee4493c25617aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3b5cb5385ce2cef772ee4493c25617aa">FSMC_PMEM4_MEMSET4</a></div><div class="ttdeci">#define FSMC_PMEM4_MEMSET4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04119">stm32f407xx.h:4119</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4aa5ee153cb4bf79f0d4ae2c47f365c4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">FSMC_BWTR1_ADDSET</a></div><div class="ttdeci">#define FSMC_BWTR1_ADDSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03794">stm32f407xx.h:3794</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4cce93379430df64fd697ad772bc477d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4cce93379430df64fd697ad772bc477d">FSMC_PIO4_IOHIZ4</a></div><div class="ttdeci">#define FSMC_PIO4_IOHIZ4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04313">stm32f407xx.h:4313</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4ef6dcccdb11a1b094966be0c019124b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b">FSMC_BTR1_DATLAT</a></div><div class="ttdeci">#define FSMC_BTR1_DATLAT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03648">stm32f407xx.h:3648</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5028f0c2a642b7faedf602f0b2c0d64c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5028f0c2a642b7faedf602f0b2c0d64c">FSMC_PMEM4_MEMHOLD4</a></div><div class="ttdeci">#define FSMC_PMEM4_MEMHOLD4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04139">stm32f407xx.h:4139</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50a34195ddb7ab7aebc2acac39b27536"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50a34195ddb7ab7aebc2acac39b27536">FSMC_PMEM2_MEMSET2</a></div><div class="ttdeci">#define FSMC_PMEM2_MEMSET2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04037">stm32f407xx.h:4037</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga57dbc565fbc7d8ec20fda7ef0da30df4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a></div><div class="ttdeci">#define FSMC_BCR1_WAITPOL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03519">stm32f407xx.h:3519</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga656155275dc1c2f690687d07717e017a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga656155275dc1c2f690687d07717e017a">FSMC_PCR2_PWID</a></div><div class="ttdeci">#define FSMC_PCR2_PWID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03930">stm32f407xx.h:3930</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6b194500112e61e5dd41ded843bb08c6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6b194500112e61e5dd41ded843bb08c6">FSMC_PMEM4_MEMHIZ4</a></div><div class="ttdeci">#define FSMC_PMEM4_MEMHIZ4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04149">stm32f407xx.h:4149</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6fda97184969b04e909ac97d31da48e6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fda97184969b04e909ac97d31da48e6">FSMC_PATT2_ATTWAIT2</a></div><div class="ttdeci">#define FSMC_PATT2_ATTWAIT2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04170">stm32f407xx.h:4170</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga723c4c8c3b97cd1ce18c3b5c888e5b4e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga723c4c8c3b97cd1ce18c3b5c888e5b4e">FSMC_PCR3_ECCEN</a></div><div class="ttdeci">#define FSMC_PCR3_ECCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03962">stm32f407xx.h:3962</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7936ff74a1cfba880a9b5bc943dc8661"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a></div><div class="ttdeci">#define FSMC_BCR1_EXTMOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03524">stm32f407xx.h:3524</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7affee760cfe5d04a58bda9cd7fc5f72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7affee760cfe5d04a58bda9cd7fc5f72">FSMC_PMEM2_MEMWAIT2</a></div><div class="ttdeci">#define FSMC_PMEM2_MEMWAIT2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04047">stm32f407xx.h:4047</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7c7164974019263cacbc7dda2fc14126"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c7164974019263cacbc7dda2fc14126">FSMC_PCR4_TCLR</a></div><div class="ttdeci">#define FSMC_PCR4_TCLR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03992">stm32f407xx.h:3992</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7ec9346bbaf845f1dffe33c4a625c0ac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac">FSMC_BTR1_BUSTURN</a></div><div class="ttdeci">#define FSMC_BTR1_BUSTURN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03636">stm32f407xx.h:3636</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7f4d8fb0d47b4a3fddf55c2532dd3159"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7f4d8fb0d47b4a3fddf55c2532dd3159">FSMC_PATT4_ATTSET4</a></div><div class="ttdeci">#define FSMC_PATT4_ATTSET4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04242">stm32f407xx.h:4242</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8a7783e155a688bf79e68ebf570421c4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8a7783e155a688bf79e68ebf570421c4">FSMC_PMEM2_MEMHIZ2</a></div><div class="ttdeci">#define FSMC_PMEM2_MEMHIZ2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04067">stm32f407xx.h:4067</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga94857a0177ae12f1172da65d8708ae97"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a></div><div class="ttdeci">#define FSMC_BCR1_BURSTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03518">stm32f407xx.h:3518</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9486b2b7346570ecc5715f1d551c168a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9486b2b7346570ecc5715f1d551c168a">FSMC_PCR4_PWID</a></div><div class="ttdeci">#define FSMC_PCR4_PWID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03986">stm32f407xx.h:3986</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9673f81abf15ad70d09520db9ddfc58d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9673f81abf15ad70d09520db9ddfc58d">FSMC_PMEM4_MEMWAIT4</a></div><div class="ttdeci">#define FSMC_PMEM4_MEMWAIT4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04129">stm32f407xx.h:4129</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9bab7a47703902d187502ac765ebb05d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a></div><div class="ttdeci">#define FSMC_BCR1_MTYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03509">stm32f407xx.h:3509</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa12297787a0580fedbd5244f0caa0a76"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a></div><div class="ttdeci">#define FSMC_BCR1_MWID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03513">stm32f407xx.h:3513</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa4f2c6c5ed8cd459a0822c35ea9e6800"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4f2c6c5ed8cd459a0822c35ea9e6800">FSMC_PCR2_TCLR</a></div><div class="ttdeci">#define FSMC_PCR2_TCLR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03936">stm32f407xx.h:3936</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa6513b62e23afdbadc4b25697378a0f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa6513b62e23afdbadc4b25697378a0f2">FSMC_PCR2_TAR</a></div><div class="ttdeci">#define FSMC_PCR2_TAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03942">stm32f407xx.h:3942</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa676b8e4f48602c27ea8edab61ce5db0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0">FSMC_BWTR1_ACCMOD</a></div><div class="ttdeci">#define FSMC_BWTR1_ACCMOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03822">stm32f407xx.h:3822</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7349a91da7ba38277a068f4e8eea314"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a></div><div class="ttdeci">#define FSMC_BCR1_WREN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03522">stm32f407xx.h:3522</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaab6cd1418de73ee3b214be589912e45f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaab6cd1418de73ee3b214be589912e45f">FSMC_PATT2_ATTSET2</a></div><div class="ttdeci">#define FSMC_PATT2_ATTSET2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04160">stm32f407xx.h:4160</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaad2c79ef9df8b619e93c15b506f4fd7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaad2c79ef9df8b619e93c15b506f4fd7d">FSMC_PMEM2_MEMHOLD2</a></div><div class="ttdeci">#define FSMC_PMEM2_MEMHOLD2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04057">stm32f407xx.h:4057</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab07ce7c785eb296a615b2c50415de21b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab07ce7c785eb296a615b2c50415de21b">FSMC_PCR4_PWAITEN</a></div><div class="ttdeci">#define FSMC_PCR4_PWAITEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03982">stm32f407xx.h:3982</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab457e5d3a33d80db3ad070b1cf57669a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a">FSMC_BTR1_ADDSET</a></div><div class="ttdeci">#define FSMC_BTR1_ADDSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03614">stm32f407xx.h:3614</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab55064df0d9fab8a072da6baa7b85878"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab55064df0d9fab8a072da6baa7b85878">FSMC_PIO4_IOHOLD4</a></div><div class="ttdeci">#define FSMC_PIO4_IOHOLD4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04303">stm32f407xx.h:4303</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe4611a02a4fa635b66d5b5e52328fc5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a></div><div class="ttdeci">#define FSMC_BCR1_WAITEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03523">stm32f407xx.h:3523</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac7c4dbd43df84559e30a9c332b265ad5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</a></div><div class="ttdeci">#define FSMC_BTR1_CLKDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03642">stm32f407xx.h:3642</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad007c3c6fbef432a5e6bb08bd6e0b1ce"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad007c3c6fbef432a5e6bb08bd6e0b1ce">FSMC_PATT2_ATTHOLD2</a></div><div class="ttdeci">#define FSMC_PATT2_ATTHOLD2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04180">stm32f407xx.h:4180</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad154cab86ce34cebfe1f76e5c2f78e61"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a></div><div class="ttdeci">#define FSMC_BCR1_MBKEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03506">stm32f407xx.h:3506</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad215e95feee8339393bd93a2bcea11f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</a></div><div class="ttdeci">#define FSMC_BCR1_WRAPMOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03520">stm32f407xx.h:3520</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadc4a3860c48a62ff0290622e1937072d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d">FSMC_BTR1_ADDHLD</a></div><div class="ttdeci">#define FSMC_BTR1_ADDHLD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03620">stm32f407xx.h:3620</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2726cd505612675158551fd9eed763f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2726cd505612675158551fd9eed763f">FSMC_PATT2_ATTHIZ2</a></div><div class="ttdeci">#define FSMC_PATT2_ATTHIZ2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04190">stm32f407xx.h:4190</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae39175370a991b500962fd084230e389"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389">FSMC_BTR1_DATAST</a></div><div class="ttdeci">#define FSMC_BTR1_DATAST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03626">stm32f407xx.h:3626</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaee2641a6f415d03df324667662bd3dcf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf">FSMC_BWTR1_DATAST</a></div><div class="ttdeci">#define FSMC_BWTR1_DATAST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03806">stm32f407xx.h:3806</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf14b77f09f496a1325b5384eef54dd4a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf14b77f09f496a1325b5384eef54dd4a">FSMC_PIO4_IOSET4</a></div><div class="ttdeci">#define FSMC_PIO4_IOSET4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l04283">stm32f407xx.h:4283</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf2adbc7b4149193452b69bc55a968cd1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf2adbc7b4149193452b69bc55a968cd1">FSMC_PCR2_ECCPS</a></div><div class="ttdeci">#define FSMC_PCR2_ECCPS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03948">stm32f407xx.h:3948</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf5673d96c0fb27c7faed335e05ad41c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a></div><div class="ttdeci">#define FSMC_BCR1_ASYNCWAIT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03525">stm32f407xx.h:3525</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa3d8ff62f87ab6aeb5170dd67de15cf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf">FSMC_BWTR1_ADDHLD</a></div><div class="ttdeci">#define FSMC_BWTR1_ADDHLD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03800">stm32f407xx.h:3800</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa528d578aec8bc0f77a2550d4e48438"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a></div><div class="ttdeci">#define FSMC_PCR2_ECCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l03934">stm32f407xx.h:3934</a></div></div>
<div class="ttc" id="astm32f4xx__hal_8h_html"><div class="ttname"><a href="stm32f4xx__hal_8h.html">stm32f4xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="astm32f4xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module's header file.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__hal__conf_8h_source.html#l00449">stm32f4xx_hal_conf.h:449</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a5b44dfd2a26f85f7b628b0945daff2c3"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a></div><div class="ttdeci">#define HAL_IS_BIT_SET(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__hal__def_8h_source.html#l00077">stm32f4xx_hal_def.h:77</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__hal__def_8h_source.html#l00057">stm32f4xx_hal_def.h:58</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a></div><div class="ttdeci">@ HAL_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__hal__def_8h_source.html#l00063">stm32f4xx_hal_def.h:62</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdeci">@ HAL_OK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__hal__def_8h_source.html#l00059">stm32f4xx_hal_def.h:59</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_aad28bc64749c50dcedd6bf819fdc6974"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a></div><div class="ttdeci">#define HAL_MAX_DELAY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__hal__def_8h_source.html#l00075">stm32f4xx_hal_def.h:75</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e8522150b400a43ebfdbd1fed060b8e2.html">system</a></li><li class="navelem"><a class="el" href="dir_87da1dd3838e3a2bc958fb8a1763f6f7.html">src</a></li><li class="navelem"><a class="el" href="dir_b41e70843681b9ec200e1f0988a3ab7d.html">stm32f4-hal</a></li><li class="navelem"><a class="el" href="stm32f4xx__ll__fsmc_8c.html">stm32f4xx_ll_fsmc.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
