# (C) 2001-2019 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files from any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License Subscription 
# Agreement, Intel FPGA IP License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Intel and sold by 
# Intel or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


set PHY_CONTROL_REG                     0x0
set PHY_STATUS_REG                      0x4
set PHY_ID_0_REG                        0x8
set PHY_ID_1_REG                        0xC
set PHY_DEV_ABILITY_REG                 0x10
set PHY_PARTNER_ABILITY_REG             0x14
set PHY_AN_EXPANSION_REG                0x18

set PHY_SERIAL_LOOPBACK                 14
