DRC: Design Rule Check Radiant Software (64-bit) 2023.2.1.288.0
Sat Dec 21 12:22:58 2024

(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO <2049992> - C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO <2049992> - C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
WARNING <1027013> - No port matched 'data_in'.
WARNING <1014301> - Can't resolve object 'data_in' in constraint 'ldc_set_location -site {23} [get_ports data_in]'.
WARNING <1027013> - No port matched 'data_out'.
WARNING <1014301> - Can't resolve object 'data_out' in constraint 'ldc_set_location -site {40} [get_ports data_out]'.
