var searchData=
[
  ['oar1_12322',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_12323',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ocfastmode_12324',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_12325',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState()']]],
  ['ocmode_12326',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode()'],['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode()']]],
  ['ocnidlestate_12327',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity_12328',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()']]],
  ['ocolr_12329',['OCOLR',['../struct_d_m_a2_d___type_def.html#a5ec0a83694c97af7786583ef37fb795c',1,'DMA2D_TypeDef']]],
  ['ocpolarity_12330',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity()']]],
  ['odr_12331',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['offstateidlemode_12332',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_12333',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['omar_12334',['OMAR',['../struct_d_m_a2_d___type_def.html#ab6be353d6107a8bb0641a438ac0eb93d',1,'DMA2D_TypeDef']]],
  ['oor_12335',['OOR',['../struct_d_m_a2_d___type_def.html#afe934616b06edb746effd439206836a5',1,'DMA2D_TypeDef']]],
  ['opfccr_12336',['OPFCCR',['../struct_d_m_a2_d___type_def.html#a79db32535165c766c9de2374a27ed059',1,'DMA2D_TypeDef']]],
  ['optcr_12337',['OPTCR',['../struct_f_l_a_s_h___type_def.html#acfef9b6d7da4271943edc04d7dfdf595',1,'FLASH_TypeDef']]],
  ['optcr1_12338',['OPTCR1',['../struct_f_l_a_s_h___type_def.html#a1dddf235f246a1d4e7e5084cd51e2dd0',1,'FLASH_TypeDef']]],
  ['optiontype_12339',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_12340',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['or_12341',['OR',['../struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'TIM_TypeDef']]],
  ['oscillatortype_12342',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_12343',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['otyper_12344',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['oversampling_12345',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]]
];
