{
    "CompileProcesses": [
        "cgproc.6811.json",
        "cgproc.6818.json",
        "cgproc.6819.json",
        "cgproc.6820.json"
    ],
    "MlibObjs": {},
    "PrevCompiledModules": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "outoforder_wrf_channel_0001",
        "outoforder_wrf_channel_0001",
        "cci_mpf_svc_vtp_0000",
        "cci_mpf_svc_vtp_0000",
        "altsyncram_0000_0000",
        "altsyncram_0000_0000",
        "altsyncram_0000_0004",
        "altsyncram_0000_0004",
        "altsyncram_0000_0008",
        "altsyncram_0000_0008",
        "cci_mpf_svc_vtp_tlb_0000",
        "cci_mpf_svc_vtp_tlb_0000",
        "cci_mpf_shim_detect_eop_track_flits",
        "cci_mpf_shim_detect_eop_track_flits",
        "ccip_logger",
        "ccip_logger",
        "cci_mpf_prim_fifo_lutram_0001",
        "cci_mpf_prim_fifo_lutram_0001",
        "cci_mpf_if",
        "cci_mpf_if",
        "fifo",
        "fifo",
        "cci_mpf_prim_lutram_init_banked_0000",
        "cci_mpf_prim_lutram_init_banked_0000",
        "ase_svfifo",
        "ase_svfifo",
        "ase_svfifo_0003",
        "ase_svfifo_0003",
        "cci_mpf_prim_arb_rr",
        "cci_mpf_prim_arb_rr",
        "cci_mpf_shim_buffer_fiu_0000",
        "cci_mpf_shim_buffer_fiu_0000",
        "cci_mpf_shim_pkg",
        "cci_mpf_shim_pkg",
        "ccip_cfg_pkg",
        "ccip_cfg_pkg",
        "ccis_if_pkg",
        "ccis_if_pkg",
        "cci_mpf_csrs",
        "cci_mpf_csrs",
        "cci_mpf_shim_vtp_svc_if",
        "cci_mpf_shim_vtp_svc_if"
    ],
    "stat": {
        "outputSizePerQuad": 36.0,
        "ru_self_cgstart": {
            "ru_minflt": 22404,
            "ru_utime_sec": 5.5701029999999996,
            "ru_stime_sec": 0.13944699999999999,
            "ru_nivcsw": 279,
            "ru_maxrss_kb": 145240,
            "ru_majflt": 248,
            "ru_nvcsw": 330
        },
        "mopSpeed": 71456.873915804797,
        "ru_childs_cgstart": {
            "ru_minflt": 199,
            "ru_utime_sec": 0.0030000000000000001,
            "ru_stime_sec": 0.0040200000000000001,
            "ru_nivcsw": 1,
            "ru_maxrss_kb": 62868,
            "ru_majflt": 0,
            "ru_nvcsw": 1
        },
        "ru_self_end": {
            "ru_minflt": 28054,
            "ru_utime_sec": 6.6250330000000002,
            "ru_stime_sec": 0.18656200000000001,
            "ru_nivcsw": 695,
            "ru_maxrss_kb": 152532,
            "ru_majflt": 274,
            "ru_nvcsw": 384
        },
        "nMops": 75382,
        "totalObjSize": 1222871,
        "nQuads": 33928,
        "CodeGen(%)": 15.923392381592672,
        "ru_childs_end": {
            "ru_minflt": 28061,
            "ru_utime_sec": 3.98576,
            "ru_stime_sec": 0.214198,
            "ru_nivcsw": 1110,
            "ru_maxrss_kb": 113860,
            "ru_majflt": 23,
            "ru_nvcsw": 118
        },
        "quadSpeed": 32161.375636298126,
        "mop/quad": 2.2218226833294032,
        "Frontend(%)": 84.076607618407323
    },
    "Misc": {
        "cwd": "/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "csrc_abs": "/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/csrc",
        "daidir_abs": "/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/work/ase_simv.daidir",
        "daidir": "/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/work/ase_simv.daidir",
        "archive_dir": "archive.0"
    },
    "NameTable": {
        "ccip_emulator_0000": [
            "ccip_emulator_0000",
            "DCUPF",
            "module"
        ],
        "ase_svfifo_0002": [
            "ase_svfifo_0002",
            "GspNz",
            "module"
        ],
        "ccip_wires_to_mpf_0000": [
            "ccip_wires_to_mpf_0000",
            "nrqRI",
            "module"
        ],
        "cci_csr_if_pkg": [
            "cci_csr_if_pkg",
            "gJv91",
            "module"
        ],
        "ase_svfifo_0001": [
            "ase_svfifo_0001",
            "Bujg0",
            "module"
        ],
        "cci_mpf_prim_repl_random": [
            "cci_mpf_prim_repl_random",
            "jaU82",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "altsyncram_0000_0002": [
            "altsyncram_0000_0002",
            "kLwEr",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "platform_shim_ccip_std_afu": [
            "platform_shim_ccip_std_afu",
            "KsnuC",
            "module"
        ],
        "ccip_if_pkg": [
            "ccip_if_pkg",
            "v4JVt",
            "module"
        ],
        "altsyncram_0000_0008": [
            "altsyncram_0000_0008",
            "BI3tm",
            "module"
        ],
        "cci_mpf_if": [
            "cci_mpf_if",
            "gSzRh",
            "module"
        ],
        "ase_pkg": [
            "ase_pkg",
            "P6CGW",
            "module"
        ],
        "ccip_checker_0000": [
            "ccip_checker_0000",
            "mQC9W",
            "module"
        ],
        "_vcs_unit__186124206": [
            "_vcs_unit__186124206",
            "jS9r7",
            "module"
        ],
        "app_csrs": [
            "app_csrs",
            "ct0cd",
            "module"
        ],
        "cci_mpf_shim_edge_if": [
            "cci_mpf_shim_edge_if",
            "Nbvg5",
            "module"
        ],
        "cci_mpf_shim_vtp_svc_if": [
            "cci_mpf_shim_vtp_svc_if",
            "QzcvA",
            "module"
        ],
        "cci_mpf_shim_null": [
            "cci_mpf_shim_null",
            "LduDM",
            "module"
        ],
        "ase_top": [
            "ase_top",
            "ZYNBA",
            "module"
        ],
        "_vcs_DPI_package": [
            "_vcs_DPI_package",
            "uM9F1",
            "module"
        ],
        "ase_svfifo_0003": [
            "ase_svfifo_0003",
            "mqYes",
            "module"
        ],
        "cci_mpf_pipe_std_0000": [
            "cci_mpf_pipe_std_0000",
            "CeB25",
            "module"
        ],
        "ccis_if_funcs_pkg": [
            "ccis_if_funcs_pkg",
            "DY6kV",
            "module"
        ],
        "ase_svfifo_0000": [
            "ase_svfifo_0000",
            "w0q9C",
            "module"
        ],
        "cci_mpf_shim_vtp": [
            "cci_mpf_shim_vtp",
            "LG0MF",
            "module"
        ],
        "ccis_if_pkg": [
            "ccis_if_pkg",
            "q7q7p",
            "module"
        ],
        "cci_mpf_if_pkg": [
            "cci_mpf_if_pkg",
            "bKHSF",
            "module"
        ],
        "ccip_logger": [
            "ccip_logger",
            "aUsad",
            "module"
        ],
        "ccip_cfg_pkg": [
            "ccip_cfg_pkg",
            "cm1qV",
            "module"
        ],
        "ase_svfifo": [
            "ase_svfifo",
            "WzJrk",
            "module"
        ],
        "altsyncram_0000_0006": [
            "altsyncram_0000_0006",
            "v0pBv",
            "module"
        ],
        "cci_mpf_svc_vtp_tlb_0000": [
            "cci_mpf_svc_vtp_tlb_0000",
            "nAe0u",
            "module"
        ],
        "cci_mpf_prim_fifo_lutram_0000_0001": [
            "cci_mpf_prim_fifo_lutram_0000_0001",
            "CrhJM",
            "module"
        ],
        "ALTERA_DEVICE_FAMILIES": [
            "ALTERA_DEVICE_FAMILIES",
            "uFC8u",
            "module"
        ],
        "outoforder_wrf_channel_0000": [
            "outoforder_wrf_channel_0000",
            "Tscfg",
            "module"
        ],
        "altsyncram_0000_0003": [
            "altsyncram_0000_0003",
            "cFpRu",
            "module"
        ],
        "outoforder_wrf_channel_0001": [
            "outoforder_wrf_channel_0001",
            "zTVPy",
            "module"
        ],
        "cci_mpf_prim_fifo_lutram_0000_0004": [
            "cci_mpf_prim_fifo_lutram_0000_0004",
            "pxqSD",
            "module"
        ],
        "platform_shim_ccip_0000": [
            "platform_shim_ccip_0000",
            "jiHZS",
            "module"
        ],
        "ccip_if_funcs_pkg": [
            "ccip_if_funcs_pkg",
            "Iussx",
            "module"
        ],
        "cci_mpf_shim_pwrite_if": [
            "cci_mpf_shim_pwrite_if",
            "HqDmE",
            "module"
        ],
        "csr_mgr": [
            "csr_mgr",
            "fvjTT",
            "module"
        ],
        "ccip_feature_list_pkg": [
            "ccip_feature_list_pkg",
            "Lj2WQ",
            "module"
        ],
        "cci_mpf_shim_pkg": [
            "cci_mpf_shim_pkg",
            "aHkzK",
            "module"
        ],
        "cci_mpf_csrs_pkg": [
            "cci_mpf_csrs_pkg",
            "cmrS9",
            "module"
        ],
        "_vcs_unit__3781236342": [
            "_vcs_unit__3781236342",
            "ASMxJ",
            "module"
        ],
        "cci_mpf_csrs": [
            "cci_mpf_csrs",
            "Tz5Cr",
            "module"
        ],
        "cci_mpf_prim_ram_simple_init_0001": [
            "cci_mpf_prim_ram_simple_init_0001",
            "VYq5b",
            "module"
        ],
        "cci_mpf_shim_csr_events": [
            "cci_mpf_shim_csr_events",
            "UKx5L",
            "module"
        ],
        "cci_mpf_shim_vtp_pt_walk_if": [
            "cci_mpf_shim_vtp_pt_walk_if",
            "zE9jK",
            "module"
        ],
        "cci_mpf_prim_fifo_lutram_0000_0002": [
            "cci_mpf_prim_fifo_lutram_0000_0002",
            "xJgfS",
            "module"
        ],
        "cci_mpf_prim_fifo_lutram_0001": [
            "cci_mpf_prim_fifo_lutram_0001",
            "zPGgJ",
            "module"
        ],
        "cci_mpf_prim_ram_dualport_byteena_0000": [
            "cci_mpf_prim_ram_dualport_byteena_0000",
            "UGA8J",
            "module"
        ],
        "cci_mpf_prim_lutram_0001_0000": [
            "cci_mpf_prim_lutram_0001_0000",
            "GFagf",
            "module"
        ],
        "cci_mpf_prim_fifo_lutram_ctrl": [
            "cci_mpf_prim_fifo_lutram_ctrl",
            "kxa6R",
            "module"
        ],
        "altsyncram_0000": [
            "altsyncram_0000",
            "Q0s3L",
            "module"
        ],
        "altsyncram_0000_0000": [
            "altsyncram_0000_0000",
            "ySarD",
            "module"
        ],
        "cci_mpf_shim_vtp_chan_l1_caches": [
            "cci_mpf_shim_vtp_chan_l1_caches",
            "qCB8D",
            "module"
        ],
        "altsyncram_0000_0001": [
            "altsyncram_0000_0001",
            "grm4Q",
            "module"
        ],
        "altsyncram_0000_0004": [
            "altsyncram_0000_0004",
            "BuRax",
            "module"
        ],
        "cci_mpf_shim_detect_eop_track_flits": [
            "cci_mpf_shim_detect_eop_track_flits",
            "dtL18",
            "module"
        ],
        "cci_mpf_prim_rob_0000": [
            "cci_mpf_prim_rob_0000",
            "a7Gem",
            "module"
        ],
        "altsyncram_0000_0005": [
            "altsyncram_0000_0005",
            "SGaeF",
            "module"
        ],
        "altsyncram_0000_0007": [
            "altsyncram_0000_0007",
            "a8CCL",
            "module"
        ],
        "cci_mpf_shim_csr": [
            "cci_mpf_shim_csr",
            "L9Q4V",
            "module"
        ],
        "cci_mpf_prim_ram_simple_init_0000": [
            "cci_mpf_prim_ram_simple_init_0000",
            "WKnFy",
            "module"
        ],
        "cci_mpf_shim_detect_eop": [
            "cci_mpf_shim_detect_eop",
            "TbjdA",
            "module"
        ],
        "cci_mpf_prim_lutram_init_banked_0000": [
            "cci_mpf_prim_lutram_init_banked_0000",
            "erDJK",
            "module"
        ],
        "cci_mpf_prim_heap_ctrl_0002": [
            "cci_mpf_prim_heap_ctrl_0002",
            "VnySW",
            "module"
        ],
        "cci_mpf_shim_buffer_fiu_0000": [
            "cci_mpf_shim_buffer_fiu_0000",
            "DKEsY",
            "module"
        ],
        "cci_mpf_shim_edge_afu_0000": [
            "cci_mpf_shim_edge_afu_0000",
            "qBFSn",
            "module"
        ],
        "cci_mpf_svc_vtp_pipe": [
            "cci_mpf_svc_vtp_pipe",
            "HDCYE",
            "module"
        ],
        "app_afu": [
            "app_afu",
            "jrFCU",
            "module"
        ],
        "conf_receiver": [
            "conf_receiver",
            "Cp5a9",
            "module"
        ],
        "fifo": [
            "fifo",
            "BWIbP",
            "module"
        ],
        "fifo_0000": [
            "fifo_0000",
            "hgzvm",
            "module"
        ],
        "cci_mpf_shim_vtp_chan_0000_0000": [
            "cci_mpf_shim_vtp_chan_0000_0000",
            "paNEz",
            "module"
        ],
        "fifo_0001": [
            "fifo_0001",
            "G9DyL",
            "module"
        ],
        "cci_mpf_shim_vtp_tlb_if": [
            "cci_mpf_shim_vtp_tlb_if",
            "MsicS",
            "module"
        ],
        "cci_mpf_svc_vtp_0000": [
            "cci_mpf_svc_vtp_0000",
            "KMR7b",
            "module"
        ],
        "cci_mpf_prim_arb_rr": [
            "cci_mpf_prim_arb_rr",
            "dcrRQ",
            "module"
        ],
        "cci_mpf_svc_vtp_tlb_0000_0000": [
            "cci_mpf_svc_vtp_tlb_0000_0000",
            "Lh8Tb",
            "module"
        ],
        "cci_mpf_shim_vtp_chan_0000": [
            "cci_mpf_shim_vtp_chan_0000",
            "LF9su",
            "module"
        ],
        "ALTERA_MF_MEMORY_INITIALIZATION": [
            "ALTERA_MF_MEMORY_INITIALIZATION",
            "er73t",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 89465
    },
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileStatus": "Successful"
}