

================================================================
== Vitis HLS Report for 'load_vec_41'
================================================================
* Date:           Mon Sep 15 01:27:55 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.665 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_rd  |      768|      768|         2|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_matmul.cpp:9]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_3, i1 1, void @p_str"   --->   Operation 6 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_2, i1 1, void @p_str"   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_1, i1 1, void @p_str"   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_0, i1 1, void @p_str"   --->   Operation 9 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.39ns)   --->   "%store_ln9 = store i10 0, i10 %i" [kernel_matmul.cpp:9]   --->   Operation 18 'store' 'store_ln9' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.inc.i" [kernel_matmul.cpp:9]   --->   Operation 19 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_9 = load i10 %i" [kernel_matmul.cpp:9]   --->   Operation 20 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%add_ln9 = add i10 %i_9, i10 1" [kernel_matmul.cpp:9]   --->   Operation 21 'add' 'add_ln9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.60ns)   --->   "%icmp_ln9 = icmp_eq  i10 %i_9, i10 768" [kernel_matmul.cpp:9]   --->   Operation 22 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc.split.i, void %load_vec.41.exit" [kernel_matmul.cpp:9]   --->   Operation 23 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i10 %i_9" [kernel_matmul.cpp:9]   --->   Operation 24 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_9, i32 2, i32 9" [kernel_matmul.cpp:9]   --->   Operation 25 'partselect' 'lshr_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i8 %lshr_ln9" [kernel_matmul.cpp:9]   --->   Operation 26 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_vec_0_addr = getelementptr i32 %i_vec_0, i64 0, i64 %zext_ln9" [kernel_matmul.cpp:12]   --->   Operation 27 'getelementptr' 'i_vec_0_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_vec_1_addr = getelementptr i32 %i_vec_1, i64 0, i64 %zext_ln9" [kernel_matmul.cpp:12]   --->   Operation 28 'getelementptr' 'i_vec_1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_vec_2_addr = getelementptr i32 %i_vec_2, i64 0, i64 %zext_ln9" [kernel_matmul.cpp:12]   --->   Operation 29 'getelementptr' 'i_vec_2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_vec_3_addr = getelementptr i32 %i_vec_3, i64 0, i64 %zext_ln9" [kernel_matmul.cpp:12]   --->   Operation 30 'getelementptr' 'i_vec_3_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicRAMAddr_to_i_vec_0_load = muxlogic i8 %i_vec_0_addr"   --->   Operation 31 'muxlogic' 'muxLogicRAMAddr_to_i_vec_0_load' <Predicate = (!icmp_ln9)> <Delay = 0.70>
ST_1 : Operation 32 [2/2] (0.71ns)   --->   "%i_vec_0_load = load i8 %i_vec_0_addr" [kernel_matmul.cpp:12]   --->   Operation 32 'load' 'i_vec_0_load' <Predicate = (!icmp_ln9)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 33 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicRAMAddr_to_i_vec_1_load = muxlogic i8 %i_vec_1_addr"   --->   Operation 33 'muxlogic' 'muxLogicRAMAddr_to_i_vec_1_load' <Predicate = (!icmp_ln9)> <Delay = 0.70>
ST_1 : Operation 34 [2/2] (0.71ns)   --->   "%i_vec_1_load = load i8 %i_vec_1_addr" [kernel_matmul.cpp:12]   --->   Operation 34 'load' 'i_vec_1_load' <Predicate = (!icmp_ln9)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 35 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicRAMAddr_to_i_vec_2_load = muxlogic i8 %i_vec_2_addr"   --->   Operation 35 'muxlogic' 'muxLogicRAMAddr_to_i_vec_2_load' <Predicate = (!icmp_ln9)> <Delay = 0.70>
ST_1 : Operation 36 [2/2] (0.71ns)   --->   "%i_vec_2_load = load i8 %i_vec_2_addr" [kernel_matmul.cpp:12]   --->   Operation 36 'load' 'i_vec_2_load' <Predicate = (!icmp_ln9)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 37 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicRAMAddr_to_i_vec_3_load = muxlogic i8 %i_vec_3_addr"   --->   Operation 37 'muxlogic' 'muxLogicRAMAddr_to_i_vec_3_load' <Predicate = (!icmp_ln9)> <Delay = 0.70>
ST_1 : Operation 38 [2/2] (0.71ns)   --->   "%i_vec_3_load = load i8 %i_vec_3_addr" [kernel_matmul.cpp:12]   --->   Operation 38 'load' 'i_vec_3_load' <Predicate = (!icmp_ln9)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%store_ln9 = store i10 %add_ln9, i10 %i" [kernel_matmul.cpp:9]   --->   Operation 39 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.39>
ST_1 : Operation 52 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48" [kernel_matmul.cpp:10]   --->   Operation 40 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_matmul.cpp:11]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [kernel_matmul.cpp:9]   --->   Operation 42 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] ( I:0.89ns O:0.89ns )   --->   "%i_vec_0_load = load i8 %i_vec_0_addr" [kernel_matmul.cpp:12]   --->   Operation 43 'load' 'i_vec_0_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 44 [1/2] ( I:0.89ns O:0.89ns )   --->   "%i_vec_1_load = load i8 %i_vec_1_addr" [kernel_matmul.cpp:12]   --->   Operation 44 'load' 'i_vec_1_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 45 [1/2] ( I:0.89ns O:0.89ns )   --->   "%i_vec_2_load = load i8 %i_vec_2_addr" [kernel_matmul.cpp:12]   --->   Operation 45 'load' 'i_vec_2_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 46 [1/2] ( I:0.89ns O:0.89ns )   --->   "%i_vec_3_load = load i8 %i_vec_3_addr" [kernel_matmul.cpp:12]   --->   Operation 46 'load' 'i_vec_3_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 47 [1/1] (0.43ns)   --->   "%tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %i_vec_0_load, i2 1, i32 %i_vec_1_load, i2 2, i32 %i_vec_2_load, i2 3, i32 %i_vec_3_load, i32 <undef>, i2 %trunc_ln9" [kernel_matmul.cpp:12]   --->   Operation 47 'sparsemux' 'tmp_i' <Predicate = true> <Delay = 0.43> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %tmp_i" [kernel_matmul.cpp:12]   --->   Operation 48 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicFIFOData_to_write_ln12 = muxlogic i32 %bitcast_ln12"   --->   Operation 49 'muxlogic' 'muxLogicFIFOData_to_write_ln12' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 50 [1/1] ( I:0.98ns O:0.98ns ) (share mux size 3)   --->   "%write_ln12 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %vector_stream, i32 %bitcast_ln12" [kernel_matmul.cpp:12]   --->   Operation 50 'write' 'write_ln12' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.inc.i" [kernel_matmul.cpp:9]   --->   Operation 51 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_vec_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ i_vec_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ i_vec_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ i_vec_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vector_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                               (alloca           ) [ 010]
specstablecontent_ln0           (specstablecontent) [ 000]
specstablecontent_ln0           (specstablecontent) [ 000]
specstablecontent_ln0           (specstablecontent) [ 000]
specstablecontent_ln0           (specstablecontent) [ 000]
specinterface_ln0               (specinterface    ) [ 000]
specinterface_ln0               (specinterface    ) [ 000]
specinterface_ln0               (specinterface    ) [ 000]
specinterface_ln0               (specinterface    ) [ 000]
specinterface_ln0               (specinterface    ) [ 000]
specinterface_ln0               (specinterface    ) [ 000]
specinterface_ln0               (specinterface    ) [ 000]
specinterface_ln0               (specinterface    ) [ 000]
store_ln9                       (store            ) [ 000]
br_ln9                          (br               ) [ 000]
i_9                             (load             ) [ 000]
add_ln9                         (add              ) [ 000]
icmp_ln9                        (icmp             ) [ 010]
br_ln9                          (br               ) [ 000]
trunc_ln9                       (trunc            ) [ 011]
lshr_ln9                        (partselect       ) [ 000]
zext_ln9                        (zext             ) [ 000]
i_vec_0_addr                    (getelementptr    ) [ 011]
i_vec_1_addr                    (getelementptr    ) [ 011]
i_vec_2_addr                    (getelementptr    ) [ 011]
i_vec_3_addr                    (getelementptr    ) [ 011]
muxLogicRAMAddr_to_i_vec_0_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_i_vec_1_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_i_vec_2_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_i_vec_3_load (muxlogic         ) [ 000]
store_ln9                       (store            ) [ 000]
specpipeline_ln10               (specpipeline     ) [ 000]
speclooptripcount_ln11          (speclooptripcount) [ 000]
specloopname_ln9                (specloopname     ) [ 000]
i_vec_0_load                    (load             ) [ 000]
i_vec_1_load                    (load             ) [ 000]
i_vec_2_load                    (load             ) [ 000]
i_vec_3_load                    (load             ) [ 000]
tmp_i                           (sparsemux        ) [ 000]
bitcast_ln12                    (bitcast          ) [ 000]
muxLogicFIFOData_to_write_ln12  (muxlogic         ) [ 000]
write_ln12                      (write            ) [ 000]
br_ln9                          (br               ) [ 000]
ret_ln0                         (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_vec_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_vec_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_vec_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i_vec_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vector_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4float.float.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln12_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_vec_0_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_0_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_vec_1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_1_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_vec_2_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_2_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_vec_3_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_vec_3_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_0_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_1_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_2_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_vec_3_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln9_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="10" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_9_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln9_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln9_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="9" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln9_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="lshr_ln9_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="10" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="0" index="3" bw="5" slack="0"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln9_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="muxLogicRAMAddr_to_i_vec_0_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_0_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="muxLogicRAMAddr_to_i_vec_1_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_1_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="muxLogicRAMAddr_to_i_vec_2_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_2_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="muxLogicRAMAddr_to_i_vec_3_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_i_vec_3_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln9_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="10" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="0" index="3" bw="2" slack="0"/>
<pin id="197" dir="0" index="4" bw="32" slack="0"/>
<pin id="198" dir="0" index="5" bw="2" slack="0"/>
<pin id="199" dir="0" index="6" bw="32" slack="0"/>
<pin id="200" dir="0" index="7" bw="2" slack="0"/>
<pin id="201" dir="0" index="8" bw="32" slack="0"/>
<pin id="202" dir="0" index="9" bw="32" slack="0"/>
<pin id="203" dir="0" index="10" bw="2" slack="1"/>
<pin id="204" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="bitcast_ln12_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln12/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="muxLogicFIFOData_to_write_ln12_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln12/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="234" class="1005" name="trunc_ln9_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="1"/>
<pin id="236" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_vec_0_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_0_addr "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_vec_1_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_1_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="i_vec_2_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="1"/>
<pin id="251" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_2_addr "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_vec_3_addr_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="64" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="40" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="77" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="84" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="91" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="98" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="134" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="134" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="134" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="166"><net_src comp="153" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="174"><net_src comp="77" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="84" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="91" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="98" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="137" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="207"><net_src comp="105" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="209"><net_src comp="111" pin="3"/><net_sink comp="192" pin=4"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="192" pin=5"/></net>

<net id="211"><net_src comp="117" pin="3"/><net_sink comp="192" pin=6"/></net>

<net id="212"><net_src comp="60" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="213"><net_src comp="123" pin="3"/><net_sink comp="192" pin=8"/></net>

<net id="214"><net_src comp="62" pin="0"/><net_sink comp="192" pin=9"/></net>

<net id="218"><net_src comp="192" pin="11"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="66" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="237"><net_src comp="149" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="192" pin=10"/></net>

<net id="242"><net_src comp="77" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="247"><net_src comp="84" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="252"><net_src comp="91" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="257"><net_src comp="98" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="123" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vector_stream | {2 }
 - Input state : 
	Port: load_vec.41 : i_vec_0 | {1 2 }
	Port: load_vec.41 : i_vec_1 | {1 2 }
	Port: load_vec.41 : i_vec_2 | {1 2 }
	Port: load_vec.41 : i_vec_3 | {1 2 }
  - Chain level:
	State 1
		store_ln9 : 1
		i_9 : 1
		add_ln9 : 2
		icmp_ln9 : 2
		br_ln9 : 3
		trunc_ln9 : 2
		lshr_ln9 : 2
		zext_ln9 : 3
		i_vec_0_addr : 4
		i_vec_1_addr : 4
		i_vec_2_addr : 4
		i_vec_3_addr : 4
		muxLogicRAMAddr_to_i_vec_0_load : 5
		i_vec_0_load : 5
		muxLogicRAMAddr_to_i_vec_1_load : 5
		i_vec_1_load : 5
		muxLogicRAMAddr_to_i_vec_2_load : 5
		i_vec_2_load : 5
		muxLogicRAMAddr_to_i_vec_3_load : 5
		i_vec_3_load : 5
		store_ln9 : 3
	State 2
		tmp_i : 1
		bitcast_ln12 : 2
		muxLogicFIFOData_to_write_ln12 : 3
		write_ln12 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
| sparsemux|              tmp_i_fu_192              |    0    |    32   |
|----------|----------------------------------------|---------|---------|
|    add   |             add_ln9_fu_137             |    0    |    10   |
|----------|----------------------------------------|---------|---------|
|   icmp   |             icmp_ln9_fu_143            |    0    |    4    |
|----------|----------------------------------------|---------|---------|
|   write  |         write_ln12_write_fu_70         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |            trunc_ln9_fu_149            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|partselect|             lshr_ln9_fu_153            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   zext   |             zext_ln9_fu_163            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          | muxLogicRAMAddr_to_i_vec_0_load_fu_171 |    0    |    0    |
|          | muxLogicRAMAddr_to_i_vec_1_load_fu_175 |    0    |    0    |
| muxlogic | muxLogicRAMAddr_to_i_vec_2_load_fu_179 |    0    |    0    |
|          | muxLogicRAMAddr_to_i_vec_3_load_fu_183 |    0    |    0    |
|          |  muxLogicFIFOData_to_write_ln12_fu_220 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    46   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_224     |   10   |
|i_vec_0_addr_reg_239|    8   |
|i_vec_1_addr_reg_244|    8   |
|i_vec_2_addr_reg_249|    8   |
|i_vec_3_addr_reg_254|    8   |
|  trunc_ln9_reg_234 |    2   |
+--------------------+--------+
|        Total       |   44   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
| grp_access_fu_111 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
| grp_access_fu_117 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
| grp_access_fu_123 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   64   ||   1.44  ||    0    ||    32   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   32   |
|  Register |    -   |   44   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   44   |   78   |
+-----------+--------+--------+--------+
