# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_6_averager.srcs/sources_1/imports/new/datamover_ctrl_2_0.vhd" \
"../../../../project_6_averager.srcs/sim_1/new/datamover_ctrl_2_0_testbench.vhd" \

# Do not sort compile order
nosort
