A:
   0    1    8    5    5    2    0    7    7   10 …
   7    0    4    0    4    7    6   10    9    5 …
   2    0    8    3    6    8   10    4    2   10 …
   2    4    8    5    2    3    3    1    5    9 …
  10    5    2    0   10    0    5    4    3   10 …
   9    1    0    7    9    6    8    7   10    9 …
   4    9    2    4    5    5    3    1    1    6 …
   6    9    6    9    1    2    7    1    1    3 …
   1    3    9    7    1    7    4    4    5    1 …
  10    4    1    6    2    5    5   10    1    2 …
   …    …    …    …    …    …    …    …    …    … ⋱

B:
   7    7    2    9    7    9    1    0    8    6 …
   4    2    7    3    8    8    4    3    2    0 …
   6    1    9    1   10    2    2    1    2    6 …
   0    6    2    3    7    1    8    5    6    6 …
   8    6    8    3    1    5    3    6    5    4 …
   3    0    4    2    7    7    5    8    7   10 …
   4    6   10    1    7    3    5    5    9    0 …
   2    9    7    5    8    0    1    7    7    4 …
   1    0    5    0    1    9    8    8    4    0 …
   4    6    7    7    5    3    8    4    7    3 …
   …    …    …    …    …    …    …    …    …    … ⋱

Gold1:
 196  311  428  206  384  291  305  363  405  243 …
 286  472  448  296  490  425  382  430  500  367 …
 269  439  555  260  529  390  416  425  559  370 …
 231  293  419  231  365  385  361  356  384  235 …
 307  479  484  313  453  477  368  366  529  295 …
 317  474  488  357  472  458  439  457  564  341 …
 246  339  385  272  381  424  364  324  386  263 …
 234  367  312  217  430  307  334  248  314  284 …
 231  370  403  197  453  334  353  410  382  344 …
 246  432  363  321  462  324  291  330  436  322 …
   …    …    …    …    …    …    …    …    …    … ⋱

TEST PASSED

Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matmul_partition_top glbl -Oenable_linking_all_libraries -prj matmul_partition.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s matmul_partition -debug all 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_19_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_19_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matmul_partition_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_17_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_17_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_mul_31ns_32ns_63_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_mul_31ns_32ns_63_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_11_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_11_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_25_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_25_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_mul_31ns_63ns_94_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_mul_31ns_63ns_94_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_23_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_23_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_33_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_33_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_13_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_13_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_readA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_matmul_partition_Pipeline_readA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_31_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_31_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_7_2_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_7_2_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_C_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_C_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_9_2_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_9_2_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_29_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_29_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_21_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_21_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_writeC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_matmul_partition_Pipeline_writeC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_27_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_27_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_A_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_A_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_15_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_sparsemux_15_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matmul_partition_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_readB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_partition_matmul_partition_Pipeline_readB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.matmul_partition_A_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matmul_partition_C_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matmul_partition_flow_control_lo...
Compiling module xil_defaultlib.matmul_partition_matmul_partitio...
Compiling module xil_defaultlib.matmul_partition_matmul_partitio...
Compiling module xil_defaultlib.matmul_partition_mul_32s_32s_32_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_9_2_3...
Compiling module xil_defaultlib.matmul_partition_sparsemux_7_2_3...
Compiling module xil_defaultlib.matmul_partition_sparsemux_33_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_31_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_29_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_27_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_25_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_23_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_21_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_19_4_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_17_3_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_15_3_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_13_3_...
Compiling module xil_defaultlib.matmul_partition_sparsemux_11_3_...
Compiling module xil_defaultlib.matmul_partition_matmul_partitio...
Compiling module xil_defaultlib.matmul_partition_matmul_partitio...
Compiling module xil_defaultlib.matmul_partition_control_s_axi
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_mem(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_stor...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_mem(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_load...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_reg_...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_burs...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_reg_...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_srl(...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_fifo...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_thro...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_reg_...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_writ...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_reg_...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi_read...
Compiling module xil_defaultlib.matmul_partition_gmem_m_axi(CONS...
Compiling module xil_defaultlib.matmul_partition_mul_31ns_32ns_6...
Compiling module xil_defaultlib.matmul_partition_mul_31ns_63ns_9...
Compiling module xil_defaultlib.matmul_partition
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_matmul_partition_top
Compiling module work.glbl
Built simulation snapshot matmul_partition

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jul 21 16:27:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Mon Jul 21 16:31:47 2025...
A:
   0    1    8    5    5    2    0    7    7   10 …
   7    0    4    0    4    7    6   10    9    5 …
   2    0    8    3    6    8   10    4    2   10 …
   2    4    8    5    2    3    3    1    5    9 …
  10    5    2    0   10    0    5    4    3   10 …
   9    1    0    7    9    6    8    7   10    9 …
   4    9    2    4    5    5    3    1    1    6 …
   6    9    6    9    1    2    7    1    1    3 …
   1    3    9    7    1    7    4    4    5    1 …
  10    4    1    6    2    5    5   10    1    2 …
   …    …    …    …    …    …    …    …    …    … ⋱

B:
   7    7    2    9    7    9    1    0    8    6 …
   4    2    7    3    8    8    4    3    2    0 …
   6    1    9    1   10    2    2    1    2    6 …
   0    6    2    3    7    1    8    5    6    6 …
   8    6    8    3    1    5    3    6    5    4 …
   3    0    4    2    7    7    5    8    7   10 …
   4    6   10    1    7    3    5    5    9    0 …
   2    9    7    5    8    0    1    7    7    4 …
   1    0    5    0    1    9    8    8    4    0 …
   4    6    7    7    5    3    8    4    7    3 …
   …    …    …    …    …    …    …    …    …    … ⋱

Gold1:
 196  311  428  206  384  291  305  363  405  243 …
 286  472  448  296  490  425  382  430  500  367 …
 269  439  555  260  529  390  416  425  559  370 …
 231  293  419  231  365  385  361  356  384  235 …
 307  479  484  313  453  477  368  366  529  295 …
 317  474  488  357  472  458  439  457  564  341 …
 246  339  385  272  381  424  364  324  386  263 …
 234  367  312  217  430  307  334  248  314  284 …
 231  370  403  197  453  334  353  410  382  344 …
 246  432  363  321  462  324  291  330  436  322 …
   …    …    …    …    …    …    …    …    …    … ⋱

TEST PASSED

