// Seed: 2705978656
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output tri0 id_5
);
  supply0 id_7;
  supply0 id_8;
  assign module_1.type_14 = 0;
  assign id_7 = ~id_8.id_8;
  assign id_8 = 1 <= id_1;
endmodule
module module_1 (
    inout supply1 id_0,
    input supply0 id_1,
    input tri0 id_2
    , id_9,
    input tri id_3,
    output tri id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wire id_7
);
  wire id_10;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_6,
      id_5,
      id_0
  );
  assign id_4 = id_3;
endmodule
