# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_7.srcs/sources_1/new/fact_decoder.v" \
"../../../../lab_7.srcs/sources_1/new/gpio_wrapper.v" \
"../../../../lab_7.srcs/sources_1/new/factorial_wrapper.v" \
"../../../../lab_7.srcs/sources_1/new/CU.v" \
"../../../../lab_7.srcs/sources_1/new/Factorial.v" \
"../../../../lab_7.srcs/sources_1/new/gpio_decoder.v" \
"../../../../lab_7.srcs/sources_1/new/DP.v" \
"../../../../lab_7.srcs/sources_1/new/main_address_decoder.v" \
"../../../../lab_7.srcs/sources_1/new/interface_wrapper.v" \
"../../../../lab_7.srcs/sources_1/imports/CMPE_140_lab8/tb_mips_top.v" \
"../../../../lab_7.srcs/sources_1/imports/CMPE_140_lab8/mips_fpga.v" \
"../../../../lab_7.srcs/sources_1/imports/CMPE_140_lab8/mips.v" \
"../../../../lab_7.srcs/sources_1/imports/CMPE_140_lab8/mips_top.v" \
"../../../../lab_7.srcs/sources_1/imports/CMPE_140_lab8/mem_parts.v" \
"../../../../lab_7.srcs/sources_1/imports/CMPE_140_lab8/dp_parts.v" \
"../../../../lab_7.srcs/sources_1/imports/CMPE_140_lab8/datapath.v" \
"../../../../lab_7.srcs/sources_1/imports/CMPE_140_lab8/utility.v" \
"../../../../lab_7.srcs/sources_1/imports/CMPE_140_lab8/controlunit.v" \
"../../../../lab_7.srcs/sources_1/imports/CMPE_140_lab8/cu_parts.v" \
"../../../../lab_7.srcs/sim_1/imports/CMPE_140_lab8/tb_mips_top.v" \
"../../../../lab_7.srcs/sim_1/imports/new/tb_factorial_wrapper.v" \
"../../../../lab_7.srcs/sim_1/imports/new/tb_gpio_wrapper.v" \
"../../../../lab_7.srcs/sim_1/imports/CMPE_140_lab8/mips_fpga.v" \
"../../../../lab_7.srcs/sim_1/imports/CMPE_140_lab8/mips.v" \
"../../../../lab_7.srcs/sim_1/imports/CMPE_140_lab8/mips_top.v" \
"../../../../lab_7.srcs/sim_1/imports/CMPE_140_lab8/mem_parts.v" \
"../../../../lab_7.srcs/sim_1/imports/CMPE_140_lab8/dp_parts.v" \
"../../../../lab_7.srcs/sim_1/imports/CMPE_140_lab8/datapath.v" \
"../../../../lab_7.srcs/sim_1/imports/CMPE_140_lab8/utility.v" \
"../../../../lab_7.srcs/sim_1/imports/CMPE_140_lab8/controlunit.v" \
"../../../../lab_7.srcs/sim_1/imports/CMPE_140_lab8/cu_parts.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
