;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-12
	SUB @121, 103
	JMZ 172, #203
	JMZ 172, #203
	SUB 0, @0
	JMN 0, #0
	SLT -1, <-20
	DJN 121, 100
	DJN 121, 100
	MOV -1, <-20
	ADD #130, 9
	SUB -1, <-3
	DJN 121, 100
	SUB @0, @2
	SUB @0, @2
	SUB -1, <-3
	SUB @121, 103
	DJN 121, 100
	SLT #130, 9
	JMP 172, #200
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, #2
	SUB @127, 106
	SUB @127, 106
	SUB @0, @2
	ADD #130, 9
	SPL <127, 106
	SPL 0, <-12
	SUB #72, @200
	SUB @-127, 900
	ADD #-72, @206
	DJN -1, @-20
	DJN -1, @-20
	DJN 121, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB -1, <-3
	JMN -1, @-3
	SUB 12, @10
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	ADD 210, 30
	JMZ -7, @-80
	ADD 210, 30
	CMP -207, <-120
	CMP -207, <-120
