|RS65816
seg7[0] <= special:special.seg7[0]
seg7[1] <= special:special.seg7[1]
seg7[2] <= special:special.seg7[2]
seg7[3] <= special:special.seg7[3]
seg7[4] <= special:special.seg7[4]
seg7[5] <= special:special.seg7[5]
seg7[6] <= special:special.seg7[6]
seg7[7] <= special:special.seg7[7]
seg7_digit[0] <= special:special.seg7Digit[0]
seg7_digit[1] <= special:special.seg7Digit[1]
seg7_digit[2] <= special:special.seg7Digit[2]
seg7_digit[3] <= special:special.seg7Digit[3]
led1 <= rs65c816:u0.WE
led2 <= special:special.timerIRQ
led3 <= <VCC>
led4 <= <VCC>
TXD0 <= uart:uart.tx
RXD0 => uart:uart.rx
RXD1 => uart:mouse.rx
reset_in => process_3.IN1
clk => pll:u3.inclk0
key1 => ~NO_FANOUT~
key2 => ~NO_FANOUT~
sync <= display:u4.sync
video[0] <= display:u4.video[0]
video[1] <= display:u4.video[1]
video[2] <= display:u4.video[2]
video[3] <= display:u4.video[3]
video[4] <= display:u4.video[4]
video[5] <= display:u4.video[5]
video[6] <= display:u4.video[6]
video[7] <= display:u4.video[7]
video[8] <= display:u4.video[8]
sdram_a[0] <= sdram_simple:u5.sdram_a[0]
sdram_a[1] <= sdram_simple:u5.sdram_a[1]
sdram_a[2] <= sdram_simple:u5.sdram_a[2]
sdram_a[3] <= sdram_simple:u5.sdram_a[3]
sdram_a[4] <= sdram_simple:u5.sdram_a[4]
sdram_a[5] <= sdram_simple:u5.sdram_a[5]
sdram_a[6] <= sdram_simple:u5.sdram_a[6]
sdram_a[7] <= sdram_simple:u5.sdram_a[7]
sdram_a[8] <= sdram_simple:u5.sdram_a[8]
sdram_a[9] <= sdram_simple:u5.sdram_a[9]
sdram_a[10] <= sdram_simple:u5.sdram_a[10]
sdram_a[11] <= sdram_simple:u5.sdram_a[11]
sdram_ba[0] <= sdram_simple:u5.sdram_ba[0]
sdram_ba[1] <= sdram_simple:u5.sdram_ba[1]
sdram_dq[0] <> sdram_simple:u5.sdram_dq[0]
sdram_dq[1] <> sdram_simple:u5.sdram_dq[1]
sdram_dq[2] <> sdram_simple:u5.sdram_dq[2]
sdram_dq[3] <> sdram_simple:u5.sdram_dq[3]
sdram_dq[4] <> sdram_simple:u5.sdram_dq[4]
sdram_dq[5] <> sdram_simple:u5.sdram_dq[5]
sdram_dq[6] <> sdram_simple:u5.sdram_dq[6]
sdram_dq[7] <> sdram_simple:u5.sdram_dq[7]
sdram_dq[8] <> sdram_simple:u5.sdram_dq[8]
sdram_dq[9] <> sdram_simple:u5.sdram_dq[9]
sdram_dq[10] <> sdram_simple:u5.sdram_dq[10]
sdram_dq[11] <> sdram_simple:u5.sdram_dq[11]
sdram_dq[12] <> sdram_simple:u5.sdram_dq[12]
sdram_dq[13] <> sdram_simple:u5.sdram_dq[13]
sdram_dq[14] <> sdram_simple:u5.sdram_dq[14]
sdram_dq[15] <> sdram_simple:u5.sdram_dq[15]
sdram_clk <= pll:u3.c1
sdram_cke <= sdram_simple:u5.sdram_cke
sdram_cs_n <= sdram_simple:u5.sdram_cs_n
sdram_ras_n <= sdram_simple:u5.sdram_ras_n
sdram_cas_n <= sdram_simple:u5.sdram_cas_n
sdram_we_n <= sdram_simple:u5.sdram_we_n
sdram_mldq <= sdram_simple:u5.sdram_dqml
sdram_mhdq <= sdram_simple:u5.sdram_dqmh
SDmiso => spi_master:u6.miso
SDsclk <= spi_master:u6.sclk
SDss[0] <= spi_master:u6.ss_n[0]
SDmosi <= spi_master:u6.mosi
ps2Clk => my6502keyboard:u8.PS2_CLK
ps2Data => my6502keyboard:u8.PS2_DATA


|RS65816|RS65C816:u0
CLK => opcodes:u2.clock
CLK => carrys[0].CLK
CLK => carrys[1].CLK
CLK => carrys[2].CLK
CLK => carrys[3].CLK
CLK => tempRes[0].CLK
CLK => tempRes[1].CLK
CLK => tempRes[2].CLK
CLK => tempRes[3].CLK
CLK => tempRes[4].CLK
CLK => tempRes[5].CLK
CLK => tempRes[6].CLK
CLK => tempRes[7].CLK
CLK => tempFlags[0].CLK
CLK => tempFlags[1].CLK
CLK => tempFlags[2].CLK
CLK => tempFlags[3].CLK
CLK => tempFlags[4].CLK
CLK => tempFlags[5].CLK
CLK => tempFlags[6].CLK
CLK => tempFlags[7].CLK
CLK => A16[0].CLK
CLK => A16[1].CLK
CLK => A16[2].CLK
CLK => A16[3].CLK
CLK => A16[4].CLK
CLK => A16[5].CLK
CLK => A16[6].CLK
CLK => A16[7].CLK
CLK => A16[8].CLK
CLK => A16[9].CLK
CLK => A16[10].CLK
CLK => A16[11].CLK
CLK => A16[12].CLK
CLK => A16[13].CLK
CLK => A16[14].CLK
CLK => A16[15].CLK
CLK => D_OUT[0]~reg0.CLK
CLK => D_OUT[1]~reg0.CLK
CLK => D_OUT[2]~reg0.CLK
CLK => D_OUT[3]~reg0.CLK
CLK => D_OUT[4]~reg0.CLK
CLK => D_OUT[5]~reg0.CLK
CLK => D_OUT[6]~reg0.CLK
CLK => D_OUT[7]~reg0.CLK
CLK => movNeg.CLK
CLK => val16[0].CLK
CLK => val16[1].CLK
CLK => val16[2].CLK
CLK => val16[3].CLK
CLK => val16[4].CLK
CLK => val16[5].CLK
CLK => val16[6].CLK
CLK => val16[7].CLK
CLK => val16[8].CLK
CLK => val16[9].CLK
CLK => val16[10].CLK
CLK => val16[11].CLK
CLK => val16[12].CLK
CLK => val16[13].CLK
CLK => val16[14].CLK
CLK => val16[15].CLK
CLK => addr[0].CLK
CLK => addr[1].CLK
CLK => addr[2].CLK
CLK => addr[3].CLK
CLK => addr[4].CLK
CLK => addr[5].CLK
CLK => addr[6].CLK
CLK => addr[7].CLK
CLK => addr[8].CLK
CLK => addr[9].CLK
CLK => addr[10].CLK
CLK => addr[11].CLK
CLK => addr[12].CLK
CLK => addr[13].CLK
CLK => addr[14].CLK
CLK => addr[15].CLK
CLK => addr[16].CLK
CLK => addr[17].CLK
CLK => addr[18].CLK
CLK => addr[19].CLK
CLK => addr[20].CLK
CLK => addr[21].CLK
CLK => addr[22].CLK
CLK => addr[23].CLK
CLK => aluC_flag.CLK
CLK => flag816.CLK
CLK => opB[0].CLK
CLK => opB[1].CLK
CLK => opB[2].CLK
CLK => opB[3].CLK
CLK => opB[4].CLK
CLK => opB[5].CLK
CLK => opB[6].CLK
CLK => opB[7].CLK
CLK => opB[8].CLK
CLK => opB[9].CLK
CLK => opB[10].CLK
CLK => opB[11].CLK
CLK => opB[12].CLK
CLK => opB[13].CLK
CLK => opB[14].CLK
CLK => opB[15].CLK
CLK => long.CLK
CLK => sbc.CLK
CLK => adc.CLK
CLK => directY[0].CLK
CLK => directY[1].CLK
CLK => directY[2].CLK
CLK => directY[3].CLK
CLK => directY[4].CLK
CLK => directY[5].CLK
CLK => directY[6].CLK
CLK => directY[7].CLK
CLK => directY[8].CLK
CLK => directY[9].CLK
CLK => directY[10].CLK
CLK => directY[11].CLK
CLK => directY[12].CLK
CLK => directY[13].CLK
CLK => directY[14].CLK
CLK => directY[15].CLK
CLK => directX[0].CLK
CLK => directX[1].CLK
CLK => directX[2].CLK
CLK => directX[3].CLK
CLK => directX[4].CLK
CLK => directX[5].CLK
CLK => directX[6].CLK
CLK => directX[7].CLK
CLK => directX[8].CLK
CLK => directX[9].CLK
CLK => directX[10].CLK
CLK => directX[11].CLK
CLK => directX[12].CLK
CLK => directX[13].CLK
CLK => directX[14].CLK
CLK => directX[15].CLK
CLK => yInd[0].CLK
CLK => yInd[1].CLK
CLK => yInd[2].CLK
CLK => yInd[3].CLK
CLK => yInd[4].CLK
CLK => yInd[5].CLK
CLK => yInd[6].CLK
CLK => yInd[7].CLK
CLK => yInd[8].CLK
CLK => yInd[9].CLK
CLK => yInd[10].CLK
CLK => yInd[11].CLK
CLK => yInd[12].CLK
CLK => yInd[13].CLK
CLK => yInd[14].CLK
CLK => yInd[15].CLK
CLK => xInd[0].CLK
CLK => xInd[1].CLK
CLK => xInd[2].CLK
CLK => xInd[3].CLK
CLK => xInd[4].CLK
CLK => xInd[5].CLK
CLK => xInd[6].CLK
CLK => xInd[7].CLK
CLK => xInd[8].CLK
CLK => xInd[9].CLK
CLK => xInd[10].CLK
CLK => xInd[11].CLK
CLK => xInd[12].CLK
CLK => xInd[13].CLK
CLK => xInd[14].CLK
CLK => xInd[15].CLK
CLK => Y16[0].CLK
CLK => Y16[1].CLK
CLK => Y16[2].CLK
CLK => Y16[3].CLK
CLK => Y16[4].CLK
CLK => Y16[5].CLK
CLK => Y16[6].CLK
CLK => Y16[7].CLK
CLK => Y16[8].CLK
CLK => Y16[9].CLK
CLK => Y16[10].CLK
CLK => Y16[11].CLK
CLK => Y16[12].CLK
CLK => Y16[13].CLK
CLK => Y16[14].CLK
CLK => Y16[15].CLK
CLK => X16[0].CLK
CLK => X16[1].CLK
CLK => X16[2].CLK
CLK => X16[3].CLK
CLK => X16[4].CLK
CLK => X16[5].CLK
CLK => X16[6].CLK
CLK => X16[7].CLK
CLK => X16[8].CLK
CLK => X16[9].CLK
CLK => X16[10].CLK
CLK => X16[11].CLK
CLK => X16[12].CLK
CLK => X16[13].CLK
CLK => X16[14].CLK
CLK => X16[15].CLK
CLK => interrupt[0].CLK
CLK => interrupt[1].CLK
CLK => progBankTemp[0].CLK
CLK => progBankTemp[1].CLK
CLK => progBankTemp[2].CLK
CLK => progBankTemp[3].CLK
CLK => progBankTemp[4].CLK
CLK => progBankTemp[5].CLK
CLK => progBankTemp[6].CLK
CLK => progBankTemp[7].CLK
CLK => opA[0].CLK
CLK => opA[1].CLK
CLK => opA[2].CLK
CLK => opA[3].CLK
CLK => opA[4].CLK
CLK => opA[5].CLK
CLK => opA[6].CLK
CLK => opA[7].CLK
CLK => opA[8].CLK
CLK => opA[9].CLK
CLK => opA[10].CLK
CLK => opA[11].CLK
CLK => opA[12].CLK
CLK => opA[13].CLK
CLK => opA[14].CLK
CLK => opA[15].CLK
CLK => oldPc16[0].CLK
CLK => oldPc16[1].CLK
CLK => oldPc16[2].CLK
CLK => oldPc16[3].CLK
CLK => oldPc16[4].CLK
CLK => oldPc16[5].CLK
CLK => oldPc16[6].CLK
CLK => oldPc16[7].CLK
CLK => oldPc16[8].CLK
CLK => oldPc16[9].CLK
CLK => oldPc16[10].CLK
CLK => oldPc16[11].CLK
CLK => oldPc16[12].CLK
CLK => oldPc16[13].CLK
CLK => oldPc16[14].CLK
CLK => oldPc16[15].CLK
CLK => absBase[0].CLK
CLK => absBase[1].CLK
CLK => absBase[2].CLK
CLK => absBase[3].CLK
CLK => absBase[4].CLK
CLK => absBase[5].CLK
CLK => absBase[6].CLK
CLK => absBase[7].CLK
CLK => absBase[8].CLK
CLK => absBase[9].CLK
CLK => absBase[10].CLK
CLK => absBase[11].CLK
CLK => absBase[12].CLK
CLK => absBase[13].CLK
CLK => absBase[14].CLK
CLK => absBase[15].CLK
CLK => absBase[16].CLK
CLK => absBase[17].CLK
CLK => absBase[18].CLK
CLK => absBase[19].CLK
CLK => absBase[20].CLK
CLK => absBase[21].CLK
CLK => absBase[22].CLK
CLK => absBase[23].CLK
CLK => aluAddHi.CLK
CLK => fetch.CLK
CLK => rwData.CLK
CLK => WE~reg0.CLK
CLK => cpuSlow~reg0.CLK
CLK => opcode[0].CLK
CLK => opcode[1].CLK
CLK => opcode[2].CLK
CLK => opcode[3].CLK
CLK => opcode[4].CLK
CLK => opcode[5].CLK
CLK => opcode[6].CLK
CLK => opcode[7].CLK
CLK => waitflag.CLK
CLK => stop.CLK
CLK => doOpcode.CLK
CLK => COP_flag.CLK
CLK => flags[0].CLK
CLK => flags[1].CLK
CLK => flags[2].CLK
CLK => flags[3].CLK
CLK => flags[4].CLK
CLK => flags[5].CLK
CLK => flags[6].CLK
CLK => flags[7].CLK
CLK => wdm[0].CLK
CLK => wdm[1].CLK
CLK => wdm[2].CLK
CLK => direct[0].CLK
CLK => direct[1].CLK
CLK => direct[2].CLK
CLK => direct[3].CLK
CLK => direct[4].CLK
CLK => direct[5].CLK
CLK => direct[6].CLK
CLK => direct[7].CLK
CLK => direct[8].CLK
CLK => direct[9].CLK
CLK => direct[10].CLK
CLK => direct[11].CLK
CLK => direct[12].CLK
CLK => direct[13].CLK
CLK => direct[14].CLK
CLK => direct[15].CLK
CLK => stackp[0].CLK
CLK => stackp[1].CLK
CLK => stackp[2].CLK
CLK => stackp[3].CLK
CLK => stackp[4].CLK
CLK => stackp[5].CLK
CLK => stackp[6].CLK
CLK => stackp[7].CLK
CLK => stackp[8].CLK
CLK => stackp[9].CLK
CLK => stackp[10].CLK
CLK => stackp[11].CLK
CLK => stackp[12].CLK
CLK => stackp[13].CLK
CLK => stackp[14].CLK
CLK => stackp[15].CLK
CLK => dataBank[0].CLK
CLK => dataBank[1].CLK
CLK => dataBank[2].CLK
CLK => dataBank[3].CLK
CLK => dataBank[4].CLK
CLK => dataBank[5].CLK
CLK => dataBank[6].CLK
CLK => dataBank[7].CLK
CLK => pc[0].CLK
CLK => pc[1].CLK
CLK => pc[2].CLK
CLK => pc[3].CLK
CLK => pc[4].CLK
CLK => pc[5].CLK
CLK => pc[6].CLK
CLK => pc[7].CLK
CLK => pc[8].CLK
CLK => pc[9].CLK
CLK => pc[10].CLK
CLK => pc[11].CLK
CLK => pc[12].CLK
CLK => pc[13].CLK
CLK => pc[14].CLK
CLK => pc[15].CLK
CLK => pc[16].CLK
CLK => pc[17].CLK
CLK => pc[18].CLK
CLK => pc[19].CLK
CLK => pc[20].CLK
CLK => pc[21].CLK
CLK => pc[22].CLK
CLK => pc[23].CLK
CLK => result17[0].CLK
CLK => result17[1].CLK
CLK => result17[2].CLK
CLK => result17[3].CLK
CLK => result17[4].CLK
CLK => result17[5].CLK
CLK => result17[6].CLK
CLK => result17[7].CLK
CLK => result17[8].CLK
CLK => result17[9].CLK
CLK => result17[10].CLK
CLK => result17[11].CLK
CLK => result17[12].CLK
CLK => result17[13].CLK
CLK => result17[14].CLK
CLK => result17[15].CLK
CLK => result17[16].CLK
CLK => afterAlu~43.DATAIN
CLK => afterPushLo~43.DATAIN
CLK => procState~1.DATAIN
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => pc.OUTPUTSELECT
RST_N => dataBank.OUTPUTSELECT
RST_N => dataBank.OUTPUTSELECT
RST_N => dataBank.OUTPUTSELECT
RST_N => dataBank.OUTPUTSELECT
RST_N => dataBank.OUTPUTSELECT
RST_N => dataBank.OUTPUTSELECT
RST_N => dataBank.OUTPUTSELECT
RST_N => dataBank.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => stackp.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => direct.OUTPUTSELECT
RST_N => wdm.OUTPUTSELECT
RST_N => wdm.OUTPUTSELECT
RST_N => wdm.OUTPUTSELECT
RST_N => flags.OUTPUTSELECT
RST_N => flags.OUTPUTSELECT
RST_N => flags.OUTPUTSELECT
RST_N => flags.OUTPUTSELECT
RST_N => COP_flag.OUTPUTSELECT
RST_N => doOpcode.OUTPUTSELECT
RST_N => stop.OUTPUTSELECT
RST_N => waitflag.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => procState.OUTPUTSELECT
RST_N => opcode.OUTPUTSELECT
RST_N => opcode.OUTPUTSELECT
RST_N => opcode.OUTPUTSELECT
RST_N => opcode.OUTPUTSELECT
RST_N => opcode.OUTPUTSELECT
RST_N => opcode.OUTPUTSELECT
RST_N => opcode.OUTPUTSELECT
RST_N => opcode.OUTPUTSELECT
RST_N => cpuSlow.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterPushLo.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => afterAlu.OUTPUTSELECT
RST_N => D_OUT[4]~reg0.ENA
RST_N => D_OUT[3]~reg0.ENA
RST_N => D_OUT[2]~reg0.ENA
RST_N => D_OUT[1]~reg0.ENA
RST_N => D_OUT[0]~reg0.ENA
RST_N => A16[15].ENA
RST_N => A16[14].ENA
RST_N => A16[13].ENA
RST_N => A16[12].ENA
RST_N => A16[11].ENA
RST_N => A16[10].ENA
RST_N => A16[9].ENA
RST_N => A16[8].ENA
RST_N => A16[7].ENA
RST_N => A16[6].ENA
RST_N => A16[5].ENA
RST_N => A16[4].ENA
RST_N => A16[3].ENA
RST_N => A16[2].ENA
RST_N => A16[1].ENA
RST_N => A16[0].ENA
RST_N => tempFlags[7].ENA
RST_N => tempFlags[6].ENA
RST_N => tempFlags[5].ENA
RST_N => tempFlags[4].ENA
RST_N => tempFlags[3].ENA
RST_N => tempFlags[2].ENA
RST_N => tempFlags[1].ENA
RST_N => tempFlags[0].ENA
RST_N => tempRes[7].ENA
RST_N => tempRes[6].ENA
RST_N => tempRes[5].ENA
RST_N => tempRes[4].ENA
RST_N => tempRes[3].ENA
RST_N => tempRes[2].ENA
RST_N => tempRes[1].ENA
RST_N => tempRes[0].ENA
RST_N => carrys[3].ENA
RST_N => carrys[2].ENA
RST_N => carrys[1].ENA
RST_N => carrys[0].ENA
RST_N => D_OUT[5]~reg0.ENA
RST_N => D_OUT[6]~reg0.ENA
RST_N => D_OUT[7]~reg0.ENA
RST_N => movNeg.ENA
RST_N => val16[0].ENA
RST_N => val16[1].ENA
RST_N => val16[2].ENA
RST_N => val16[3].ENA
RST_N => val16[4].ENA
RST_N => val16[5].ENA
RST_N => val16[6].ENA
RST_N => val16[7].ENA
RST_N => val16[8].ENA
RST_N => val16[9].ENA
RST_N => val16[10].ENA
RST_N => val16[11].ENA
RST_N => val16[12].ENA
RST_N => val16[13].ENA
RST_N => val16[14].ENA
RST_N => val16[15].ENA
RST_N => addr[0].ENA
RST_N => addr[1].ENA
RST_N => addr[2].ENA
RST_N => addr[3].ENA
RST_N => addr[4].ENA
RST_N => addr[5].ENA
RST_N => addr[6].ENA
RST_N => addr[7].ENA
RST_N => addr[8].ENA
RST_N => addr[9].ENA
RST_N => addr[10].ENA
RST_N => addr[11].ENA
RST_N => addr[12].ENA
RST_N => addr[13].ENA
RST_N => addr[14].ENA
RST_N => addr[15].ENA
RST_N => addr[16].ENA
RST_N => addr[17].ENA
RST_N => addr[18].ENA
RST_N => addr[19].ENA
RST_N => addr[20].ENA
RST_N => addr[21].ENA
RST_N => addr[22].ENA
RST_N => addr[23].ENA
RST_N => aluC_flag.ENA
RST_N => flag816.ENA
RST_N => opB[0].ENA
RST_N => opB[1].ENA
RST_N => opB[2].ENA
RST_N => opB[3].ENA
RST_N => opB[4].ENA
RST_N => opB[5].ENA
RST_N => opB[6].ENA
RST_N => opB[7].ENA
RST_N => opB[8].ENA
RST_N => opB[9].ENA
RST_N => opB[10].ENA
RST_N => opB[11].ENA
RST_N => opB[12].ENA
RST_N => opB[13].ENA
RST_N => opB[14].ENA
RST_N => opB[15].ENA
RST_N => long.ENA
RST_N => sbc.ENA
RST_N => adc.ENA
RST_N => directY[0].ENA
RST_N => directY[1].ENA
RST_N => directY[2].ENA
RST_N => directY[3].ENA
RST_N => directY[4].ENA
RST_N => directY[5].ENA
RST_N => directY[6].ENA
RST_N => directY[7].ENA
RST_N => directY[8].ENA
RST_N => directY[9].ENA
RST_N => directY[10].ENA
RST_N => directY[11].ENA
RST_N => directY[12].ENA
RST_N => directY[13].ENA
RST_N => directY[14].ENA
RST_N => directY[15].ENA
RST_N => directX[0].ENA
RST_N => directX[1].ENA
RST_N => directX[2].ENA
RST_N => directX[3].ENA
RST_N => directX[4].ENA
RST_N => directX[5].ENA
RST_N => directX[6].ENA
RST_N => directX[7].ENA
RST_N => directX[8].ENA
RST_N => directX[9].ENA
RST_N => directX[10].ENA
RST_N => directX[11].ENA
RST_N => directX[12].ENA
RST_N => directX[13].ENA
RST_N => directX[14].ENA
RST_N => directX[15].ENA
RST_N => yInd[0].ENA
RST_N => yInd[1].ENA
RST_N => yInd[2].ENA
RST_N => yInd[3].ENA
RST_N => yInd[4].ENA
RST_N => yInd[5].ENA
RST_N => yInd[6].ENA
RST_N => yInd[7].ENA
RST_N => yInd[8].ENA
RST_N => yInd[9].ENA
RST_N => yInd[10].ENA
RST_N => yInd[11].ENA
RST_N => yInd[12].ENA
RST_N => yInd[13].ENA
RST_N => yInd[14].ENA
RST_N => yInd[15].ENA
RST_N => xInd[0].ENA
RST_N => xInd[1].ENA
RST_N => xInd[2].ENA
RST_N => xInd[3].ENA
RST_N => xInd[4].ENA
RST_N => xInd[5].ENA
RST_N => xInd[6].ENA
RST_N => xInd[7].ENA
RST_N => xInd[8].ENA
RST_N => xInd[9].ENA
RST_N => xInd[10].ENA
RST_N => xInd[11].ENA
RST_N => xInd[12].ENA
RST_N => xInd[13].ENA
RST_N => xInd[14].ENA
RST_N => xInd[15].ENA
RST_N => Y16[0].ENA
RST_N => Y16[1].ENA
RST_N => Y16[2].ENA
RST_N => Y16[3].ENA
RST_N => Y16[4].ENA
RST_N => Y16[5].ENA
RST_N => Y16[6].ENA
RST_N => Y16[7].ENA
RST_N => Y16[8].ENA
RST_N => Y16[9].ENA
RST_N => Y16[10].ENA
RST_N => Y16[11].ENA
RST_N => Y16[12].ENA
RST_N => Y16[13].ENA
RST_N => Y16[14].ENA
RST_N => Y16[15].ENA
RST_N => X16[0].ENA
RST_N => X16[1].ENA
RST_N => X16[2].ENA
RST_N => X16[3].ENA
RST_N => X16[4].ENA
RST_N => X16[5].ENA
RST_N => X16[6].ENA
RST_N => X16[7].ENA
RST_N => X16[8].ENA
RST_N => X16[9].ENA
RST_N => X16[10].ENA
RST_N => X16[11].ENA
RST_N => X16[12].ENA
RST_N => X16[13].ENA
RST_N => X16[14].ENA
RST_N => X16[15].ENA
RST_N => interrupt[0].ENA
RST_N => interrupt[1].ENA
RST_N => progBankTemp[0].ENA
RST_N => progBankTemp[1].ENA
RST_N => progBankTemp[2].ENA
RST_N => progBankTemp[3].ENA
RST_N => progBankTemp[4].ENA
RST_N => progBankTemp[5].ENA
RST_N => progBankTemp[6].ENA
RST_N => progBankTemp[7].ENA
RST_N => opA[0].ENA
RST_N => opA[1].ENA
RST_N => opA[2].ENA
RST_N => opA[3].ENA
RST_N => opA[4].ENA
RST_N => opA[5].ENA
RST_N => opA[6].ENA
RST_N => opA[7].ENA
RST_N => opA[8].ENA
RST_N => opA[9].ENA
RST_N => opA[10].ENA
RST_N => opA[11].ENA
RST_N => opA[12].ENA
RST_N => opA[13].ENA
RST_N => opA[14].ENA
RST_N => opA[15].ENA
RST_N => oldPc16[0].ENA
RST_N => oldPc16[1].ENA
RST_N => oldPc16[2].ENA
RST_N => oldPc16[3].ENA
RST_N => oldPc16[4].ENA
RST_N => oldPc16[5].ENA
RST_N => oldPc16[6].ENA
RST_N => oldPc16[7].ENA
RST_N => oldPc16[8].ENA
RST_N => oldPc16[9].ENA
RST_N => oldPc16[10].ENA
RST_N => oldPc16[11].ENA
RST_N => oldPc16[12].ENA
RST_N => oldPc16[13].ENA
RST_N => oldPc16[14].ENA
RST_N => oldPc16[15].ENA
RST_N => absBase[0].ENA
RST_N => absBase[1].ENA
RST_N => absBase[2].ENA
RST_N => absBase[3].ENA
RST_N => absBase[4].ENA
RST_N => absBase[5].ENA
RST_N => absBase[6].ENA
RST_N => absBase[7].ENA
RST_N => absBase[8].ENA
RST_N => absBase[9].ENA
RST_N => absBase[10].ENA
RST_N => absBase[11].ENA
RST_N => absBase[12].ENA
RST_N => absBase[13].ENA
RST_N => absBase[14].ENA
RST_N => absBase[15].ENA
RST_N => absBase[16].ENA
RST_N => absBase[17].ENA
RST_N => absBase[18].ENA
RST_N => absBase[19].ENA
RST_N => absBase[20].ENA
RST_N => absBase[21].ENA
RST_N => absBase[22].ENA
RST_N => absBase[23].ENA
RST_N => aluAddHi.ENA
RST_N => fetch.ENA
RST_N => rwData.ENA
RST_N => WE~reg0.ENA
RST_N => flags[0].ENA
RST_N => flags[1].ENA
RST_N => flags[6].ENA
RST_N => flags[7].ENA
RST_N => result17[0].ENA
RST_N => result17[1].ENA
RST_N => result17[2].ENA
RST_N => result17[3].ENA
RST_N => result17[4].ENA
RST_N => result17[5].ENA
RST_N => result17[6].ENA
RST_N => result17[7].ENA
RST_N => result17[8].ENA
RST_N => result17[9].ENA
RST_N => result17[10].ENA
RST_N => result17[11].ENA
RST_N => result17[12].ENA
RST_N => result17[13].ENA
RST_N => result17[14].ENA
RST_N => result17[15].ENA
RST_N => result17[16].ENA
RDY_IN => process_0.IN1
NMI_N => process_0.IN0
NMI_N => procState.OUTPUTSELECT
NMI_N => procState.OUTPUTSELECT
NMI_N => procState.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => afterPushLo.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => opA.OUTPUTSELECT
NMI_N => progBankTemp.OUTPUTSELECT
NMI_N => progBankTemp.OUTPUTSELECT
NMI_N => progBankTemp.OUTPUTSELECT
NMI_N => progBankTemp.OUTPUTSELECT
NMI_N => progBankTemp.OUTPUTSELECT
NMI_N => progBankTemp.OUTPUTSELECT
NMI_N => progBankTemp.OUTPUTSELECT
NMI_N => progBankTemp.OUTPUTSELECT
NMI_N => interrupt.OUTPUTSELECT
NMI_N => interrupt.OUTPUTSELECT
NMI_N => COP_flag.OUTPUTSELECT
IRQ_N => process_0.IN1
IRQ_N => process_0.IN1
ABORT_N => ~NO_FANOUT~
D_IN[0] => Mux15.IN7
D_IN[0] => Mux225.IN0
D_IN[0] => wdm.DATAB
D_IN[0] => Mux303.IN0
D_IN[0] => addr.DATAA
D_IN[0] => Add13.IN16
D_IN[0] => Mux513.IN1
D_IN[0] => Mux513.IN2
D_IN[0] => Mux513.IN3
D_IN[0] => Mux513.IN4
D_IN[0] => Mux513.IN5
D_IN[0] => Mux513.IN6
D_IN[0] => Mux513.IN7
D_IN[0] => Mux513.IN8
D_IN[0] => Mux513.IN9
D_IN[0] => Mux513.IN10
D_IN[0] => Mux513.IN11
D_IN[0] => Mux513.IN12
D_IN[0] => Mux513.IN13
D_IN[0] => Mux513.IN14
D_IN[0] => Mux513.IN15
D_IN[0] => Mux513.IN16
D_IN[0] => Mux513.IN17
D_IN[0] => Mux513.IN18
D_IN[0] => Mux513.IN19
D_IN[0] => Mux513.IN20
D_IN[0] => Mux513.IN21
D_IN[0] => Mux513.IN22
D_IN[0] => Mux513.IN23
D_IN[0] => Mux513.IN24
D_IN[0] => Mux513.IN25
D_IN[0] => Mux513.IN26
D_IN[0] => Mux513.IN27
D_IN[0] => Mux513.IN28
D_IN[0] => Mux513.IN29
D_IN[0] => Mux513.IN30
D_IN[0] => Mux513.IN31
D_IN[0] => opA.DATAB
D_IN[0] => pc.DATAB
D_IN[0] => opB.DATAA
D_IN[0] => Add14.IN16
D_IN[0] => Add15.IN8
D_IN[0] => opA.DATAB
D_IN[0] => opB.DATAA
D_IN[0] => opA.DATAB
D_IN[0] => opB.DATAA
D_IN[0] => opA.DATAB
D_IN[0] => Add16.IN16
D_IN[0] => pc.DATAB
D_IN[0] => Add17.IN16
D_IN[0] => pc.DATAB
D_IN[0] => opcode.DATAB
D_IN[0] => Selector235.IN4
D_IN[0] => Selector243.IN10
D_IN[0] => Selector251.IN10
D_IN[0] => Selector260.IN5
D_IN[0] => Selector268.IN4
D_IN[0] => Selector325.IN3
D_IN[0] => Selector333.IN3
D_IN[0] => Selector350.IN7
D_IN[0] => tempFlags.DATAB
D_IN[1] => Mux14.IN7
D_IN[1] => Mux224.IN0
D_IN[1] => wdm.DATAB
D_IN[1] => Mux302.IN0
D_IN[1] => addr.DATAA
D_IN[1] => Add13.IN15
D_IN[1] => Mux512.IN1
D_IN[1] => Mux512.IN2
D_IN[1] => Mux512.IN3
D_IN[1] => Mux512.IN4
D_IN[1] => Mux512.IN5
D_IN[1] => Mux512.IN6
D_IN[1] => Mux512.IN7
D_IN[1] => Mux512.IN8
D_IN[1] => Mux512.IN9
D_IN[1] => Mux512.IN10
D_IN[1] => Mux512.IN11
D_IN[1] => Mux512.IN12
D_IN[1] => Mux512.IN13
D_IN[1] => Mux512.IN14
D_IN[1] => Mux512.IN15
D_IN[1] => Mux512.IN16
D_IN[1] => Mux512.IN17
D_IN[1] => Mux512.IN18
D_IN[1] => Mux512.IN19
D_IN[1] => Mux512.IN20
D_IN[1] => Mux512.IN21
D_IN[1] => Mux512.IN22
D_IN[1] => Mux512.IN23
D_IN[1] => Mux512.IN24
D_IN[1] => Mux512.IN25
D_IN[1] => Mux512.IN26
D_IN[1] => Mux512.IN27
D_IN[1] => Mux512.IN28
D_IN[1] => Mux512.IN29
D_IN[1] => Mux512.IN30
D_IN[1] => Mux512.IN31
D_IN[1] => opA.DATAB
D_IN[1] => pc.DATAB
D_IN[1] => opB.DATAA
D_IN[1] => Add14.IN15
D_IN[1] => Add15.IN7
D_IN[1] => opA.DATAB
D_IN[1] => opB.DATAA
D_IN[1] => opA.DATAB
D_IN[1] => opB.DATAA
D_IN[1] => opA.DATAB
D_IN[1] => Add16.IN15
D_IN[1] => pc.DATAB
D_IN[1] => Add17.IN15
D_IN[1] => pc.DATAB
D_IN[1] => opcode.DATAB
D_IN[1] => Selector234.IN4
D_IN[1] => Selector242.IN10
D_IN[1] => Selector250.IN10
D_IN[1] => Selector259.IN5
D_IN[1] => Selector267.IN4
D_IN[1] => Selector324.IN3
D_IN[1] => Selector332.IN3
D_IN[1] => Selector349.IN7
D_IN[1] => tempFlags.DATAB
D_IN[2] => Mux13.IN7
D_IN[2] => Mux223.IN0
D_IN[2] => wdm.DATAB
D_IN[2] => Mux301.IN0
D_IN[2] => addr.DATAA
D_IN[2] => Add13.IN14
D_IN[2] => Mux511.IN1
D_IN[2] => Mux511.IN2
D_IN[2] => Mux511.IN3
D_IN[2] => Mux511.IN4
D_IN[2] => Mux511.IN5
D_IN[2] => Mux511.IN6
D_IN[2] => Mux511.IN7
D_IN[2] => Mux511.IN8
D_IN[2] => Mux511.IN9
D_IN[2] => Mux511.IN10
D_IN[2] => Mux511.IN11
D_IN[2] => Mux511.IN12
D_IN[2] => Mux511.IN13
D_IN[2] => Mux511.IN14
D_IN[2] => Mux511.IN15
D_IN[2] => Mux511.IN16
D_IN[2] => Mux511.IN17
D_IN[2] => Mux511.IN18
D_IN[2] => Mux511.IN19
D_IN[2] => Mux511.IN20
D_IN[2] => Mux511.IN21
D_IN[2] => Mux511.IN22
D_IN[2] => Mux511.IN23
D_IN[2] => Mux511.IN24
D_IN[2] => Mux511.IN25
D_IN[2] => Mux511.IN26
D_IN[2] => Mux511.IN27
D_IN[2] => Mux511.IN28
D_IN[2] => Mux511.IN29
D_IN[2] => Mux511.IN30
D_IN[2] => Mux511.IN31
D_IN[2] => opA.DATAB
D_IN[2] => pc.DATAB
D_IN[2] => opB.DATAA
D_IN[2] => Add14.IN14
D_IN[2] => Add15.IN6
D_IN[2] => opA.DATAB
D_IN[2] => opB.DATAA
D_IN[2] => opA.DATAB
D_IN[2] => opB.DATAA
D_IN[2] => opA.DATAB
D_IN[2] => Add16.IN14
D_IN[2] => pc.DATAB
D_IN[2] => Add17.IN14
D_IN[2] => pc.DATAB
D_IN[2] => opcode.DATAB
D_IN[2] => Selector233.IN4
D_IN[2] => Selector241.IN10
D_IN[2] => Selector249.IN10
D_IN[2] => Selector258.IN5
D_IN[2] => Selector266.IN4
D_IN[2] => Selector323.IN3
D_IN[2] => Selector331.IN3
D_IN[2] => Selector348.IN7
D_IN[2] => tempFlags.DATAB
D_IN[3] => Mux12.IN7
D_IN[3] => Mux222.IN0
D_IN[3] => Mux300.IN0
D_IN[3] => addr.DATAA
D_IN[3] => Add13.IN13
D_IN[3] => Mux510.IN1
D_IN[3] => Mux510.IN2
D_IN[3] => Mux510.IN3
D_IN[3] => Mux510.IN4
D_IN[3] => Mux510.IN5
D_IN[3] => Mux510.IN6
D_IN[3] => Mux510.IN7
D_IN[3] => Mux510.IN8
D_IN[3] => Mux510.IN9
D_IN[3] => Mux510.IN10
D_IN[3] => Mux510.IN11
D_IN[3] => Mux510.IN12
D_IN[3] => Mux510.IN13
D_IN[3] => Mux510.IN14
D_IN[3] => Mux510.IN15
D_IN[3] => Mux510.IN16
D_IN[3] => Mux510.IN17
D_IN[3] => Mux510.IN18
D_IN[3] => Mux510.IN19
D_IN[3] => Mux510.IN20
D_IN[3] => Mux510.IN21
D_IN[3] => Mux510.IN22
D_IN[3] => Mux510.IN23
D_IN[3] => Mux510.IN24
D_IN[3] => Mux510.IN25
D_IN[3] => Mux510.IN26
D_IN[3] => Mux510.IN27
D_IN[3] => Mux510.IN28
D_IN[3] => Mux510.IN29
D_IN[3] => Mux510.IN30
D_IN[3] => Mux510.IN31
D_IN[3] => opA.DATAB
D_IN[3] => pc.DATAB
D_IN[3] => opB.DATAA
D_IN[3] => Add14.IN13
D_IN[3] => Add15.IN5
D_IN[3] => opA.DATAB
D_IN[3] => opB.DATAA
D_IN[3] => opA.DATAB
D_IN[3] => opB.DATAA
D_IN[3] => opA.DATAB
D_IN[3] => Add16.IN13
D_IN[3] => pc.DATAB
D_IN[3] => Add17.IN13
D_IN[3] => pc.DATAB
D_IN[3] => opcode.DATAB
D_IN[3] => Selector232.IN4
D_IN[3] => Selector240.IN10
D_IN[3] => Selector248.IN10
D_IN[3] => Selector257.IN5
D_IN[3] => Selector265.IN4
D_IN[3] => Selector322.IN3
D_IN[3] => Selector330.IN3
D_IN[3] => Selector347.IN7
D_IN[3] => tempFlags.DATAB
D_IN[4] => Mux11.IN7
D_IN[4] => Mux221.IN0
D_IN[4] => Mux299.IN0
D_IN[4] => addr.DATAA
D_IN[4] => Add13.IN12
D_IN[4] => Mux509.IN1
D_IN[4] => Mux509.IN2
D_IN[4] => Mux509.IN3
D_IN[4] => Mux509.IN4
D_IN[4] => Mux509.IN5
D_IN[4] => Mux509.IN6
D_IN[4] => Mux509.IN7
D_IN[4] => Mux509.IN8
D_IN[4] => Mux509.IN9
D_IN[4] => Mux509.IN10
D_IN[4] => Mux509.IN11
D_IN[4] => Mux509.IN12
D_IN[4] => Mux509.IN13
D_IN[4] => Mux509.IN14
D_IN[4] => Mux509.IN15
D_IN[4] => Mux509.IN16
D_IN[4] => Mux509.IN17
D_IN[4] => Mux509.IN18
D_IN[4] => Mux509.IN19
D_IN[4] => Mux509.IN20
D_IN[4] => Mux509.IN21
D_IN[4] => Mux509.IN22
D_IN[4] => Mux509.IN23
D_IN[4] => Mux509.IN24
D_IN[4] => Mux509.IN25
D_IN[4] => Mux509.IN26
D_IN[4] => Mux509.IN27
D_IN[4] => Mux509.IN28
D_IN[4] => Mux509.IN29
D_IN[4] => Mux509.IN30
D_IN[4] => Mux509.IN31
D_IN[4] => opA.DATAB
D_IN[4] => pc.DATAB
D_IN[4] => opB.DATAA
D_IN[4] => Add14.IN12
D_IN[4] => Add15.IN4
D_IN[4] => opA.DATAB
D_IN[4] => opB.DATAA
D_IN[4] => opA.DATAB
D_IN[4] => opB.DATAA
D_IN[4] => opA.DATAB
D_IN[4] => Add16.IN12
D_IN[4] => pc.DATAB
D_IN[4] => Add17.IN12
D_IN[4] => pc.DATAB
D_IN[4] => opcode.DATAB
D_IN[4] => Selector231.IN4
D_IN[4] => Selector239.IN10
D_IN[4] => Selector247.IN10
D_IN[4] => Selector256.IN5
D_IN[4] => Selector264.IN4
D_IN[4] => Selector321.IN3
D_IN[4] => Selector329.IN3
D_IN[4] => Selector346.IN7
D_IN[4] => tempFlags.DATAB
D_IN[5] => Mux10.IN7
D_IN[5] => Mux220.IN0
D_IN[5] => Mux298.IN0
D_IN[5] => addr.DATAA
D_IN[5] => Add13.IN11
D_IN[5] => Mux508.IN1
D_IN[5] => Mux508.IN2
D_IN[5] => Mux508.IN3
D_IN[5] => Mux508.IN4
D_IN[5] => Mux508.IN5
D_IN[5] => Mux508.IN6
D_IN[5] => Mux508.IN7
D_IN[5] => Mux508.IN8
D_IN[5] => Mux508.IN9
D_IN[5] => Mux508.IN10
D_IN[5] => Mux508.IN11
D_IN[5] => Mux508.IN12
D_IN[5] => Mux508.IN13
D_IN[5] => Mux508.IN14
D_IN[5] => Mux508.IN15
D_IN[5] => Mux508.IN16
D_IN[5] => Mux508.IN17
D_IN[5] => Mux508.IN18
D_IN[5] => Mux508.IN19
D_IN[5] => Mux508.IN20
D_IN[5] => Mux508.IN21
D_IN[5] => Mux508.IN22
D_IN[5] => Mux508.IN23
D_IN[5] => Mux508.IN24
D_IN[5] => Mux508.IN25
D_IN[5] => Mux508.IN26
D_IN[5] => Mux508.IN27
D_IN[5] => Mux508.IN28
D_IN[5] => Mux508.IN29
D_IN[5] => Mux508.IN30
D_IN[5] => Mux508.IN31
D_IN[5] => opA.DATAB
D_IN[5] => pc.DATAB
D_IN[5] => opB.DATAA
D_IN[5] => Add14.IN11
D_IN[5] => Add15.IN3
D_IN[5] => opA.DATAB
D_IN[5] => opB.DATAA
D_IN[5] => opA.DATAB
D_IN[5] => opB.DATAA
D_IN[5] => opA.DATAB
D_IN[5] => Add16.IN11
D_IN[5] => pc.DATAB
D_IN[5] => Add17.IN11
D_IN[5] => pc.DATAB
D_IN[5] => opcode.DATAB
D_IN[5] => Selector230.IN4
D_IN[5] => Selector238.IN10
D_IN[5] => Selector246.IN10
D_IN[5] => Selector255.IN5
D_IN[5] => Selector263.IN4
D_IN[5] => Selector320.IN3
D_IN[5] => Selector328.IN3
D_IN[5] => Selector345.IN7
D_IN[5] => tempFlags.DATAB
D_IN[6] => Mux9.IN7
D_IN[6] => Mux219.IN0
D_IN[6] => Mux297.IN0
D_IN[6] => addr.DATAA
D_IN[6] => Add13.IN10
D_IN[6] => Mux507.IN1
D_IN[6] => Mux507.IN2
D_IN[6] => Mux507.IN3
D_IN[6] => Mux507.IN4
D_IN[6] => Mux507.IN5
D_IN[6] => Mux507.IN6
D_IN[6] => Mux507.IN7
D_IN[6] => Mux507.IN8
D_IN[6] => Mux507.IN9
D_IN[6] => Mux507.IN10
D_IN[6] => Mux507.IN11
D_IN[6] => Mux507.IN12
D_IN[6] => Mux507.IN13
D_IN[6] => Mux507.IN14
D_IN[6] => Mux507.IN15
D_IN[6] => Mux507.IN16
D_IN[6] => Mux507.IN17
D_IN[6] => Mux507.IN18
D_IN[6] => Mux507.IN19
D_IN[6] => Mux507.IN20
D_IN[6] => Mux507.IN21
D_IN[6] => Mux507.IN22
D_IN[6] => Mux507.IN23
D_IN[6] => Mux507.IN24
D_IN[6] => Mux507.IN25
D_IN[6] => Mux507.IN26
D_IN[6] => Mux507.IN27
D_IN[6] => Mux507.IN28
D_IN[6] => Mux507.IN29
D_IN[6] => Mux507.IN30
D_IN[6] => Mux507.IN31
D_IN[6] => opA.DATAB
D_IN[6] => pc.DATAB
D_IN[6] => opB.DATAA
D_IN[6] => Add14.IN10
D_IN[6] => Add15.IN2
D_IN[6] => opA.DATAB
D_IN[6] => opB.DATAA
D_IN[6] => opA.DATAB
D_IN[6] => opB.DATAA
D_IN[6] => opA.DATAB
D_IN[6] => Add16.IN10
D_IN[6] => pc.DATAB
D_IN[6] => Add17.IN10
D_IN[6] => pc.DATAB
D_IN[6] => opcode.DATAB
D_IN[6] => Selector229.IN4
D_IN[6] => Selector237.IN10
D_IN[6] => Selector245.IN10
D_IN[6] => Selector254.IN5
D_IN[6] => Selector262.IN4
D_IN[6] => Selector319.IN3
D_IN[6] => Selector327.IN3
D_IN[6] => Selector344.IN7
D_IN[6] => tempFlags.DATAB
D_IN[7] => Mux8.IN7
D_IN[7] => Mux218.IN0
D_IN[7] => Mux296.IN0
D_IN[7] => addr.DATAA
D_IN[7] => Add13.IN9
D_IN[7] => Mux506.IN1
D_IN[7] => Mux506.IN2
D_IN[7] => Mux506.IN3
D_IN[7] => Mux506.IN4
D_IN[7] => Mux506.IN5
D_IN[7] => Mux506.IN6
D_IN[7] => Mux506.IN7
D_IN[7] => Mux506.IN8
D_IN[7] => Mux506.IN9
D_IN[7] => Mux506.IN10
D_IN[7] => Mux506.IN11
D_IN[7] => Mux506.IN12
D_IN[7] => Mux506.IN13
D_IN[7] => Mux506.IN14
D_IN[7] => Mux506.IN15
D_IN[7] => Mux506.IN16
D_IN[7] => Mux506.IN17
D_IN[7] => Mux506.IN18
D_IN[7] => Mux506.IN19
D_IN[7] => Mux506.IN20
D_IN[7] => Mux506.IN21
D_IN[7] => Mux506.IN22
D_IN[7] => Mux506.IN23
D_IN[7] => Mux506.IN24
D_IN[7] => Mux506.IN25
D_IN[7] => Mux506.IN26
D_IN[7] => Mux506.IN27
D_IN[7] => Mux506.IN28
D_IN[7] => Mux506.IN29
D_IN[7] => Mux506.IN30
D_IN[7] => Mux506.IN31
D_IN[7] => opA.DATAB
D_IN[7] => pc.DATAB
D_IN[7] => opB.DATAA
D_IN[7] => Add14.IN9
D_IN[7] => Add15.IN1
D_IN[7] => opA.DATAB
D_IN[7] => opB.DATAA
D_IN[7] => opA.DATAB
D_IN[7] => opB.DATAA
D_IN[7] => opA.DATAB
D_IN[7] => Add16.IN9
D_IN[7] => pc.DATAB
D_IN[7] => Add17.IN9
D_IN[7] => pc.DATAB
D_IN[7] => opcode.DATAB
D_IN[7] => Selector228.IN4
D_IN[7] => Selector236.IN10
D_IN[7] => Selector244.IN10
D_IN[7] => Selector253.IN5
D_IN[7] => Selector261.IN4
D_IN[7] => Selector318.IN3
D_IN[7] => Selector326.IN3
D_IN[7] => Selector343.IN7
D_IN[7] => tempFlags.DATAB
D_OUT[0] <= D_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= D_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= D_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= D_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= D_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= D_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= D_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= D_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[0] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[1] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[2] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[3] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[4] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[5] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[6] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[7] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[8] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[9] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[10] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[11] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[12] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[13] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[14] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[15] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[16] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[17] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[18] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[19] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[20] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[21] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[22] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
A_OUT[23] <= A_OUT.DB_MAX_OUTPUT_PORT_TYPE
WE <= WE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDY_OUT <= RDY_OUT.DB_MAX_OUTPUT_PORT_TYPE
VPA <= VPA.DB_MAX_OUTPUT_PORT_TYPE
VDA <= VDA.DB_MAX_OUTPUT_PORT_TYPE
MLB <= MLB.DB_MAX_OUTPUT_PORT_TYPE
VPB <= VPB.DB_MAX_OUTPUT_PORT_TYPE
pFlags[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pFlags[1] <= pFlags[1].DB_MAX_OUTPUT_PORT_TYPE
pFlags[2] <= pFlags[2].DB_MAX_OUTPUT_PORT_TYPE
pFlags[3] <= pFlags[3].DB_MAX_OUTPUT_PORT_TYPE
pFlags[4] <= pFlags[4].DB_MAX_OUTPUT_PORT_TYPE
pFlags[5] <= pFlags[5].DB_MAX_OUTPUT_PORT_TYPE
pFlags[6] <= pFlags[6].DB_MAX_OUTPUT_PORT_TYPE
pFlags[7] <= pFlags[7].DB_MAX_OUTPUT_PORT_TYPE
cpuSlow <= cpuSlow~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|RS65C816:u0|add16:addPCper
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|RS65816|RS65C816:u0|add16:addPCper|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_2ki:auto_generated.dataa[0]
dataa[1] => add_sub_2ki:auto_generated.dataa[1]
dataa[2] => add_sub_2ki:auto_generated.dataa[2]
dataa[3] => add_sub_2ki:auto_generated.dataa[3]
dataa[4] => add_sub_2ki:auto_generated.dataa[4]
dataa[5] => add_sub_2ki:auto_generated.dataa[5]
dataa[6] => add_sub_2ki:auto_generated.dataa[6]
dataa[7] => add_sub_2ki:auto_generated.dataa[7]
dataa[8] => add_sub_2ki:auto_generated.dataa[8]
dataa[9] => add_sub_2ki:auto_generated.dataa[9]
dataa[10] => add_sub_2ki:auto_generated.dataa[10]
dataa[11] => add_sub_2ki:auto_generated.dataa[11]
dataa[12] => add_sub_2ki:auto_generated.dataa[12]
dataa[13] => add_sub_2ki:auto_generated.dataa[13]
dataa[14] => add_sub_2ki:auto_generated.dataa[14]
dataa[15] => add_sub_2ki:auto_generated.dataa[15]
datab[0] => add_sub_2ki:auto_generated.datab[0]
datab[1] => add_sub_2ki:auto_generated.datab[1]
datab[2] => add_sub_2ki:auto_generated.datab[2]
datab[3] => add_sub_2ki:auto_generated.datab[3]
datab[4] => add_sub_2ki:auto_generated.datab[4]
datab[5] => add_sub_2ki:auto_generated.datab[5]
datab[6] => add_sub_2ki:auto_generated.datab[6]
datab[7] => add_sub_2ki:auto_generated.datab[7]
datab[8] => add_sub_2ki:auto_generated.datab[8]
datab[9] => add_sub_2ki:auto_generated.datab[9]
datab[10] => add_sub_2ki:auto_generated.datab[10]
datab[11] => add_sub_2ki:auto_generated.datab[11]
datab[12] => add_sub_2ki:auto_generated.datab[12]
datab[13] => add_sub_2ki:auto_generated.datab[13]
datab[14] => add_sub_2ki:auto_generated.datab[14]
datab[15] => add_sub_2ki:auto_generated.datab[15]
cin => add_sub_2ki:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ki:auto_generated.result[0]
result[1] <= add_sub_2ki:auto_generated.result[1]
result[2] <= add_sub_2ki:auto_generated.result[2]
result[3] <= add_sub_2ki:auto_generated.result[3]
result[4] <= add_sub_2ki:auto_generated.result[4]
result[5] <= add_sub_2ki:auto_generated.result[5]
result[6] <= add_sub_2ki:auto_generated.result[6]
result[7] <= add_sub_2ki:auto_generated.result[7]
result[8] <= add_sub_2ki:auto_generated.result[8]
result[9] <= add_sub_2ki:auto_generated.result[9]
result[10] <= add_sub_2ki:auto_generated.result[10]
result[11] <= add_sub_2ki:auto_generated.result[11]
result[12] <= add_sub_2ki:auto_generated.result[12]
result[13] <= add_sub_2ki:auto_generated.result[13]
result[14] <= add_sub_2ki:auto_generated.result[14]
result[15] <= add_sub_2ki:auto_generated.result[15]
cout <= add_sub_2ki:auto_generated.cout
overflow <= <GND>


|RS65816|RS65C816:u0|add16:addPCper|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2ki:auto_generated
cin => op_1.IN34
cin => op_1.IN35
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|RS65C816:u0|add16:addPCbranch
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|RS65816|RS65C816:u0|add16:addPCbranch|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_2ki:auto_generated.dataa[0]
dataa[1] => add_sub_2ki:auto_generated.dataa[1]
dataa[2] => add_sub_2ki:auto_generated.dataa[2]
dataa[3] => add_sub_2ki:auto_generated.dataa[3]
dataa[4] => add_sub_2ki:auto_generated.dataa[4]
dataa[5] => add_sub_2ki:auto_generated.dataa[5]
dataa[6] => add_sub_2ki:auto_generated.dataa[6]
dataa[7] => add_sub_2ki:auto_generated.dataa[7]
dataa[8] => add_sub_2ki:auto_generated.dataa[8]
dataa[9] => add_sub_2ki:auto_generated.dataa[9]
dataa[10] => add_sub_2ki:auto_generated.dataa[10]
dataa[11] => add_sub_2ki:auto_generated.dataa[11]
dataa[12] => add_sub_2ki:auto_generated.dataa[12]
dataa[13] => add_sub_2ki:auto_generated.dataa[13]
dataa[14] => add_sub_2ki:auto_generated.dataa[14]
dataa[15] => add_sub_2ki:auto_generated.dataa[15]
datab[0] => add_sub_2ki:auto_generated.datab[0]
datab[1] => add_sub_2ki:auto_generated.datab[1]
datab[2] => add_sub_2ki:auto_generated.datab[2]
datab[3] => add_sub_2ki:auto_generated.datab[3]
datab[4] => add_sub_2ki:auto_generated.datab[4]
datab[5] => add_sub_2ki:auto_generated.datab[5]
datab[6] => add_sub_2ki:auto_generated.datab[6]
datab[7] => add_sub_2ki:auto_generated.datab[7]
datab[8] => add_sub_2ki:auto_generated.datab[8]
datab[9] => add_sub_2ki:auto_generated.datab[9]
datab[10] => add_sub_2ki:auto_generated.datab[10]
datab[11] => add_sub_2ki:auto_generated.datab[11]
datab[12] => add_sub_2ki:auto_generated.datab[12]
datab[13] => add_sub_2ki:auto_generated.datab[13]
datab[14] => add_sub_2ki:auto_generated.datab[14]
datab[15] => add_sub_2ki:auto_generated.datab[15]
cin => add_sub_2ki:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ki:auto_generated.result[0]
result[1] <= add_sub_2ki:auto_generated.result[1]
result[2] <= add_sub_2ki:auto_generated.result[2]
result[3] <= add_sub_2ki:auto_generated.result[3]
result[4] <= add_sub_2ki:auto_generated.result[4]
result[5] <= add_sub_2ki:auto_generated.result[5]
result[6] <= add_sub_2ki:auto_generated.result[6]
result[7] <= add_sub_2ki:auto_generated.result[7]
result[8] <= add_sub_2ki:auto_generated.result[8]
result[9] <= add_sub_2ki:auto_generated.result[9]
result[10] <= add_sub_2ki:auto_generated.result[10]
result[11] <= add_sub_2ki:auto_generated.result[11]
result[12] <= add_sub_2ki:auto_generated.result[12]
result[13] <= add_sub_2ki:auto_generated.result[13]
result[14] <= add_sub_2ki:auto_generated.result[14]
result[15] <= add_sub_2ki:auto_generated.result[15]
cout <= add_sub_2ki:auto_generated.cout
overflow <= <GND>


|RS65816|RS65C816:u0|add16:addPCbranch|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2ki:auto_generated
cin => op_1.IN34
cin => op_1.IN35
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|RS65C816:u0|add16:pcPlus1
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|RS65816|RS65C816:u0|add16:pcPlus1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_2ki:auto_generated.dataa[0]
dataa[1] => add_sub_2ki:auto_generated.dataa[1]
dataa[2] => add_sub_2ki:auto_generated.dataa[2]
dataa[3] => add_sub_2ki:auto_generated.dataa[3]
dataa[4] => add_sub_2ki:auto_generated.dataa[4]
dataa[5] => add_sub_2ki:auto_generated.dataa[5]
dataa[6] => add_sub_2ki:auto_generated.dataa[6]
dataa[7] => add_sub_2ki:auto_generated.dataa[7]
dataa[8] => add_sub_2ki:auto_generated.dataa[8]
dataa[9] => add_sub_2ki:auto_generated.dataa[9]
dataa[10] => add_sub_2ki:auto_generated.dataa[10]
dataa[11] => add_sub_2ki:auto_generated.dataa[11]
dataa[12] => add_sub_2ki:auto_generated.dataa[12]
dataa[13] => add_sub_2ki:auto_generated.dataa[13]
dataa[14] => add_sub_2ki:auto_generated.dataa[14]
dataa[15] => add_sub_2ki:auto_generated.dataa[15]
datab[0] => add_sub_2ki:auto_generated.datab[0]
datab[1] => add_sub_2ki:auto_generated.datab[1]
datab[2] => add_sub_2ki:auto_generated.datab[2]
datab[3] => add_sub_2ki:auto_generated.datab[3]
datab[4] => add_sub_2ki:auto_generated.datab[4]
datab[5] => add_sub_2ki:auto_generated.datab[5]
datab[6] => add_sub_2ki:auto_generated.datab[6]
datab[7] => add_sub_2ki:auto_generated.datab[7]
datab[8] => add_sub_2ki:auto_generated.datab[8]
datab[9] => add_sub_2ki:auto_generated.datab[9]
datab[10] => add_sub_2ki:auto_generated.datab[10]
datab[11] => add_sub_2ki:auto_generated.datab[11]
datab[12] => add_sub_2ki:auto_generated.datab[12]
datab[13] => add_sub_2ki:auto_generated.datab[13]
datab[14] => add_sub_2ki:auto_generated.datab[14]
datab[15] => add_sub_2ki:auto_generated.datab[15]
cin => add_sub_2ki:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ki:auto_generated.result[0]
result[1] <= add_sub_2ki:auto_generated.result[1]
result[2] <= add_sub_2ki:auto_generated.result[2]
result[3] <= add_sub_2ki:auto_generated.result[3]
result[4] <= add_sub_2ki:auto_generated.result[4]
result[5] <= add_sub_2ki:auto_generated.result[5]
result[6] <= add_sub_2ki:auto_generated.result[6]
result[7] <= add_sub_2ki:auto_generated.result[7]
result[8] <= add_sub_2ki:auto_generated.result[8]
result[9] <= add_sub_2ki:auto_generated.result[9]
result[10] <= add_sub_2ki:auto_generated.result[10]
result[11] <= add_sub_2ki:auto_generated.result[11]
result[12] <= add_sub_2ki:auto_generated.result[12]
result[13] <= add_sub_2ki:auto_generated.result[13]
result[14] <= add_sub_2ki:auto_generated.result[14]
result[15] <= add_sub_2ki:auto_generated.result[15]
cout <= add_sub_2ki:auto_generated.cout
overflow <= <GND>


|RS65816|RS65C816:u0|add16:pcPlus1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2ki:auto_generated
cin => op_1.IN34
cin => op_1.IN35
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|RS65C816:u0|add16:stackPlus1
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|RS65816|RS65C816:u0|add16:stackPlus1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_2ki:auto_generated.dataa[0]
dataa[1] => add_sub_2ki:auto_generated.dataa[1]
dataa[2] => add_sub_2ki:auto_generated.dataa[2]
dataa[3] => add_sub_2ki:auto_generated.dataa[3]
dataa[4] => add_sub_2ki:auto_generated.dataa[4]
dataa[5] => add_sub_2ki:auto_generated.dataa[5]
dataa[6] => add_sub_2ki:auto_generated.dataa[6]
dataa[7] => add_sub_2ki:auto_generated.dataa[7]
dataa[8] => add_sub_2ki:auto_generated.dataa[8]
dataa[9] => add_sub_2ki:auto_generated.dataa[9]
dataa[10] => add_sub_2ki:auto_generated.dataa[10]
dataa[11] => add_sub_2ki:auto_generated.dataa[11]
dataa[12] => add_sub_2ki:auto_generated.dataa[12]
dataa[13] => add_sub_2ki:auto_generated.dataa[13]
dataa[14] => add_sub_2ki:auto_generated.dataa[14]
dataa[15] => add_sub_2ki:auto_generated.dataa[15]
datab[0] => add_sub_2ki:auto_generated.datab[0]
datab[1] => add_sub_2ki:auto_generated.datab[1]
datab[2] => add_sub_2ki:auto_generated.datab[2]
datab[3] => add_sub_2ki:auto_generated.datab[3]
datab[4] => add_sub_2ki:auto_generated.datab[4]
datab[5] => add_sub_2ki:auto_generated.datab[5]
datab[6] => add_sub_2ki:auto_generated.datab[6]
datab[7] => add_sub_2ki:auto_generated.datab[7]
datab[8] => add_sub_2ki:auto_generated.datab[8]
datab[9] => add_sub_2ki:auto_generated.datab[9]
datab[10] => add_sub_2ki:auto_generated.datab[10]
datab[11] => add_sub_2ki:auto_generated.datab[11]
datab[12] => add_sub_2ki:auto_generated.datab[12]
datab[13] => add_sub_2ki:auto_generated.datab[13]
datab[14] => add_sub_2ki:auto_generated.datab[14]
datab[15] => add_sub_2ki:auto_generated.datab[15]
cin => add_sub_2ki:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ki:auto_generated.result[0]
result[1] <= add_sub_2ki:auto_generated.result[1]
result[2] <= add_sub_2ki:auto_generated.result[2]
result[3] <= add_sub_2ki:auto_generated.result[3]
result[4] <= add_sub_2ki:auto_generated.result[4]
result[5] <= add_sub_2ki:auto_generated.result[5]
result[6] <= add_sub_2ki:auto_generated.result[6]
result[7] <= add_sub_2ki:auto_generated.result[7]
result[8] <= add_sub_2ki:auto_generated.result[8]
result[9] <= add_sub_2ki:auto_generated.result[9]
result[10] <= add_sub_2ki:auto_generated.result[10]
result[11] <= add_sub_2ki:auto_generated.result[11]
result[12] <= add_sub_2ki:auto_generated.result[12]
result[13] <= add_sub_2ki:auto_generated.result[13]
result[14] <= add_sub_2ki:auto_generated.result[14]
result[15] <= add_sub_2ki:auto_generated.result[15]
cout <= add_sub_2ki:auto_generated.cout
overflow <= <GND>


|RS65816|RS65C816:u0|add16:stackPlus1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2ki:auto_generated
cin => op_1.IN34
cin => op_1.IN35
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|RS65C816:u0|add16:stackMinus1
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|RS65816|RS65C816:u0|add16:stackMinus1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_2ki:auto_generated.dataa[0]
dataa[1] => add_sub_2ki:auto_generated.dataa[1]
dataa[2] => add_sub_2ki:auto_generated.dataa[2]
dataa[3] => add_sub_2ki:auto_generated.dataa[3]
dataa[4] => add_sub_2ki:auto_generated.dataa[4]
dataa[5] => add_sub_2ki:auto_generated.dataa[5]
dataa[6] => add_sub_2ki:auto_generated.dataa[6]
dataa[7] => add_sub_2ki:auto_generated.dataa[7]
dataa[8] => add_sub_2ki:auto_generated.dataa[8]
dataa[9] => add_sub_2ki:auto_generated.dataa[9]
dataa[10] => add_sub_2ki:auto_generated.dataa[10]
dataa[11] => add_sub_2ki:auto_generated.dataa[11]
dataa[12] => add_sub_2ki:auto_generated.dataa[12]
dataa[13] => add_sub_2ki:auto_generated.dataa[13]
dataa[14] => add_sub_2ki:auto_generated.dataa[14]
dataa[15] => add_sub_2ki:auto_generated.dataa[15]
datab[0] => add_sub_2ki:auto_generated.datab[0]
datab[1] => add_sub_2ki:auto_generated.datab[1]
datab[2] => add_sub_2ki:auto_generated.datab[2]
datab[3] => add_sub_2ki:auto_generated.datab[3]
datab[4] => add_sub_2ki:auto_generated.datab[4]
datab[5] => add_sub_2ki:auto_generated.datab[5]
datab[6] => add_sub_2ki:auto_generated.datab[6]
datab[7] => add_sub_2ki:auto_generated.datab[7]
datab[8] => add_sub_2ki:auto_generated.datab[8]
datab[9] => add_sub_2ki:auto_generated.datab[9]
datab[10] => add_sub_2ki:auto_generated.datab[10]
datab[11] => add_sub_2ki:auto_generated.datab[11]
datab[12] => add_sub_2ki:auto_generated.datab[12]
datab[13] => add_sub_2ki:auto_generated.datab[13]
datab[14] => add_sub_2ki:auto_generated.datab[14]
datab[15] => add_sub_2ki:auto_generated.datab[15]
cin => add_sub_2ki:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2ki:auto_generated.result[0]
result[1] <= add_sub_2ki:auto_generated.result[1]
result[2] <= add_sub_2ki:auto_generated.result[2]
result[3] <= add_sub_2ki:auto_generated.result[3]
result[4] <= add_sub_2ki:auto_generated.result[4]
result[5] <= add_sub_2ki:auto_generated.result[5]
result[6] <= add_sub_2ki:auto_generated.result[6]
result[7] <= add_sub_2ki:auto_generated.result[7]
result[8] <= add_sub_2ki:auto_generated.result[8]
result[9] <= add_sub_2ki:auto_generated.result[9]
result[10] <= add_sub_2ki:auto_generated.result[10]
result[11] <= add_sub_2ki:auto_generated.result[11]
result[12] <= add_sub_2ki:auto_generated.result[12]
result[13] <= add_sub_2ki:auto_generated.result[13]
result[14] <= add_sub_2ki:auto_generated.result[14]
result[15] <= add_sub_2ki:auto_generated.result[15]
cout <= add_sub_2ki:auto_generated.cout
overflow <= <GND>


|RS65816|RS65C816:u0|add16:stackMinus1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2ki:auto_generated
cin => op_1.IN34
cin => op_1.IN35
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|RS65C816:u0|add24_1:addrPlusOne
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]


|RS65816|RS65C816:u0|add24_1:addrPlusOne|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_0uh:auto_generated.dataa[0]
dataa[1] => add_sub_0uh:auto_generated.dataa[1]
dataa[2] => add_sub_0uh:auto_generated.dataa[2]
dataa[3] => add_sub_0uh:auto_generated.dataa[3]
dataa[4] => add_sub_0uh:auto_generated.dataa[4]
dataa[5] => add_sub_0uh:auto_generated.dataa[5]
dataa[6] => add_sub_0uh:auto_generated.dataa[6]
dataa[7] => add_sub_0uh:auto_generated.dataa[7]
dataa[8] => add_sub_0uh:auto_generated.dataa[8]
dataa[9] => add_sub_0uh:auto_generated.dataa[9]
dataa[10] => add_sub_0uh:auto_generated.dataa[10]
dataa[11] => add_sub_0uh:auto_generated.dataa[11]
dataa[12] => add_sub_0uh:auto_generated.dataa[12]
dataa[13] => add_sub_0uh:auto_generated.dataa[13]
dataa[14] => add_sub_0uh:auto_generated.dataa[14]
dataa[15] => add_sub_0uh:auto_generated.dataa[15]
dataa[16] => add_sub_0uh:auto_generated.dataa[16]
dataa[17] => add_sub_0uh:auto_generated.dataa[17]
dataa[18] => add_sub_0uh:auto_generated.dataa[18]
dataa[19] => add_sub_0uh:auto_generated.dataa[19]
dataa[20] => add_sub_0uh:auto_generated.dataa[20]
dataa[21] => add_sub_0uh:auto_generated.dataa[21]
dataa[22] => add_sub_0uh:auto_generated.dataa[22]
dataa[23] => add_sub_0uh:auto_generated.dataa[23]
datab[0] => add_sub_0uh:auto_generated.datab[0]
datab[1] => add_sub_0uh:auto_generated.datab[1]
datab[2] => add_sub_0uh:auto_generated.datab[2]
datab[3] => add_sub_0uh:auto_generated.datab[3]
datab[4] => add_sub_0uh:auto_generated.datab[4]
datab[5] => add_sub_0uh:auto_generated.datab[5]
datab[6] => add_sub_0uh:auto_generated.datab[6]
datab[7] => add_sub_0uh:auto_generated.datab[7]
datab[8] => add_sub_0uh:auto_generated.datab[8]
datab[9] => add_sub_0uh:auto_generated.datab[9]
datab[10] => add_sub_0uh:auto_generated.datab[10]
datab[11] => add_sub_0uh:auto_generated.datab[11]
datab[12] => add_sub_0uh:auto_generated.datab[12]
datab[13] => add_sub_0uh:auto_generated.datab[13]
datab[14] => add_sub_0uh:auto_generated.datab[14]
datab[15] => add_sub_0uh:auto_generated.datab[15]
datab[16] => add_sub_0uh:auto_generated.datab[16]
datab[17] => add_sub_0uh:auto_generated.datab[17]
datab[18] => add_sub_0uh:auto_generated.datab[18]
datab[19] => add_sub_0uh:auto_generated.datab[19]
datab[20] => add_sub_0uh:auto_generated.datab[20]
datab[21] => add_sub_0uh:auto_generated.datab[21]
datab[22] => add_sub_0uh:auto_generated.datab[22]
datab[23] => add_sub_0uh:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0uh:auto_generated.result[0]
result[1] <= add_sub_0uh:auto_generated.result[1]
result[2] <= add_sub_0uh:auto_generated.result[2]
result[3] <= add_sub_0uh:auto_generated.result[3]
result[4] <= add_sub_0uh:auto_generated.result[4]
result[5] <= add_sub_0uh:auto_generated.result[5]
result[6] <= add_sub_0uh:auto_generated.result[6]
result[7] <= add_sub_0uh:auto_generated.result[7]
result[8] <= add_sub_0uh:auto_generated.result[8]
result[9] <= add_sub_0uh:auto_generated.result[9]
result[10] <= add_sub_0uh:auto_generated.result[10]
result[11] <= add_sub_0uh:auto_generated.result[11]
result[12] <= add_sub_0uh:auto_generated.result[12]
result[13] <= add_sub_0uh:auto_generated.result[13]
result[14] <= add_sub_0uh:auto_generated.result[14]
result[15] <= add_sub_0uh:auto_generated.result[15]
result[16] <= add_sub_0uh:auto_generated.result[16]
result[17] <= add_sub_0uh:auto_generated.result[17]
result[18] <= add_sub_0uh:auto_generated.result[18]
result[19] <= add_sub_0uh:auto_generated.result[19]
result[20] <= add_sub_0uh:auto_generated.result[20]
result[21] <= add_sub_0uh:auto_generated.result[21]
result[22] <= add_sub_0uh:auto_generated.result[22]
result[23] <= add_sub_0uh:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|RS65816|RS65C816:u0|add24_1:addrPlusOne|lpm_add_sub:LPM_ADD_SUB_component|add_sub_0uh:auto_generated
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|RS65C816:u0|sub24_1:addrMinusOne
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]


|RS65816|RS65C816:u0|sub24_1:addrMinusOne|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_1vh:auto_generated.dataa[0]
dataa[1] => add_sub_1vh:auto_generated.dataa[1]
dataa[2] => add_sub_1vh:auto_generated.dataa[2]
dataa[3] => add_sub_1vh:auto_generated.dataa[3]
dataa[4] => add_sub_1vh:auto_generated.dataa[4]
dataa[5] => add_sub_1vh:auto_generated.dataa[5]
dataa[6] => add_sub_1vh:auto_generated.dataa[6]
dataa[7] => add_sub_1vh:auto_generated.dataa[7]
dataa[8] => add_sub_1vh:auto_generated.dataa[8]
dataa[9] => add_sub_1vh:auto_generated.dataa[9]
dataa[10] => add_sub_1vh:auto_generated.dataa[10]
dataa[11] => add_sub_1vh:auto_generated.dataa[11]
dataa[12] => add_sub_1vh:auto_generated.dataa[12]
dataa[13] => add_sub_1vh:auto_generated.dataa[13]
dataa[14] => add_sub_1vh:auto_generated.dataa[14]
dataa[15] => add_sub_1vh:auto_generated.dataa[15]
dataa[16] => add_sub_1vh:auto_generated.dataa[16]
dataa[17] => add_sub_1vh:auto_generated.dataa[17]
dataa[18] => add_sub_1vh:auto_generated.dataa[18]
dataa[19] => add_sub_1vh:auto_generated.dataa[19]
dataa[20] => add_sub_1vh:auto_generated.dataa[20]
dataa[21] => add_sub_1vh:auto_generated.dataa[21]
dataa[22] => add_sub_1vh:auto_generated.dataa[22]
dataa[23] => add_sub_1vh:auto_generated.dataa[23]
datab[0] => add_sub_1vh:auto_generated.datab[0]
datab[1] => add_sub_1vh:auto_generated.datab[1]
datab[2] => add_sub_1vh:auto_generated.datab[2]
datab[3] => add_sub_1vh:auto_generated.datab[3]
datab[4] => add_sub_1vh:auto_generated.datab[4]
datab[5] => add_sub_1vh:auto_generated.datab[5]
datab[6] => add_sub_1vh:auto_generated.datab[6]
datab[7] => add_sub_1vh:auto_generated.datab[7]
datab[8] => add_sub_1vh:auto_generated.datab[8]
datab[9] => add_sub_1vh:auto_generated.datab[9]
datab[10] => add_sub_1vh:auto_generated.datab[10]
datab[11] => add_sub_1vh:auto_generated.datab[11]
datab[12] => add_sub_1vh:auto_generated.datab[12]
datab[13] => add_sub_1vh:auto_generated.datab[13]
datab[14] => add_sub_1vh:auto_generated.datab[14]
datab[15] => add_sub_1vh:auto_generated.datab[15]
datab[16] => add_sub_1vh:auto_generated.datab[16]
datab[17] => add_sub_1vh:auto_generated.datab[17]
datab[18] => add_sub_1vh:auto_generated.datab[18]
datab[19] => add_sub_1vh:auto_generated.datab[19]
datab[20] => add_sub_1vh:auto_generated.datab[20]
datab[21] => add_sub_1vh:auto_generated.datab[21]
datab[22] => add_sub_1vh:auto_generated.datab[22]
datab[23] => add_sub_1vh:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1vh:auto_generated.result[0]
result[1] <= add_sub_1vh:auto_generated.result[1]
result[2] <= add_sub_1vh:auto_generated.result[2]
result[3] <= add_sub_1vh:auto_generated.result[3]
result[4] <= add_sub_1vh:auto_generated.result[4]
result[5] <= add_sub_1vh:auto_generated.result[5]
result[6] <= add_sub_1vh:auto_generated.result[6]
result[7] <= add_sub_1vh:auto_generated.result[7]
result[8] <= add_sub_1vh:auto_generated.result[8]
result[9] <= add_sub_1vh:auto_generated.result[9]
result[10] <= add_sub_1vh:auto_generated.result[10]
result[11] <= add_sub_1vh:auto_generated.result[11]
result[12] <= add_sub_1vh:auto_generated.result[12]
result[13] <= add_sub_1vh:auto_generated.result[13]
result[14] <= add_sub_1vh:auto_generated.result[14]
result[15] <= add_sub_1vh:auto_generated.result[15]
result[16] <= add_sub_1vh:auto_generated.result[16]
result[17] <= add_sub_1vh:auto_generated.result[17]
result[18] <= add_sub_1vh:auto_generated.result[18]
result[19] <= add_sub_1vh:auto_generated.result[19]
result[20] <= add_sub_1vh:auto_generated.result[20]
result[21] <= add_sub_1vh:auto_generated.result[21]
result[22] <= add_sub_1vh:auto_generated.result[22]
result[23] <= add_sub_1vh:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|RS65816|RS65C816:u0|sub24_1:addrMinusOne|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1vh:auto_generated
dataa[0] => op_1.IN47
dataa[1] => op_1.IN45
dataa[2] => op_1.IN43
dataa[3] => op_1.IN41
dataa[4] => op_1.IN39
dataa[5] => op_1.IN37
dataa[6] => op_1.IN35
dataa[7] => op_1.IN33
dataa[8] => op_1.IN31
dataa[9] => op_1.IN29
dataa[10] => op_1.IN27
dataa[11] => op_1.IN25
dataa[12] => op_1.IN23
dataa[13] => op_1.IN21
dataa[14] => op_1.IN19
dataa[15] => op_1.IN17
dataa[16] => op_1.IN15
dataa[17] => op_1.IN13
dataa[18] => op_1.IN11
dataa[19] => op_1.IN9
dataa[20] => op_1.IN7
dataa[21] => op_1.IN5
dataa[22] => op_1.IN3
dataa[23] => op_1.IN1
datab[0] => op_1.IN48
datab[1] => op_1.IN46
datab[2] => op_1.IN44
datab[3] => op_1.IN42
datab[4] => op_1.IN40
datab[5] => op_1.IN38
datab[6] => op_1.IN36
datab[7] => op_1.IN34
datab[8] => op_1.IN32
datab[9] => op_1.IN30
datab[10] => op_1.IN28
datab[11] => op_1.IN26
datab[12] => op_1.IN24
datab[13] => op_1.IN22
datab[14] => op_1.IN20
datab[15] => op_1.IN18
datab[16] => op_1.IN16
datab[17] => op_1.IN14
datab[18] => op_1.IN12
datab[19] => op_1.IN10
datab[20] => op_1.IN8
datab[21] => op_1.IN6
datab[22] => op_1.IN4
datab[23] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|RS65C816:u0|opcodes:u2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clken => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]


|RS65816|RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lls3:auto_generated.address_a[0]
address_a[1] => altsyncram_lls3:auto_generated.address_a[1]
address_a[2] => altsyncram_lls3:auto_generated.address_a[2]
address_a[3] => altsyncram_lls3:auto_generated.address_a[3]
address_a[4] => altsyncram_lls3:auto_generated.address_a[4]
address_a[5] => altsyncram_lls3:auto_generated.address_a[5]
address_a[6] => altsyncram_lls3:auto_generated.address_a[6]
address_a[7] => altsyncram_lls3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lls3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_lls3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lls3:auto_generated.q_a[0]
q_a[1] <= altsyncram_lls3:auto_generated.q_a[1]
q_a[2] <= altsyncram_lls3:auto_generated.q_a[2]
q_a[3] <= altsyncram_lls3:auto_generated.q_a[3]
q_a[4] <= altsyncram_lls3:auto_generated.q_a[4]
q_a[5] <= altsyncram_lls3:auto_generated.q_a[5]
q_a[6] <= altsyncram_lls3:auto_generated.q_a[6]
q_a[7] <= altsyncram_lls3:auto_generated.q_a[7]
q_a[8] <= altsyncram_lls3:auto_generated.q_a[8]
q_a[9] <= altsyncram_lls3:auto_generated.q_a[9]
q_a[10] <= altsyncram_lls3:auto_generated.q_a[10]
q_a[11] <= altsyncram_lls3:auto_generated.q_a[11]
q_a[12] <= altsyncram_lls3:auto_generated.q_a[12]
q_a[13] <= altsyncram_lls3:auto_generated.q_a[13]
q_a[14] <= altsyncram_lls3:auto_generated.q_a[14]
q_a[15] <= altsyncram_lls3:auto_generated.q_a[15]
q_a[16] <= altsyncram_lls3:auto_generated.q_a[16]
q_a[17] <= altsyncram_lls3:auto_generated.q_a[17]
q_a[18] <= altsyncram_lls3:auto_generated.q_a[18]
q_a[19] <= altsyncram_lls3:auto_generated.q_a[19]
q_a[20] <= altsyncram_lls3:auto_generated.q_a[20]
q_a[21] <= altsyncram_lls3:auto_generated.q_a[21]
q_a[22] <= altsyncram_lls3:auto_generated.q_a[22]
q_a[23] <= altsyncram_lls3:auto_generated.q_a[23]
q_a[24] <= altsyncram_lls3:auto_generated.q_a[24]
q_a[25] <= altsyncram_lls3:auto_generated.q_a[25]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RS65816|RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component|altsyncram_lls3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT


|RS65816|kernel:kernel
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|RS65816|kernel:kernel|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ko04:auto_generated.address_a[0]
address_a[1] => altsyncram_ko04:auto_generated.address_a[1]
address_a[2] => altsyncram_ko04:auto_generated.address_a[2]
address_a[3] => altsyncram_ko04:auto_generated.address_a[3]
address_a[4] => altsyncram_ko04:auto_generated.address_a[4]
address_a[5] => altsyncram_ko04:auto_generated.address_a[5]
address_a[6] => altsyncram_ko04:auto_generated.address_a[6]
address_a[7] => altsyncram_ko04:auto_generated.address_a[7]
address_a[8] => altsyncram_ko04:auto_generated.address_a[8]
address_a[9] => altsyncram_ko04:auto_generated.address_a[9]
address_a[10] => altsyncram_ko04:auto_generated.address_a[10]
address_a[11] => altsyncram_ko04:auto_generated.address_a[11]
address_a[12] => altsyncram_ko04:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ko04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ko04:auto_generated.q_a[0]
q_a[1] <= altsyncram_ko04:auto_generated.q_a[1]
q_a[2] <= altsyncram_ko04:auto_generated.q_a[2]
q_a[3] <= altsyncram_ko04:auto_generated.q_a[3]
q_a[4] <= altsyncram_ko04:auto_generated.q_a[4]
q_a[5] <= altsyncram_ko04:auto_generated.q_a[5]
q_a[6] <= altsyncram_ko04:auto_generated.q_a[6]
q_a[7] <= altsyncram_ko04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated
address_a[0] => altsyncram_c913:altsyncram1.address_a[0]
address_a[1] => altsyncram_c913:altsyncram1.address_a[1]
address_a[2] => altsyncram_c913:altsyncram1.address_a[2]
address_a[3] => altsyncram_c913:altsyncram1.address_a[3]
address_a[4] => altsyncram_c913:altsyncram1.address_a[4]
address_a[5] => altsyncram_c913:altsyncram1.address_a[5]
address_a[6] => altsyncram_c913:altsyncram1.address_a[6]
address_a[7] => altsyncram_c913:altsyncram1.address_a[7]
address_a[8] => altsyncram_c913:altsyncram1.address_a[8]
address_a[9] => altsyncram_c913:altsyncram1.address_a[9]
address_a[10] => altsyncram_c913:altsyncram1.address_a[10]
address_a[11] => altsyncram_c913:altsyncram1.address_a[11]
address_a[12] => altsyncram_c913:altsyncram1.address_a[12]
clock0 => altsyncram_c913:altsyncram1.clock0
q_a[0] <= altsyncram_c913:altsyncram1.q_a[0]
q_a[1] <= altsyncram_c913:altsyncram1.q_a[1]
q_a[2] <= altsyncram_c913:altsyncram1.q_a[2]
q_a[3] <= altsyncram_c913:altsyncram1.q_a[3]
q_a[4] <= altsyncram_c913:altsyncram1.q_a[4]
q_a[5] <= altsyncram_c913:altsyncram1.q_a[5]
q_a[6] <= altsyncram_c913:altsyncram1.q_a[6]
q_a[7] <= altsyncram_c913:altsyncram1.q_a[7]


|RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|altsyncram_c913:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|RS65816|myos:myos
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|RS65816|myos:myos|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j0u3:auto_generated.address_a[0]
address_a[1] => altsyncram_j0u3:auto_generated.address_a[1]
address_a[2] => altsyncram_j0u3:auto_generated.address_a[2]
address_a[3] => altsyncram_j0u3:auto_generated.address_a[3]
address_a[4] => altsyncram_j0u3:auto_generated.address_a[4]
address_a[5] => altsyncram_j0u3:auto_generated.address_a[5]
address_a[6] => altsyncram_j0u3:auto_generated.address_a[6]
address_a[7] => altsyncram_j0u3:auto_generated.address_a[7]
address_a[8] => altsyncram_j0u3:auto_generated.address_a[8]
address_a[9] => altsyncram_j0u3:auto_generated.address_a[9]
address_a[10] => altsyncram_j0u3:auto_generated.address_a[10]
address_a[11] => altsyncram_j0u3:auto_generated.address_a[11]
address_a[12] => altsyncram_j0u3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j0u3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j0u3:auto_generated.q_a[0]
q_a[1] <= altsyncram_j0u3:auto_generated.q_a[1]
q_a[2] <= altsyncram_j0u3:auto_generated.q_a[2]
q_a[3] <= altsyncram_j0u3:auto_generated.q_a[3]
q_a[4] <= altsyncram_j0u3:auto_generated.q_a[4]
q_a[5] <= altsyncram_j0u3:auto_generated.q_a[5]
q_a[6] <= altsyncram_j0u3:auto_generated.q_a[6]
q_a[7] <= altsyncram_j0u3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RS65816|myos:myos|altsyncram:altsyncram_component|altsyncram_j0u3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|RS65816|pll:u3
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]


|RS65816|pll:u3|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|RS65816|pll:u3|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|RS65816|Display:u4
mClk => palette:palette.clock_a
mClk => colorfetch.CLK
mClk => dmaAddr[0]~reg0.CLK
mClk => dmaAddr[1]~reg0.CLK
mClk => dmaAddr[2]~reg0.CLK
mClk => dmaAddr[3]~reg0.CLK
mClk => dmaAddr[4]~reg0.CLK
mClk => dmaAddr[5]~reg0.CLK
mClk => dmaAddr[6]~reg0.CLK
mClk => dmaAddr[7]~reg0.CLK
mClk => dmaAddr[8]~reg0.CLK
mClk => dmaAddr[9]~reg0.CLK
mClk => dmaAddr[10]~reg0.CLK
mClk => dmaAddr[11]~reg0.CLK
mClk => dmaAddr[12]~reg0.CLK
mClk => dmaAddr[13]~reg0.CLK
mClk => dmaAddr[14]~reg0.CLK
mClk => dmaAddr[15]~reg0.CLK
mClk => dmaAddr[16]~reg0.CLK
mClk => dmaAddr[17]~reg0.CLK
mClk => dmaAddr[18]~reg0.CLK
mClk => dmaAddr[19]~reg0.CLK
mClk => dmaAddr[20]~reg0.CLK
mClk => dmaAddr[21]~reg0.CLK
mClk => dmaAddr[22]~reg0.CLK
mClk => dmaAddr[23]~reg0.CLK
mClk => dma~reg0.CLK
mClk => refresh~reg0.CLK
mClk => colorAddr[0].CLK
mClk => colorAddr[1].CLK
mClk => colorAddr[2].CLK
mClk => colorAddr[3].CLK
mClk => colorAddr[4].CLK
mClk => colorAddr[5].CLK
mClk => colorAddr[6].CLK
mClk => colorAddr[7].CLK
mClk => colorAddr[8].CLK
mClk => colorAddr[9].CLK
mClk => colorAddr[10].CLK
mClk => colorAddr[11].CLK
mClk => colorAddr[12].CLK
mClk => colorAddr[13].CLK
mClk => colorAddr[14].CLK
mClk => colorAddr[15].CLK
mClk => colorAddr[16].CLK
mClk => colorAddr[17].CLK
mClk => colorAddr[18].CLK
mClk => colorAddr[19].CLK
mClk => colorAddr[20].CLK
mClk => colorAddr[21].CLK
mClk => colorAddr[22].CLK
mClk => colorAddr[23].CLK
mClk => screenAddr[0].CLK
mClk => screenAddr[1].CLK
mClk => screenAddr[2].CLK
mClk => screenAddr[3].CLK
mClk => screenAddr[4].CLK
mClk => screenAddr[5].CLK
mClk => screenAddr[6].CLK
mClk => screenAddr[7].CLK
mClk => screenAddr[8].CLK
mClk => screenAddr[9].CLK
mClk => screenAddr[10].CLK
mClk => screenAddr[11].CLK
mClk => screenAddr[12].CLK
mClk => screenAddr[13].CLK
mClk => screenAddr[14].CLK
mClk => screenAddr[15].CLK
mClk => screenAddr[16].CLK
mClk => screenAddr[17].CLK
mClk => screenAddr[18].CLK
mClk => screenAddr[19].CLK
mClk => screenAddr[20].CLK
mClk => screenAddr[21].CLK
mClk => screenAddr[22].CLK
mClk => screenAddr[23].CLK
mClk => colorAdr[0].CLK
mClk => colorAdr[1].CLK
mClk => colorAdr[2].CLK
mClk => colorAdr[3].CLK
mClk => colorAdr[4].CLK
mClk => colorAdr[5].CLK
mClk => lineAdr[0].CLK
mClk => lineAdr[1].CLK
mClk => lineAdr[2].CLK
mClk => lineAdr[3].CLK
mClk => lineAdr[4].CLK
mClk => lineAdr[5].CLK
mClk => lineAdr[6].CLK
mClk => lineAdr[7].CLK
mClk => busCnt[0].CLK
mClk => busCnt[1].CLK
mClk => busCnt[2].CLK
mClk => busCnt[3].CLK
mClk => busCnt[4].CLK
mClk => busCnt[5].CLK
mClk => busCnt[6].CLK
mClk => busCnt[7].CLK
mClk => busCnt[8].CLK
mClk => busCnt[9].CLK
mClk => vVisible.CLK
mClk => wrenColorRam.CLK
mClk => wrenline.CLK
mClk => dataOut[0]~reg0.CLK
mClk => dataOut[1]~reg0.CLK
mClk => dataOut[2]~reg0.CLK
mClk => dataOut[3]~reg0.CLK
mClk => dataOut[4]~reg0.CLK
mClk => dataOut[5]~reg0.CLK
mClk => dataOut[6]~reg0.CLK
mClk => dataOut[7]~reg0.CLK
mClk => displayRegs[0][0].CLK
mClk => displayRegs[0][1].CLK
mClk => displayRegs[0][2].CLK
mClk => displayRegs[0][3].CLK
mClk => displayRegs[0][4].CLK
mClk => displayRegs[0][5].CLK
mClk => displayRegs[0][6].CLK
mClk => displayRegs[0][7].CLK
mClk => displayRegs[1][0].CLK
mClk => displayRegs[1][1].CLK
mClk => displayRegs[1][2].CLK
mClk => displayRegs[1][3].CLK
mClk => displayRegs[1][4].CLK
mClk => displayRegs[1][5].CLK
mClk => displayRegs[1][6].CLK
mClk => displayRegs[1][7].CLK
mClk => displayRegs[2][0].CLK
mClk => displayRegs[2][1].CLK
mClk => displayRegs[2][2].CLK
mClk => displayRegs[2][3].CLK
mClk => displayRegs[2][4].CLK
mClk => displayRegs[2][5].CLK
mClk => displayRegs[2][6].CLK
mClk => displayRegs[2][7].CLK
mClk => displayRegs[3][0].CLK
mClk => displayRegs[3][1].CLK
mClk => displayRegs[3][2].CLK
mClk => displayRegs[3][3].CLK
mClk => displayRegs[3][4].CLK
mClk => displayRegs[3][5].CLK
mClk => displayRegs[3][6].CLK
mClk => displayRegs[3][7].CLK
mClk => displayRegs[4][0].CLK
mClk => displayRegs[4][1].CLK
mClk => displayRegs[4][2].CLK
mClk => displayRegs[4][3].CLK
mClk => displayRegs[4][4].CLK
mClk => displayRegs[4][5].CLK
mClk => displayRegs[4][6].CLK
mClk => displayRegs[4][7].CLK
mClk => displayRegs[5][0].CLK
mClk => displayRegs[5][1].CLK
mClk => displayRegs[5][2].CLK
mClk => displayRegs[5][3].CLK
mClk => displayRegs[5][4].CLK
mClk => displayRegs[5][5].CLK
mClk => displayRegs[5][6].CLK
mClk => displayRegs[5][7].CLK
mClk => displayRegs[6][0].CLK
mClk => displayRegs[6][1].CLK
mClk => displayRegs[6][2].CLK
mClk => displayRegs[6][3].CLK
mClk => displayRegs[6][4].CLK
mClk => displayRegs[6][5].CLK
mClk => displayRegs[6][6].CLK
mClk => displayRegs[6][7].CLK
mClk => displayRegs[7][0].CLK
mClk => displayRegs[7][1].CLK
mClk => displayRegs[7][2].CLK
mClk => displayRegs[7][3].CLK
mClk => displayRegs[7][4].CLK
mClk => displayRegs[7][5].CLK
mClk => displayRegs[7][6].CLK
mClk => displayRegs[7][7].CLK
mClk => displayRegs[8][0].CLK
mClk => displayRegs[8][1].CLK
mClk => displayRegs[8][2].CLK
mClk => displayRegs[8][3].CLK
mClk => displayRegs[8][4].CLK
mClk => displayRegs[8][5].CLK
mClk => displayRegs[8][6].CLK
mClk => displayRegs[8][7].CLK
mClk => displayRegs[9][0].CLK
mClk => displayRegs[9][1].CLK
mClk => displayRegs[9][2].CLK
mClk => displayRegs[9][3].CLK
mClk => displayRegs[9][4].CLK
mClk => displayRegs[9][5].CLK
mClk => displayRegs[9][6].CLK
mClk => displayRegs[9][7].CLK
mClk => displayRegs[10][0].CLK
mClk => displayRegs[10][1].CLK
mClk => displayRegs[10][2].CLK
mClk => displayRegs[10][3].CLK
mClk => displayRegs[10][4].CLK
mClk => displayRegs[10][5].CLK
mClk => displayRegs[10][6].CLK
mClk => displayRegs[10][7].CLK
mClk => displayRegs[11][0].CLK
mClk => displayRegs[11][1].CLK
mClk => displayRegs[11][2].CLK
mClk => displayRegs[11][3].CLK
mClk => displayRegs[11][4].CLK
mClk => displayRegs[11][5].CLK
mClk => displayRegs[11][6].CLK
mClk => displayRegs[11][7].CLK
mClk => displayRegs[12][0].CLK
mClk => displayRegs[12][1].CLK
mClk => displayRegs[12][2].CLK
mClk => displayRegs[12][3].CLK
mClk => displayRegs[12][4].CLK
mClk => displayRegs[12][5].CLK
mClk => displayRegs[12][6].CLK
mClk => displayRegs[12][7].CLK
mClk => displayRegs[13][0].CLK
mClk => displayRegs[13][1].CLK
mClk => displayRegs[13][2].CLK
mClk => displayRegs[13][3].CLK
mClk => displayRegs[13][4].CLK
mClk => displayRegs[13][5].CLK
mClk => displayRegs[13][6].CLK
mClk => displayRegs[13][7].CLK
mClk => displayRegs[14][0].CLK
mClk => displayRegs[14][1].CLK
mClk => displayRegs[14][2].CLK
mClk => displayRegs[14][3].CLK
mClk => displayRegs[14][4].CLK
mClk => displayRegs[14][5].CLK
mClk => displayRegs[14][6].CLK
mClk => displayRegs[14][7].CLK
mClk => displayRegs[15][0].CLK
mClk => displayRegs[15][1].CLK
mClk => displayRegs[15][2].CLK
mClk => displayRegs[15][3].CLK
mClk => displayRegs[15][4].CLK
mClk => displayRegs[15][5].CLK
mClk => displayRegs[15][6].CLK
mClk => displayRegs[15][7].CLK
mClk => displayRegs[16][0].CLK
mClk => displayRegs[16][1].CLK
mClk => displayRegs[16][2].CLK
mClk => displayRegs[16][3].CLK
mClk => displayRegs[16][4].CLK
mClk => displayRegs[16][5].CLK
mClk => displayRegs[16][6].CLK
mClk => displayRegs[16][7].CLK
mClk => displayRegs[17][0].CLK
mClk => displayRegs[17][1].CLK
mClk => displayRegs[17][2].CLK
mClk => displayRegs[17][3].CLK
mClk => displayRegs[17][4].CLK
mClk => displayRegs[17][5].CLK
mClk => displayRegs[17][6].CLK
mClk => displayRegs[17][7].CLK
mClk => displayRegs[18][0].CLK
mClk => displayRegs[18][1].CLK
mClk => displayRegs[18][2].CLK
mClk => displayRegs[18][3].CLK
mClk => displayRegs[18][4].CLK
mClk => displayRegs[18][5].CLK
mClk => displayRegs[18][6].CLK
mClk => displayRegs[18][7].CLK
mClk => displayRegs[19][0].CLK
mClk => displayRegs[19][1].CLK
mClk => displayRegs[19][2].CLK
mClk => displayRegs[19][3].CLK
mClk => displayRegs[19][4].CLK
mClk => displayRegs[19][5].CLK
mClk => displayRegs[19][6].CLK
mClk => displayRegs[19][7].CLK
mClk => displayRegs[20][0].CLK
mClk => displayRegs[20][1].CLK
mClk => displayRegs[20][2].CLK
mClk => displayRegs[20][3].CLK
mClk => displayRegs[20][4].CLK
mClk => displayRegs[20][5].CLK
mClk => displayRegs[20][6].CLK
mClk => displayRegs[20][7].CLK
mClk => displayRegs[21][0].CLK
mClk => displayRegs[21][1].CLK
mClk => displayRegs[21][2].CLK
mClk => displayRegs[21][3].CLK
mClk => displayRegs[21][4].CLK
mClk => displayRegs[21][5].CLK
mClk => displayRegs[21][6].CLK
mClk => displayRegs[21][7].CLK
mClk => displayRegs[22][0].CLK
mClk => displayRegs[22][1].CLK
mClk => displayRegs[22][2].CLK
mClk => displayRegs[22][3].CLK
mClk => displayRegs[22][4].CLK
mClk => displayRegs[22][5].CLK
mClk => displayRegs[22][6].CLK
mClk => displayRegs[22][7].CLK
mClk => displayRegs[23][0].CLK
mClk => displayRegs[23][1].CLK
mClk => displayRegs[23][2].CLK
mClk => displayRegs[23][3].CLK
mClk => displayRegs[23][4].CLK
mClk => displayRegs[23][5].CLK
mClk => displayRegs[23][6].CLK
mClk => displayRegs[23][7].CLK
mClk => displayRegs[24][0].CLK
mClk => displayRegs[24][1].CLK
mClk => displayRegs[24][2].CLK
mClk => displayRegs[24][3].CLK
mClk => displayRegs[24][4].CLK
mClk => displayRegs[24][5].CLK
mClk => displayRegs[24][6].CLK
mClk => displayRegs[24][7].CLK
mClk => displayRegs[25][0].CLK
mClk => displayRegs[25][1].CLK
mClk => displayRegs[25][2].CLK
mClk => displayRegs[25][3].CLK
mClk => displayRegs[25][4].CLK
mClk => displayRegs[25][5].CLK
mClk => displayRegs[25][6].CLK
mClk => displayRegs[25][7].CLK
mClk => displayRegs[26][0].CLK
mClk => displayRegs[26][1].CLK
mClk => displayRegs[26][2].CLK
mClk => displayRegs[26][3].CLK
mClk => displayRegs[26][4].CLK
mClk => displayRegs[26][5].CLK
mClk => displayRegs[26][6].CLK
mClk => displayRegs[26][7].CLK
mClk => displayRegs[27][0].CLK
mClk => displayRegs[27][1].CLK
mClk => displayRegs[27][2].CLK
mClk => displayRegs[27][3].CLK
mClk => displayRegs[27][4].CLK
mClk => displayRegs[27][5].CLK
mClk => displayRegs[27][6].CLK
mClk => displayRegs[27][7].CLK
mClk => displayRegs[28][0].CLK
mClk => displayRegs[28][1].CLK
mClk => displayRegs[28][2].CLK
mClk => displayRegs[28][3].CLK
mClk => displayRegs[28][4].CLK
mClk => displayRegs[28][5].CLK
mClk => displayRegs[28][6].CLK
mClk => displayRegs[28][7].CLK
mClk => displayRegs[29][0].CLK
mClk => displayRegs[29][1].CLK
mClk => displayRegs[29][2].CLK
mClk => displayRegs[29][3].CLK
mClk => displayRegs[29][4].CLK
mClk => displayRegs[29][5].CLK
mClk => displayRegs[29][6].CLK
mClk => displayRegs[29][7].CLK
mClk => displayRegs[30][0].CLK
mClk => displayRegs[30][1].CLK
mClk => displayRegs[30][2].CLK
mClk => displayRegs[30][3].CLK
mClk => displayRegs[30][4].CLK
mClk => displayRegs[30][5].CLK
mClk => displayRegs[30][6].CLK
mClk => displayRegs[30][7].CLK
mClk => displayRegs[31][0].CLK
mClk => displayRegs[31][1].CLK
mClk => displayRegs[31][2].CLK
mClk => displayRegs[31][3].CLK
mClk => displayRegs[31][4].CLK
mClk => displayRegs[31][5].CLK
mClk => displayRegs[31][6].CLK
mClk => displayRegs[31][7].CLK
mClk => displayRegs[32][0].CLK
mClk => displayRegs[32][1].CLK
mClk => displayRegs[32][2].CLK
mClk => displayRegs[32][3].CLK
mClk => displayRegs[32][4].CLK
mClk => displayRegs[32][5].CLK
mClk => displayRegs[32][6].CLK
mClk => displayRegs[32][7].CLK
mClk => displayRegs[33][0].CLK
mClk => displayRegs[33][1].CLK
mClk => displayRegs[33][2].CLK
mClk => displayRegs[33][3].CLK
mClk => displayRegs[33][4].CLK
mClk => displayRegs[33][5].CLK
mClk => displayRegs[33][6].CLK
mClk => displayRegs[33][7].CLK
mClk => displayRegs[34][0].CLK
mClk => displayRegs[34][1].CLK
mClk => displayRegs[34][2].CLK
mClk => displayRegs[34][3].CLK
mClk => displayRegs[34][4].CLK
mClk => displayRegs[34][5].CLK
mClk => displayRegs[34][6].CLK
mClk => displayRegs[34][7].CLK
mClk => displayRegs[35][0].CLK
mClk => displayRegs[35][1].CLK
mClk => displayRegs[35][2].CLK
mClk => displayRegs[35][3].CLK
mClk => displayRegs[35][4].CLK
mClk => displayRegs[35][5].CLK
mClk => displayRegs[35][6].CLK
mClk => displayRegs[35][7].CLK
mClk => displayRegs[36][0].CLK
mClk => displayRegs[36][1].CLK
mClk => displayRegs[36][2].CLK
mClk => displayRegs[36][3].CLK
mClk => displayRegs[36][4].CLK
mClk => displayRegs[36][5].CLK
mClk => displayRegs[36][6].CLK
mClk => displayRegs[36][7].CLK
mClk => displayRegs[37][0].CLK
mClk => displayRegs[37][1].CLK
mClk => displayRegs[37][2].CLK
mClk => displayRegs[37][3].CLK
mClk => displayRegs[37][4].CLK
mClk => displayRegs[37][5].CLK
mClk => displayRegs[37][6].CLK
mClk => displayRegs[37][7].CLK
mClk => displayRegs[38][0].CLK
mClk => displayRegs[38][1].CLK
mClk => displayRegs[38][2].CLK
mClk => displayRegs[38][3].CLK
mClk => displayRegs[38][4].CLK
mClk => displayRegs[38][5].CLK
mClk => displayRegs[38][6].CLK
mClk => displayRegs[38][7].CLK
mClk => displayRegs[39][0].CLK
mClk => displayRegs[39][1].CLK
mClk => displayRegs[39][2].CLK
mClk => displayRegs[39][3].CLK
mClk => displayRegs[39][4].CLK
mClk => displayRegs[39][5].CLK
mClk => displayRegs[39][6].CLK
mClk => displayRegs[39][7].CLK
mClk => displayRegs[40][0].CLK
mClk => displayRegs[40][1].CLK
mClk => displayRegs[40][2].CLK
mClk => displayRegs[40][3].CLK
mClk => displayRegs[40][4].CLK
mClk => displayRegs[40][5].CLK
mClk => displayRegs[40][6].CLK
mClk => displayRegs[40][7].CLK
mClk => displayRegs[41][0].CLK
mClk => displayRegs[41][1].CLK
mClk => displayRegs[41][2].CLK
mClk => displayRegs[41][3].CLK
mClk => displayRegs[41][4].CLK
mClk => displayRegs[41][5].CLK
mClk => displayRegs[41][6].CLK
mClk => displayRegs[41][7].CLK
mClk => displayRegs[42][0].CLK
mClk => displayRegs[42][1].CLK
mClk => displayRegs[42][2].CLK
mClk => displayRegs[42][3].CLK
mClk => displayRegs[42][4].CLK
mClk => displayRegs[42][5].CLK
mClk => displayRegs[42][6].CLK
mClk => displayRegs[42][7].CLK
mClk => displayRegs[43][0].CLK
mClk => displayRegs[43][1].CLK
mClk => displayRegs[43][2].CLK
mClk => displayRegs[43][3].CLK
mClk => displayRegs[43][4].CLK
mClk => displayRegs[43][5].CLK
mClk => displayRegs[43][6].CLK
mClk => displayRegs[43][7].CLK
mClk => displayRegs[44][0].CLK
mClk => displayRegs[44][1].CLK
mClk => displayRegs[44][2].CLK
mClk => displayRegs[44][3].CLK
mClk => displayRegs[44][4].CLK
mClk => displayRegs[44][5].CLK
mClk => displayRegs[44][6].CLK
mClk => displayRegs[44][7].CLK
mClk => displayRegs[45][0].CLK
mClk => displayRegs[45][1].CLK
mClk => displayRegs[45][2].CLK
mClk => displayRegs[45][3].CLK
mClk => displayRegs[45][4].CLK
mClk => displayRegs[45][5].CLK
mClk => displayRegs[45][6].CLK
mClk => displayRegs[45][7].CLK
mClk => displayRegs[46][0].CLK
mClk => displayRegs[46][1].CLK
mClk => displayRegs[46][2].CLK
mClk => displayRegs[46][3].CLK
mClk => displayRegs[46][4].CLK
mClk => displayRegs[46][5].CLK
mClk => displayRegs[46][6].CLK
mClk => displayRegs[46][7].CLK
mClk => displayRegs[47][0].CLK
mClk => displayRegs[47][1].CLK
mClk => displayRegs[47][2].CLK
mClk => displayRegs[47][3].CLK
mClk => displayRegs[47][4].CLK
mClk => displayRegs[47][5].CLK
mClk => displayRegs[47][6].CLK
mClk => displayRegs[47][7].CLK
mClk => fontWrenA.CLK
mClk => spritePaletteWrenA.CLK
mClk => paletteWrenA.CLK
mClk => spritepalette:spritePalette.clock_a
mClk => spritepalette:spritePalette.clock_b
mClk => lineram:lineRam.wrclock
mClk => colorram:colorRam.wrclock
mClk => fontram:fontRam.clock_a
mClk => dmaState~4.DATAIN
dispClk => palette:palette.clock_b
dispClk => video_int[0].CLK
dispClk => video_int[1].CLK
dispClk => video_int[2].CLK
dispClk => video_int[3].CLK
dispClk => video_int[4].CLK
dispClk => video_int[5].CLK
dispClk => video_int[6].CLK
dispClk => video_int[7].CLK
dispClk => video_int[8].CLK
dispClk => paletteAddrB[0].CLK
dispClk => paletteAddrB[1].CLK
dispClk => paletteAddrB[2].CLK
dispClk => paletteAddrB[3].CLK
dispClk => paletteAddrB[4].CLK
dispClk => paletteAddrB[5].CLK
dispClk => paletteAddrB[6].CLK
dispClk => paletteAddrB[7].CLK
dispClk => fontAddrB[0].CLK
dispClk => fontAddrB[1].CLK
dispClk => fontAddrB[2].CLK
dispClk => fontAddrB[3].CLK
dispClk => fontAddrB[4].CLK
dispClk => fontAddrB[5].CLK
dispClk => fontAddrB[6].CLK
dispClk => fontAddrB[7].CLK
dispClk => fontAddrB[8].CLK
dispClk => fontAddrB[9].CLK
dispClk => fontAddrB[10].CLK
dispClk => dispAddr[0].CLK
dispClk => dispAddr[1].CLK
dispClk => dispAddr[2].CLK
dispClk => dispAddr[3].CLK
dispClk => dispAddr[4].CLK
dispClk => dispAddr[5].CLK
dispClk => dispAddr[6].CLK
dispClk => dispAddr[7].CLK
dispClk => dispAddr[8].CLK
dispClk => dispAddr[9].CLK
dispClk => dispAddr[10].CLK
dispClk => dispAddr[11].CLK
dispClk => dispAddr[12].CLK
dispClk => dispAddr[13].CLK
dispClk => dispAddr[14].CLK
dispClk => dispAddr[15].CLK
dispClk => colorAdrRead[0].CLK
dispClk => colorAdrRead[1].CLK
dispClk => colorAdrRead[2].CLK
dispClk => colorAdrRead[3].CLK
dispClk => colorAdrRead[4].CLK
dispClk => colorAdrRead[5].CLK
dispClk => colorAdrRead[6].CLK
dispClk => lineAdrRead[0].CLK
dispClk => lineAdrRead[1].CLK
dispClk => lineAdrRead[2].CLK
dispClk => lineAdrRead[3].CLK
dispClk => lineAdrRead[4].CLK
dispClk => lineAdrRead[5].CLK
dispClk => lineAdrRead[6].CLK
dispClk => lineAdrRead[7].CLK
dispClk => lineAdrRead[8].CLK
dispClk => fontLine[0].CLK
dispClk => fontLine[1].CLK
dispClk => fontLine[2].CLK
dispClk => status_int[0].CLK
dispClk => status_int[1].CLK
dispClk => status_int[2].CLK
dispClk => status_int[3].CLK
dispClk => status_int[4].CLK
dispClk => status_int[5].CLK
dispClk => status_int[6].CLK
dispClk => status_int[7].CLK
dispClk => vcount_int[0].CLK
dispClk => vcount_int[1].CLK
dispClk => vcount_int[2].CLK
dispClk => vcount_int[3].CLK
dispClk => vcount_int[4].CLK
dispClk => vcount_int[5].CLK
dispClk => vcount_int[6].CLK
dispClk => vcount_int[7].CLK
dispClk => vcount_int[8].CLK
dispClk => pixelCnt[0].CLK
dispClk => pixelCnt[1].CLK
dispClk => pixelCnt[2].CLK
dispClk => pixelCnt[3].CLK
dispClk => pixelCnt[4].CLK
dispClk => pixelCnt[5].CLK
dispClk => pixelCnt[6].CLK
dispClk => pixelCnt[7].CLK
dispClk => pixelCnt[8].CLK
dispClk => pixelCnt[9].CLK
dispClk => lineram:lineRam.rdclock
dispClk => colorram:colorRam.rdclock
dispClk => fontram:fontRam.clock_b
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => displayRegs.OUTPUTSELECT
phi2 => paletteWrenA.OUTPUTSELECT
phi2 => spritePaletteWrenA.OUTPUTSELECT
phi2 => fontWrenA.OUTPUTSELECT
n_wr => dataOut.OUTPUTSELECT
n_wr => dataOut.OUTPUTSELECT
n_wr => dataOut.OUTPUTSELECT
n_wr => dataOut.OUTPUTSELECT
n_wr => dataOut.OUTPUTSELECT
n_wr => dataOut.OUTPUTSELECT
n_wr => dataOut.OUTPUTSELECT
n_wr => dataOut.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => displayRegs.OUTPUTSELECT
n_wr => paletteWrenA.OUTPUTSELECT
n_wr => spritePaletteWrenA.OUTPUTSELECT
n_wr => fontWrenA.OUTPUTSELECT
n_wr => process_2.IN0
reset => process_2.IN1
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => displayRegs.OUTPUTSELECT
reset => paletteWrenA.OUTPUTSELECT
reset => spritePaletteWrenA.OUTPUTSELECT
reset => fontWrenA.OUTPUTSELECT
reset => dataOut[7]~reg0.ENA
reset => dataOut[6]~reg0.ENA
reset => dataOut[5]~reg0.ENA
reset => dataOut[4]~reg0.ENA
reset => dataOut[3]~reg0.ENA
reset => dataOut[2]~reg0.ENA
reset => dataOut[1]~reg0.ENA
reset => dataOut[0]~reg0.ENA
reset => displayRegs[3][0].ENA
reset => displayRegs[3][1].ENA
reset => displayRegs[3][2].ENA
reset => displayRegs[3][3].ENA
reset => displayRegs[3][4].ENA
reset => displayRegs[3][5].ENA
reset => displayRegs[3][6].ENA
reset => displayRegs[3][7].ENA
reset => displayRegs[4][0].ENA
reset => displayRegs[4][1].ENA
reset => displayRegs[4][2].ENA
reset => displayRegs[4][3].ENA
reset => displayRegs[4][4].ENA
reset => displayRegs[4][5].ENA
reset => displayRegs[4][6].ENA
reset => displayRegs[4][7].ENA
reset => displayRegs[5][0].ENA
reset => displayRegs[5][1].ENA
reset => displayRegs[5][2].ENA
reset => displayRegs[5][3].ENA
reset => displayRegs[5][4].ENA
reset => displayRegs[5][5].ENA
reset => displayRegs[5][6].ENA
reset => displayRegs[5][7].ENA
reset => displayRegs[15][0].ENA
reset => displayRegs[15][1].ENA
reset => displayRegs[15][2].ENA
reset => displayRegs[15][3].ENA
reset => displayRegs[15][4].ENA
reset => displayRegs[15][5].ENA
reset => displayRegs[15][6].ENA
reset => displayRegs[15][7].ENA
reset => displayRegs[16][0].ENA
reset => displayRegs[16][1].ENA
reset => displayRegs[16][2].ENA
reset => displayRegs[16][3].ENA
reset => displayRegs[16][4].ENA
reset => displayRegs[16][5].ENA
reset => displayRegs[16][6].ENA
reset => displayRegs[16][7].ENA
reset => displayRegs[17][0].ENA
reset => displayRegs[17][1].ENA
reset => displayRegs[17][2].ENA
reset => displayRegs[17][3].ENA
reset => displayRegs[17][4].ENA
reset => displayRegs[17][5].ENA
reset => displayRegs[17][6].ENA
reset => displayRegs[17][7].ENA
reset => displayRegs[18][0].ENA
reset => displayRegs[18][1].ENA
reset => displayRegs[18][2].ENA
reset => displayRegs[18][3].ENA
reset => displayRegs[18][4].ENA
reset => displayRegs[18][5].ENA
reset => displayRegs[18][6].ENA
reset => displayRegs[18][7].ENA
reset => displayRegs[29][0].ENA
reset => displayRegs[29][1].ENA
reset => displayRegs[29][2].ENA
reset => displayRegs[29][3].ENA
reset => displayRegs[29][4].ENA
reset => displayRegs[29][5].ENA
reset => displayRegs[29][6].ENA
reset => displayRegs[29][7].ENA
reset => displayRegs[30][0].ENA
reset => displayRegs[30][1].ENA
reset => displayRegs[30][2].ENA
reset => displayRegs[30][3].ENA
reset => displayRegs[30][4].ENA
reset => displayRegs[30][5].ENA
reset => displayRegs[30][6].ENA
reset => displayRegs[30][7].ENA
reset => displayRegs[31][0].ENA
reset => displayRegs[31][1].ENA
reset => displayRegs[31][2].ENA
reset => displayRegs[31][3].ENA
reset => displayRegs[31][4].ENA
reset => displayRegs[31][5].ENA
reset => displayRegs[31][6].ENA
reset => displayRegs[31][7].ENA
reset => displayRegs[41][0].ENA
reset => displayRegs[41][1].ENA
reset => displayRegs[41][2].ENA
reset => displayRegs[41][3].ENA
reset => displayRegs[41][4].ENA
reset => displayRegs[41][5].ENA
reset => displayRegs[41][6].ENA
reset => displayRegs[41][7].ENA
reset => displayRegs[42][0].ENA
reset => displayRegs[42][1].ENA
reset => displayRegs[42][2].ENA
reset => displayRegs[42][3].ENA
reset => displayRegs[42][4].ENA
reset => displayRegs[42][5].ENA
reset => displayRegs[42][6].ENA
reset => displayRegs[42][7].ENA
reset => displayRegs[43][0].ENA
reset => displayRegs[43][1].ENA
reset => displayRegs[43][2].ENA
reset => displayRegs[43][3].ENA
reset => displayRegs[43][4].ENA
reset => displayRegs[43][5].ENA
reset => displayRegs[43][6].ENA
reset => displayRegs[43][7].ENA
reset => displayRegs[44][0].ENA
reset => displayRegs[44][1].ENA
reset => displayRegs[44][2].ENA
reset => displayRegs[44][3].ENA
reset => displayRegs[44][4].ENA
reset => displayRegs[44][5].ENA
reset => displayRegs[44][6].ENA
reset => displayRegs[44][7].ENA
reset => displayRegs[45][0].ENA
reset => displayRegs[45][1].ENA
reset => displayRegs[45][2].ENA
reset => displayRegs[45][3].ENA
reset => displayRegs[45][4].ENA
reset => displayRegs[45][5].ENA
reset => displayRegs[45][6].ENA
reset => displayRegs[45][7].ENA
reset => displayRegs[46][0].ENA
reset => displayRegs[46][1].ENA
reset => displayRegs[46][2].ENA
reset => displayRegs[46][3].ENA
reset => displayRegs[46][4].ENA
reset => displayRegs[46][5].ENA
reset => displayRegs[46][6].ENA
reset => displayRegs[46][7].ENA
reset => displayRegs[47][0].ENA
reset => displayRegs[47][1].ENA
reset => displayRegs[47][2].ENA
reset => displayRegs[47][3].ENA
reset => displayRegs[47][4].ENA
reset => displayRegs[47][5].ENA
reset => displayRegs[47][6].ENA
reset => displayRegs[47][7].ENA
cs => process_2.IN1
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => displayRegs.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
intr <= <VCC>
refresh <= refresh~reg0.DB_MAX_OUTPUT_PORT_TYPE
dma <= dma~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaData[0] => lineram:lineRam.data[0]
dmaData[0] => colorram:colorRam.data[0]
dmaData[1] => lineram:lineRam.data[1]
dmaData[1] => colorram:colorRam.data[1]
dmaData[2] => lineram:lineRam.data[2]
dmaData[2] => colorram:colorRam.data[2]
dmaData[3] => lineram:lineRam.data[3]
dmaData[3] => colorram:colorRam.data[3]
dmaData[4] => lineram:lineRam.data[4]
dmaData[4] => colorram:colorRam.data[4]
dmaData[5] => lineram:lineRam.data[5]
dmaData[5] => colorram:colorRam.data[5]
dmaData[6] => lineram:lineRam.data[6]
dmaData[6] => colorram:colorRam.data[6]
dmaData[7] => lineram:lineRam.data[7]
dmaData[7] => colorram:colorRam.data[7]
dmaData[8] => lineram:lineRam.data[8]
dmaData[8] => colorram:colorRam.data[8]
dmaData[9] => lineram:lineRam.data[9]
dmaData[9] => colorram:colorRam.data[9]
dmaData[10] => lineram:lineRam.data[10]
dmaData[10] => colorram:colorRam.data[10]
dmaData[11] => lineram:lineRam.data[11]
dmaData[11] => colorram:colorRam.data[11]
dmaData[12] => lineram:lineRam.data[12]
dmaData[12] => colorram:colorRam.data[12]
dmaData[13] => lineram:lineRam.data[13]
dmaData[13] => colorram:colorRam.data[13]
dmaData[14] => lineram:lineRam.data[14]
dmaData[14] => colorram:colorRam.data[14]
dmaData[15] => lineram:lineRam.data[15]
dmaData[15] => colorram:colorRam.data[15]
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => displayRegs.DATAB
dataIn[0] => palette:palette.data_a[0]
dataIn[0] => spritepalette:spritePalette.data_a[0]
dataIn[0] => fontram:fontRam.data_a[0]
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => displayRegs.DATAB
dataIn[1] => palette:palette.data_a[1]
dataIn[1] => spritepalette:spritePalette.data_a[1]
dataIn[1] => fontram:fontRam.data_a[1]
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => displayRegs.DATAB
dataIn[2] => palette:palette.data_a[2]
dataIn[2] => spritepalette:spritePalette.data_a[2]
dataIn[2] => fontram:fontRam.data_a[2]
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => displayRegs.DATAB
dataIn[3] => palette:palette.data_a[3]
dataIn[3] => spritepalette:spritePalette.data_a[3]
dataIn[3] => fontram:fontRam.data_a[3]
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => displayRegs.DATAB
dataIn[4] => palette:palette.data_a[4]
dataIn[4] => spritepalette:spritePalette.data_a[4]
dataIn[4] => fontram:fontRam.data_a[4]
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => displayRegs.DATAB
dataIn[5] => palette:palette.data_a[5]
dataIn[5] => spritepalette:spritePalette.data_a[5]
dataIn[5] => fontram:fontRam.data_a[5]
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => displayRegs.DATAB
dataIn[6] => palette:palette.data_a[6]
dataIn[6] => spritepalette:spritePalette.data_a[6]
dataIn[6] => fontram:fontRam.data_a[6]
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => displayRegs.DATAB
dataIn[7] => palette:palette.data_a[7]
dataIn[7] => spritepalette:spritePalette.data_a[7]
dataIn[7] => fontram:fontRam.data_a[7]
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioaddr[0] => Decoder0.IN5
ioaddr[0] => Mux2.IN21
ioaddr[0] => Mux3.IN21
ioaddr[0] => Mux4.IN21
ioaddr[0] => Mux5.IN21
ioaddr[0] => Mux6.IN21
ioaddr[0] => Mux7.IN21
ioaddr[0] => Mux8.IN21
ioaddr[0] => Mux9.IN21
ioaddr[0] => palette:palette.address_a[0]
ioaddr[0] => spritepalette:spritePalette.address_a[0]
ioaddr[0] => fontram:fontRam.address_a[0]
ioaddr[0] => Equal0.IN5
ioaddr[1] => Decoder0.IN4
ioaddr[1] => Mux2.IN20
ioaddr[1] => Mux3.IN20
ioaddr[1] => Mux4.IN20
ioaddr[1] => Mux5.IN20
ioaddr[1] => Mux6.IN20
ioaddr[1] => Mux7.IN20
ioaddr[1] => Mux8.IN20
ioaddr[1] => Mux9.IN20
ioaddr[1] => palette:palette.address_a[1]
ioaddr[1] => spritepalette:spritePalette.address_a[1]
ioaddr[1] => fontram:fontRam.address_a[1]
ioaddr[1] => Equal0.IN2
ioaddr[2] => Decoder0.IN3
ioaddr[2] => Mux2.IN19
ioaddr[2] => Mux3.IN19
ioaddr[2] => Mux4.IN19
ioaddr[2] => Mux5.IN19
ioaddr[2] => Mux6.IN19
ioaddr[2] => Mux7.IN19
ioaddr[2] => Mux8.IN19
ioaddr[2] => Mux9.IN19
ioaddr[2] => palette:palette.address_a[2]
ioaddr[2] => spritepalette:spritePalette.address_a[2]
ioaddr[2] => fontram:fontRam.address_a[2]
ioaddr[2] => Equal0.IN1
ioaddr[3] => Decoder0.IN2
ioaddr[3] => Mux2.IN18
ioaddr[3] => Mux3.IN18
ioaddr[3] => Mux4.IN18
ioaddr[3] => Mux5.IN18
ioaddr[3] => Mux6.IN18
ioaddr[3] => Mux7.IN18
ioaddr[3] => Mux8.IN18
ioaddr[3] => Mux9.IN18
ioaddr[3] => palette:palette.address_a[3]
ioaddr[3] => spritepalette:spritePalette.address_a[3]
ioaddr[3] => fontram:fontRam.address_a[3]
ioaddr[3] => Equal0.IN0
ioaddr[4] => Decoder0.IN1
ioaddr[4] => Mux2.IN17
ioaddr[4] => Mux3.IN17
ioaddr[4] => Mux4.IN17
ioaddr[4] => Mux5.IN17
ioaddr[4] => Mux6.IN17
ioaddr[4] => Mux7.IN17
ioaddr[4] => Mux8.IN17
ioaddr[4] => Mux9.IN17
ioaddr[4] => palette:palette.address_a[4]
ioaddr[4] => spritepalette:spritePalette.address_a[4]
ioaddr[4] => fontram:fontRam.address_a[4]
ioaddr[4] => Equal0.IN4
ioaddr[5] => Decoder0.IN0
ioaddr[5] => Mux2.IN16
ioaddr[5] => Mux3.IN16
ioaddr[5] => Mux4.IN16
ioaddr[5] => Mux5.IN16
ioaddr[5] => Mux6.IN16
ioaddr[5] => Mux7.IN16
ioaddr[5] => Mux8.IN16
ioaddr[5] => Mux9.IN16
ioaddr[5] => palette:palette.address_a[5]
ioaddr[5] => fontram:fontRam.address_a[5]
ioaddr[5] => Equal0.IN3
ioaddr[6] => fontram:fontRam.address_a[6]
ioaddr[6] => palette:palette.address_a[6]
ioaddr[7] => fontram:fontRam.address_a[7]
ioaddr[7] => palette:palette.address_a[7]
ioaddr[8] => fontram:fontRam.address_a[8]
ioaddr[8] => palette:palette.address_a[8]
ioaddr[9] => fontram:fontRam.address_a[9]
ioaddr[10] => fontram:fontRam.address_a[10]
dmaAddr[0] <= dmaAddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[1] <= dmaAddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[2] <= dmaAddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[3] <= dmaAddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[4] <= dmaAddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[5] <= dmaAddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[6] <= dmaAddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[7] <= dmaAddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[8] <= dmaAddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[9] <= dmaAddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[10] <= dmaAddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[11] <= dmaAddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[12] <= dmaAddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[13] <= dmaAddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[14] <= dmaAddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[15] <= dmaAddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[16] <= dmaAddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[17] <= dmaAddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[18] <= dmaAddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[19] <= dmaAddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[20] <= dmaAddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[21] <= dmaAddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[22] <= dmaAddr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmaAddr[23] <= dmaAddr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync <= sync.DB_MAX_OUTPUT_PORT_TYPE
video[0] <= video[0].DB_MAX_OUTPUT_PORT_TYPE
video[1] <= video[1].DB_MAX_OUTPUT_PORT_TYPE
video[2] <= video[2].DB_MAX_OUTPUT_PORT_TYPE
video[3] <= video[3].DB_MAX_OUTPUT_PORT_TYPE
video[4] <= video[4].DB_MAX_OUTPUT_PORT_TYPE
video[5] <= video[5].DB_MAX_OUTPUT_PORT_TYPE
video[6] <= video[6].DB_MAX_OUTPUT_PORT_TYPE
video[7] <= video[7].DB_MAX_OUTPUT_PORT_TYPE
video[8] <= video[8].DB_MAX_OUTPUT_PORT_TYPE
palCs => paletteWrenA.DATAB
palCs => dataOut.OUTPUTSELECT
palCs => dataOut.OUTPUTSELECT
palCs => dataOut.OUTPUTSELECT
palCs => dataOut.OUTPUTSELECT
palCs => dataOut.OUTPUTSELECT
palCs => dataOut.OUTPUTSELECT
palCs => dataOut.OUTPUTSELECT
palCs => dataOut.OUTPUTSELECT
spritePaletteCS => spritePaletteWrenA.DATAB
spritePaletteCS => dataOut.OUTPUTSELECT
spritePaletteCS => dataOut.OUTPUTSELECT
spritePaletteCS => dataOut.OUTPUTSELECT
spritePaletteCS => dataOut.OUTPUTSELECT
spritePaletteCS => dataOut.OUTPUTSELECT
spritePaletteCS => dataOut.OUTPUTSELECT
spritePaletteCS => dataOut.OUTPUTSELECT
spritePaletteCS => dataOut.OUTPUTSELECT
charDataCS => fontWrenA.DATAB
charDataCS => dataOut.OUTPUTSELECT
charDataCS => dataOut.OUTPUTSELECT
charDataCS => dataOut.OUTPUTSELECT
charDataCS => dataOut.OUTPUTSELECT
charDataCS => dataOut.OUTPUTSELECT
charDataCS => dataOut.OUTPUTSELECT
charDataCS => dataOut.OUTPUTSELECT
charDataCS => dataOut.OUTPUTSELECT
dmaAck => refresh.OUTPUTSELECT
dmaAck => dmaState.OUTPUTSELECT
dmaAck => dmaState.OUTPUTSELECT
dmaAck => dmaState.OUTPUTSELECT
dmaAck => busCnt.OUTPUTSELECT
dmaAck => busCnt.OUTPUTSELECT
dmaAck => busCnt.OUTPUTSELECT
dmaAck => busCnt.OUTPUTSELECT
dmaAck => busCnt.OUTPUTSELECT
dmaAck => busCnt.OUTPUTSELECT
dmaAck => busCnt.OUTPUTSELECT
dmaAck => busCnt.OUTPUTSELECT
dmaAck => busCnt.OUTPUTSELECT
dmaAck => busCnt.OUTPUTSELECT
dmaAck => dma.OUTPUTSELECT
dmaAck => wrenline.OUTPUTSELECT
dmaAck => lineAdr.OUTPUTSELECT
dmaAck => lineAdr.OUTPUTSELECT
dmaAck => lineAdr.OUTPUTSELECT
dmaAck => lineAdr.OUTPUTSELECT
dmaAck => lineAdr.OUTPUTSELECT
dmaAck => lineAdr.OUTPUTSELECT
dmaAck => lineAdr.OUTPUTSELECT
dmaAck => lineAdr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => screenAddr.OUTPUTSELECT
dmaAck => wrenColorRam.OUTPUTSELECT
dmaAck => colorAdr.OUTPUTSELECT
dmaAck => colorAdr.OUTPUTSELECT
dmaAck => colorAdr.OUTPUTSELECT
dmaAck => colorAdr.OUTPUTSELECT
dmaAck => colorAdr.OUTPUTSELECT
dmaAck => colorAdr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT
dmaAck => colorAddr.OUTPUTSELECT


|RS65816|Display:u4|palette:palette
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|RS65816|Display:u4|palette:palette|altsyncram:altsyncram_component
wren_a => altsyncram_31q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_31q3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_31q3:auto_generated.data_a[0]
data_a[1] => altsyncram_31q3:auto_generated.data_a[1]
data_a[2] => altsyncram_31q3:auto_generated.data_a[2]
data_a[3] => altsyncram_31q3:auto_generated.data_a[3]
data_a[4] => altsyncram_31q3:auto_generated.data_a[4]
data_a[5] => altsyncram_31q3:auto_generated.data_a[5]
data_a[6] => altsyncram_31q3:auto_generated.data_a[6]
data_a[7] => altsyncram_31q3:auto_generated.data_a[7]
data_b[0] => altsyncram_31q3:auto_generated.data_b[0]
data_b[1] => altsyncram_31q3:auto_generated.data_b[1]
data_b[2] => altsyncram_31q3:auto_generated.data_b[2]
data_b[3] => altsyncram_31q3:auto_generated.data_b[3]
data_b[4] => altsyncram_31q3:auto_generated.data_b[4]
data_b[5] => altsyncram_31q3:auto_generated.data_b[5]
data_b[6] => altsyncram_31q3:auto_generated.data_b[6]
data_b[7] => altsyncram_31q3:auto_generated.data_b[7]
data_b[8] => altsyncram_31q3:auto_generated.data_b[8]
data_b[9] => altsyncram_31q3:auto_generated.data_b[9]
data_b[10] => altsyncram_31q3:auto_generated.data_b[10]
data_b[11] => altsyncram_31q3:auto_generated.data_b[11]
data_b[12] => altsyncram_31q3:auto_generated.data_b[12]
data_b[13] => altsyncram_31q3:auto_generated.data_b[13]
data_b[14] => altsyncram_31q3:auto_generated.data_b[14]
data_b[15] => altsyncram_31q3:auto_generated.data_b[15]
address_a[0] => altsyncram_31q3:auto_generated.address_a[0]
address_a[1] => altsyncram_31q3:auto_generated.address_a[1]
address_a[2] => altsyncram_31q3:auto_generated.address_a[2]
address_a[3] => altsyncram_31q3:auto_generated.address_a[3]
address_a[4] => altsyncram_31q3:auto_generated.address_a[4]
address_a[5] => altsyncram_31q3:auto_generated.address_a[5]
address_a[6] => altsyncram_31q3:auto_generated.address_a[6]
address_a[7] => altsyncram_31q3:auto_generated.address_a[7]
address_a[8] => altsyncram_31q3:auto_generated.address_a[8]
address_b[0] => altsyncram_31q3:auto_generated.address_b[0]
address_b[1] => altsyncram_31q3:auto_generated.address_b[1]
address_b[2] => altsyncram_31q3:auto_generated.address_b[2]
address_b[3] => altsyncram_31q3:auto_generated.address_b[3]
address_b[4] => altsyncram_31q3:auto_generated.address_b[4]
address_b[5] => altsyncram_31q3:auto_generated.address_b[5]
address_b[6] => altsyncram_31q3:auto_generated.address_b[6]
address_b[7] => altsyncram_31q3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_31q3:auto_generated.clock0
clock1 => altsyncram_31q3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_31q3:auto_generated.q_a[0]
q_a[1] <= altsyncram_31q3:auto_generated.q_a[1]
q_a[2] <= altsyncram_31q3:auto_generated.q_a[2]
q_a[3] <= altsyncram_31q3:auto_generated.q_a[3]
q_a[4] <= altsyncram_31q3:auto_generated.q_a[4]
q_a[5] <= altsyncram_31q3:auto_generated.q_a[5]
q_a[6] <= altsyncram_31q3:auto_generated.q_a[6]
q_a[7] <= altsyncram_31q3:auto_generated.q_a[7]
q_b[0] <= altsyncram_31q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_31q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_31q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_31q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_31q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_31q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_31q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_31q3:auto_generated.q_b[7]
q_b[8] <= altsyncram_31q3:auto_generated.q_b[8]
q_b[9] <= altsyncram_31q3:auto_generated.q_b[9]
q_b[10] <= altsyncram_31q3:auto_generated.q_b[10]
q_b[11] <= altsyncram_31q3:auto_generated.q_b[11]
q_b[12] <= altsyncram_31q3:auto_generated.q_b[12]
q_b[13] <= altsyncram_31q3:auto_generated.q_b[13]
q_b[14] <= altsyncram_31q3:auto_generated.q_b[14]
q_b[15] <= altsyncram_31q3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RS65816|Display:u4|palette:palette|altsyncram:altsyncram_component|altsyncram_31q3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a0.PORTBDATAIN1
data_b[9] => ram_block1a1.PORTBDATAIN1
data_b[10] => ram_block1a2.PORTBDATAIN1
data_b[11] => ram_block1a3.PORTBDATAIN1
data_b[12] => ram_block1a4.PORTBDATAIN1
data_b[13] => ram_block1a5.PORTBDATAIN1
data_b[14] => ram_block1a6.PORTBDATAIN1
data_b[15] => ram_block1a7.PORTBDATAIN1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a0.PORTBDATAOUT1
q_b[9] <= ram_block1a1.PORTBDATAOUT1
q_b[10] <= ram_block1a2.PORTBDATAOUT1
q_b[11] <= ram_block1a3.PORTBDATAOUT1
q_b[12] <= ram_block1a4.PORTBDATAOUT1
q_b[13] <= ram_block1a5.PORTBDATAOUT1
q_b[14] <= ram_block1a6.PORTBDATAOUT1
q_b[15] <= ram_block1a7.PORTBDATAOUT1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|RS65816|Display:u4|spritePalette:spritePalette
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|RS65816|Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component
wren_a => altsyncram_tls3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_tls3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tls3:auto_generated.data_a[0]
data_a[1] => altsyncram_tls3:auto_generated.data_a[1]
data_a[2] => altsyncram_tls3:auto_generated.data_a[2]
data_a[3] => altsyncram_tls3:auto_generated.data_a[3]
data_a[4] => altsyncram_tls3:auto_generated.data_a[4]
data_a[5] => altsyncram_tls3:auto_generated.data_a[5]
data_a[6] => altsyncram_tls3:auto_generated.data_a[6]
data_a[7] => altsyncram_tls3:auto_generated.data_a[7]
data_b[0] => altsyncram_tls3:auto_generated.data_b[0]
data_b[1] => altsyncram_tls3:auto_generated.data_b[1]
data_b[2] => altsyncram_tls3:auto_generated.data_b[2]
data_b[3] => altsyncram_tls3:auto_generated.data_b[3]
data_b[4] => altsyncram_tls3:auto_generated.data_b[4]
data_b[5] => altsyncram_tls3:auto_generated.data_b[5]
data_b[6] => altsyncram_tls3:auto_generated.data_b[6]
data_b[7] => altsyncram_tls3:auto_generated.data_b[7]
data_b[8] => altsyncram_tls3:auto_generated.data_b[8]
data_b[9] => altsyncram_tls3:auto_generated.data_b[9]
data_b[10] => altsyncram_tls3:auto_generated.data_b[10]
data_b[11] => altsyncram_tls3:auto_generated.data_b[11]
data_b[12] => altsyncram_tls3:auto_generated.data_b[12]
data_b[13] => altsyncram_tls3:auto_generated.data_b[13]
data_b[14] => altsyncram_tls3:auto_generated.data_b[14]
data_b[15] => altsyncram_tls3:auto_generated.data_b[15]
address_a[0] => altsyncram_tls3:auto_generated.address_a[0]
address_a[1] => altsyncram_tls3:auto_generated.address_a[1]
address_a[2] => altsyncram_tls3:auto_generated.address_a[2]
address_a[3] => altsyncram_tls3:auto_generated.address_a[3]
address_a[4] => altsyncram_tls3:auto_generated.address_a[4]
address_b[0] => altsyncram_tls3:auto_generated.address_b[0]
address_b[1] => altsyncram_tls3:auto_generated.address_b[1]
address_b[2] => altsyncram_tls3:auto_generated.address_b[2]
address_b[3] => altsyncram_tls3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tls3:auto_generated.clock0
clock1 => altsyncram_tls3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tls3:auto_generated.q_a[0]
q_a[1] <= altsyncram_tls3:auto_generated.q_a[1]
q_a[2] <= altsyncram_tls3:auto_generated.q_a[2]
q_a[3] <= altsyncram_tls3:auto_generated.q_a[3]
q_a[4] <= altsyncram_tls3:auto_generated.q_a[4]
q_a[5] <= altsyncram_tls3:auto_generated.q_a[5]
q_a[6] <= altsyncram_tls3:auto_generated.q_a[6]
q_a[7] <= altsyncram_tls3:auto_generated.q_a[7]
q_b[0] <= altsyncram_tls3:auto_generated.q_b[0]
q_b[1] <= altsyncram_tls3:auto_generated.q_b[1]
q_b[2] <= altsyncram_tls3:auto_generated.q_b[2]
q_b[3] <= altsyncram_tls3:auto_generated.q_b[3]
q_b[4] <= altsyncram_tls3:auto_generated.q_b[4]
q_b[5] <= altsyncram_tls3:auto_generated.q_b[5]
q_b[6] <= altsyncram_tls3:auto_generated.q_b[6]
q_b[7] <= altsyncram_tls3:auto_generated.q_b[7]
q_b[8] <= altsyncram_tls3:auto_generated.q_b[8]
q_b[9] <= altsyncram_tls3:auto_generated.q_b[9]
q_b[10] <= altsyncram_tls3:auto_generated.q_b[10]
q_b[11] <= altsyncram_tls3:auto_generated.q_b[11]
q_b[12] <= altsyncram_tls3:auto_generated.q_b[12]
q_b[13] <= altsyncram_tls3:auto_generated.q_b[13]
q_b[14] <= altsyncram_tls3:auto_generated.q_b[14]
q_b[15] <= altsyncram_tls3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RS65816|Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component|altsyncram_tls3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a0.PORTBDATAIN1
data_b[9] => ram_block1a1.PORTBDATAIN1
data_b[10] => ram_block1a2.PORTBDATAIN1
data_b[11] => ram_block1a3.PORTBDATAIN1
data_b[12] => ram_block1a4.PORTBDATAIN1
data_b[13] => ram_block1a5.PORTBDATAIN1
data_b[14] => ram_block1a6.PORTBDATAIN1
data_b[15] => ram_block1a7.PORTBDATAIN1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a0.PORTBDATAOUT1
q_b[9] <= ram_block1a1.PORTBDATAOUT1
q_b[10] <= ram_block1a2.PORTBDATAOUT1
q_b[11] <= ram_block1a3.PORTBDATAOUT1
q_b[12] <= ram_block1a4.PORTBDATAOUT1
q_b[13] <= ram_block1a5.PORTBDATAOUT1
q_b[14] <= ram_block1a6.PORTBDATAOUT1
q_b[15] <= ram_block1a7.PORTBDATAOUT1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|RS65816|Display:u4|lineram:lineRam
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdclock => altsyncram:altsyncram_component.clock1
rdclocken => altsyncram:altsyncram_component.clocken1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wrclock => altsyncram:altsyncram_component.clock0
wrclocken => altsyncram:altsyncram_component.clocken0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|RS65816|Display:u4|lineram:lineRam|altsyncram:altsyncram_component
wren_a => altsyncram_13q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_13q3:auto_generated.data_a[0]
data_a[1] => altsyncram_13q3:auto_generated.data_a[1]
data_a[2] => altsyncram_13q3:auto_generated.data_a[2]
data_a[3] => altsyncram_13q3:auto_generated.data_a[3]
data_a[4] => altsyncram_13q3:auto_generated.data_a[4]
data_a[5] => altsyncram_13q3:auto_generated.data_a[5]
data_a[6] => altsyncram_13q3:auto_generated.data_a[6]
data_a[7] => altsyncram_13q3:auto_generated.data_a[7]
data_a[8] => altsyncram_13q3:auto_generated.data_a[8]
data_a[9] => altsyncram_13q3:auto_generated.data_a[9]
data_a[10] => altsyncram_13q3:auto_generated.data_a[10]
data_a[11] => altsyncram_13q3:auto_generated.data_a[11]
data_a[12] => altsyncram_13q3:auto_generated.data_a[12]
data_a[13] => altsyncram_13q3:auto_generated.data_a[13]
data_a[14] => altsyncram_13q3:auto_generated.data_a[14]
data_a[15] => altsyncram_13q3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_13q3:auto_generated.address_a[0]
address_a[1] => altsyncram_13q3:auto_generated.address_a[1]
address_a[2] => altsyncram_13q3:auto_generated.address_a[2]
address_a[3] => altsyncram_13q3:auto_generated.address_a[3]
address_a[4] => altsyncram_13q3:auto_generated.address_a[4]
address_a[5] => altsyncram_13q3:auto_generated.address_a[5]
address_a[6] => altsyncram_13q3:auto_generated.address_a[6]
address_a[7] => altsyncram_13q3:auto_generated.address_a[7]
address_b[0] => altsyncram_13q3:auto_generated.address_b[0]
address_b[1] => altsyncram_13q3:auto_generated.address_b[1]
address_b[2] => altsyncram_13q3:auto_generated.address_b[2]
address_b[3] => altsyncram_13q3:auto_generated.address_b[3]
address_b[4] => altsyncram_13q3:auto_generated.address_b[4]
address_b[5] => altsyncram_13q3:auto_generated.address_b[5]
address_b[6] => altsyncram_13q3:auto_generated.address_b[6]
address_b[7] => altsyncram_13q3:auto_generated.address_b[7]
address_b[8] => altsyncram_13q3:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_13q3:auto_generated.clock0
clock1 => altsyncram_13q3:auto_generated.clock1
clocken0 => altsyncram_13q3:auto_generated.clocken0
clocken1 => altsyncram_13q3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_13q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_13q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_13q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_13q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_13q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_13q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_13q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_13q3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RS65816|Display:u4|lineram:lineRam|altsyncram:altsyncram_component|altsyncram_13q3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a0.PORTADATAIN1
data_a[9] => ram_block1a1.PORTADATAIN1
data_a[10] => ram_block1a2.PORTADATAIN1
data_a[11] => ram_block1a3.PORTADATAIN1
data_a[12] => ram_block1a4.PORTADATAIN1
data_a[13] => ram_block1a5.PORTADATAIN1
data_a[14] => ram_block1a6.PORTADATAIN1
data_a[15] => ram_block1a7.PORTADATAIN1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|RS65816|Display:u4|colorRam:colorRam
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|RS65816|Display:u4|colorRam:colorRam|altsyncram:altsyncram_component
wren_a => altsyncram_9fo3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9fo3:auto_generated.data_a[0]
data_a[1] => altsyncram_9fo3:auto_generated.data_a[1]
data_a[2] => altsyncram_9fo3:auto_generated.data_a[2]
data_a[3] => altsyncram_9fo3:auto_generated.data_a[3]
data_a[4] => altsyncram_9fo3:auto_generated.data_a[4]
data_a[5] => altsyncram_9fo3:auto_generated.data_a[5]
data_a[6] => altsyncram_9fo3:auto_generated.data_a[6]
data_a[7] => altsyncram_9fo3:auto_generated.data_a[7]
data_a[8] => altsyncram_9fo3:auto_generated.data_a[8]
data_a[9] => altsyncram_9fo3:auto_generated.data_a[9]
data_a[10] => altsyncram_9fo3:auto_generated.data_a[10]
data_a[11] => altsyncram_9fo3:auto_generated.data_a[11]
data_a[12] => altsyncram_9fo3:auto_generated.data_a[12]
data_a[13] => altsyncram_9fo3:auto_generated.data_a[13]
data_a[14] => altsyncram_9fo3:auto_generated.data_a[14]
data_a[15] => altsyncram_9fo3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_9fo3:auto_generated.address_a[0]
address_a[1] => altsyncram_9fo3:auto_generated.address_a[1]
address_a[2] => altsyncram_9fo3:auto_generated.address_a[2]
address_a[3] => altsyncram_9fo3:auto_generated.address_a[3]
address_a[4] => altsyncram_9fo3:auto_generated.address_a[4]
address_a[5] => altsyncram_9fo3:auto_generated.address_a[5]
address_b[0] => altsyncram_9fo3:auto_generated.address_b[0]
address_b[1] => altsyncram_9fo3:auto_generated.address_b[1]
address_b[2] => altsyncram_9fo3:auto_generated.address_b[2]
address_b[3] => altsyncram_9fo3:auto_generated.address_b[3]
address_b[4] => altsyncram_9fo3:auto_generated.address_b[4]
address_b[5] => altsyncram_9fo3:auto_generated.address_b[5]
address_b[6] => altsyncram_9fo3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9fo3:auto_generated.clock0
clock1 => altsyncram_9fo3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_9fo3:auto_generated.q_b[0]
q_b[1] <= altsyncram_9fo3:auto_generated.q_b[1]
q_b[2] <= altsyncram_9fo3:auto_generated.q_b[2]
q_b[3] <= altsyncram_9fo3:auto_generated.q_b[3]
q_b[4] <= altsyncram_9fo3:auto_generated.q_b[4]
q_b[5] <= altsyncram_9fo3:auto_generated.q_b[5]
q_b[6] <= altsyncram_9fo3:auto_generated.q_b[6]
q_b[7] <= altsyncram_9fo3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RS65816|Display:u4|colorRam:colorRam|altsyncram:altsyncram_component|altsyncram_9fo3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a0.PORTADATAIN1
data_a[9] => ram_block1a1.PORTADATAIN1
data_a[10] => ram_block1a2.PORTADATAIN1
data_a[11] => ram_block1a3.PORTADATAIN1
data_a[12] => ram_block1a4.PORTADATAIN1
data_a[13] => ram_block1a5.PORTADATAIN1
data_a[14] => ram_block1a6.PORTADATAIN1
data_a[15] => ram_block1a7.PORTADATAIN1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|RS65816|Display:u4|fontRam:fontRam
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|RS65816|Display:u4|fontRam:fontRam|altsyncram:altsyncram_component
wren_a => altsyncram_ojr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ojr3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ojr3:auto_generated.data_a[0]
data_a[1] => altsyncram_ojr3:auto_generated.data_a[1]
data_a[2] => altsyncram_ojr3:auto_generated.data_a[2]
data_a[3] => altsyncram_ojr3:auto_generated.data_a[3]
data_a[4] => altsyncram_ojr3:auto_generated.data_a[4]
data_a[5] => altsyncram_ojr3:auto_generated.data_a[5]
data_a[6] => altsyncram_ojr3:auto_generated.data_a[6]
data_a[7] => altsyncram_ojr3:auto_generated.data_a[7]
data_b[0] => altsyncram_ojr3:auto_generated.data_b[0]
data_b[1] => altsyncram_ojr3:auto_generated.data_b[1]
data_b[2] => altsyncram_ojr3:auto_generated.data_b[2]
data_b[3] => altsyncram_ojr3:auto_generated.data_b[3]
data_b[4] => altsyncram_ojr3:auto_generated.data_b[4]
data_b[5] => altsyncram_ojr3:auto_generated.data_b[5]
data_b[6] => altsyncram_ojr3:auto_generated.data_b[6]
data_b[7] => altsyncram_ojr3:auto_generated.data_b[7]
address_a[0] => altsyncram_ojr3:auto_generated.address_a[0]
address_a[1] => altsyncram_ojr3:auto_generated.address_a[1]
address_a[2] => altsyncram_ojr3:auto_generated.address_a[2]
address_a[3] => altsyncram_ojr3:auto_generated.address_a[3]
address_a[4] => altsyncram_ojr3:auto_generated.address_a[4]
address_a[5] => altsyncram_ojr3:auto_generated.address_a[5]
address_a[6] => altsyncram_ojr3:auto_generated.address_a[6]
address_a[7] => altsyncram_ojr3:auto_generated.address_a[7]
address_a[8] => altsyncram_ojr3:auto_generated.address_a[8]
address_a[9] => altsyncram_ojr3:auto_generated.address_a[9]
address_a[10] => altsyncram_ojr3:auto_generated.address_a[10]
address_b[0] => altsyncram_ojr3:auto_generated.address_b[0]
address_b[1] => altsyncram_ojr3:auto_generated.address_b[1]
address_b[2] => altsyncram_ojr3:auto_generated.address_b[2]
address_b[3] => altsyncram_ojr3:auto_generated.address_b[3]
address_b[4] => altsyncram_ojr3:auto_generated.address_b[4]
address_b[5] => altsyncram_ojr3:auto_generated.address_b[5]
address_b[6] => altsyncram_ojr3:auto_generated.address_b[6]
address_b[7] => altsyncram_ojr3:auto_generated.address_b[7]
address_b[8] => altsyncram_ojr3:auto_generated.address_b[8]
address_b[9] => altsyncram_ojr3:auto_generated.address_b[9]
address_b[10] => altsyncram_ojr3:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ojr3:auto_generated.clock0
clock1 => altsyncram_ojr3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ojr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ojr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ojr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ojr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ojr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ojr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ojr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ojr3:auto_generated.q_a[7]
q_b[0] <= altsyncram_ojr3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ojr3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ojr3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ojr3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ojr3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ojr3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ojr3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ojr3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RS65816|Display:u4|fontRam:fontRam|altsyncram:altsyncram_component|altsyncram_ojr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|RS65816|sdram_simple:u5
clk => buf_dout_r[0].CLK
clk => buf_dout_r[1].CLK
clk => buf_dout_r[2].CLK
clk => buf_dout_r[3].CLK
clk => buf_dout_r[4].CLK
clk => buf_dout_r[5].CLK
clk => buf_dout_r[6].CLK
clk => buf_dout_r[7].CLK
clk => buf_dout_r[8].CLK
clk => buf_dout_r[9].CLK
clk => buf_dout_r[10].CLK
clk => buf_dout_r[11].CLK
clk => buf_dout_r[12].CLK
clk => buf_dout_r[13].CLK
clk => buf_dout_r[14].CLK
clk => buf_dout_r[15].CLK
clk => sd_dqml_r.CLK
clk => sd_dqmu_r.CLK
clk => sd_busdir_r.CLK
clk => sd_dout_r[0].CLK
clk => sd_dout_r[1].CLK
clk => sd_dout_r[2].CLK
clk => sd_dout_r[3].CLK
clk => sd_dout_r[4].CLK
clk => sd_dout_r[5].CLK
clk => sd_dout_r[6].CLK
clk => sd_dout_r[7].CLK
clk => sd_dout_r[8].CLK
clk => sd_dout_r[9].CLK
clk => sd_dout_r[10].CLK
clk => sd_dout_r[11].CLK
clk => sd_dout_r[12].CLK
clk => sd_dout_r[13].CLK
clk => sd_dout_r[14].CLK
clk => sd_dout_r[15].CLK
clk => addr_r[0].CLK
clk => addr_r[1].CLK
clk => addr_r[2].CLK
clk => addr_r[3].CLK
clk => addr_r[4].CLK
clk => addr_r[5].CLK
clk => addr_r[6].CLK
clk => addr_r[7].CLK
clk => addr_r[8].CLK
clk => addr_r[9].CLK
clk => addr_r[10].CLK
clk => addr_r[11].CLK
clk => bank_r[0].CLK
clk => bank_r[1].CLK
clk => refcnt_r[0].CLK
clk => refcnt_r[1].CLK
clk => refcnt_r[2].CLK
clk => refcnt_r[3].CLK
clk => ready_r.CLK
clk => cke_r.CLK
clk => cmd_r[0].CLK
clk => cmd_r[1].CLK
clk => cmd_r[2].CLK
clk => cmd_r[3].CLK
clk => timer_r[0].CLK
clk => timer_r[1].CLK
clk => timer_r[2].CLK
clk => timer_r[3].CLK
clk => timer_r[4].CLK
clk => timer_r[5].CLK
clk => timer_r[6].CLK
clk => timer_r[7].CLK
clk => timer_r[8].CLK
clk => timer_r[9].CLK
clk => timer_r[10].CLK
clk => timer_r[11].CLK
clk => timer_r[12].CLK
clk => timer_r[13].CLK
clk => timer_r[14].CLK
clk => state_r~1.DATAIN
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => state_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => timer_r.OUTPUTSELECT
reset => cmd_r.OUTPUTSELECT
reset => cmd_r.OUTPUTSELECT
reset => cmd_r.OUTPUTSELECT
reset => cke_r.OUTPUTSELECT
reset => ready_r.OUTPUTSELECT
reset => buf_dout_r[11].ENA
reset => buf_dout_r[10].ENA
reset => buf_dout_r[9].ENA
reset => buf_dout_r[8].ENA
reset => buf_dout_r[7].ENA
reset => buf_dout_r[6].ENA
reset => buf_dout_r[5].ENA
reset => buf_dout_r[4].ENA
reset => buf_dout_r[3].ENA
reset => buf_dout_r[2].ENA
reset => buf_dout_r[1].ENA
reset => buf_dout_r[0].ENA
reset => buf_dout_r[12].ENA
reset => buf_dout_r[13].ENA
reset => buf_dout_r[14].ENA
reset => buf_dout_r[15].ENA
reset => sd_dqml_r.ENA
reset => sd_dqmu_r.ENA
reset => sd_busdir_r.ENA
reset => sd_dout_r[0].ENA
reset => sd_dout_r[1].ENA
reset => sd_dout_r[2].ENA
reset => sd_dout_r[3].ENA
reset => sd_dout_r[4].ENA
reset => sd_dout_r[5].ENA
reset => sd_dout_r[6].ENA
reset => sd_dout_r[7].ENA
reset => sd_dout_r[8].ENA
reset => sd_dout_r[9].ENA
reset => sd_dout_r[10].ENA
reset => sd_dout_r[11].ENA
reset => sd_dout_r[12].ENA
reset => sd_dout_r[13].ENA
reset => sd_dout_r[14].ENA
reset => sd_dout_r[15].ENA
reset => addr_r[0].ENA
reset => addr_r[1].ENA
reset => addr_r[2].ENA
reset => addr_r[3].ENA
reset => addr_r[4].ENA
reset => addr_r[5].ENA
reset => addr_r[6].ENA
reset => addr_r[7].ENA
reset => addr_r[8].ENA
reset => addr_r[9].ENA
reset => addr_r[10].ENA
reset => addr_r[11].ENA
reset => bank_r[0].ENA
reset => bank_r[1].ENA
reset => refcnt_r[0].ENA
reset => refcnt_r[1].ENA
reset => refcnt_r[2].ENA
reset => refcnt_r[3].ENA
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => state_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => timer_x.OUTPUTSELECT
refresh => cmd_x.DATAA
refresh => cmd_x.DATAA
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => state_x.OUTPUTSELECT
req => cmd_x.OUTPUTSELECT
req => cmd_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => addr_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
req => timer_x.OUTPUTSELECT
we => sd_dqmu_x.OUTPUTSELECT
we => sd_dqml_x.OUTPUTSELECT
we => sd_busdir_x.DATAB
we => Selector36.IN2
addr[0] => addr_x.DATAA
addr[0] => Selector45.IN5
addr[1] => addr_x.DATAA
addr[1] => Selector44.IN5
addr[2] => addr_x.DATAA
addr[2] => Selector43.IN5
addr[3] => addr_x.DATAA
addr[3] => Selector42.IN5
addr[4] => addr_x.DATAA
addr[4] => Selector41.IN5
addr[5] => addr_x.DATAA
addr[5] => Selector40.IN5
addr[6] => addr_x.DATAA
addr[6] => Selector39.IN5
addr[7] => addr_x.DATAA
addr[7] => Selector38.IN5
addr[8] => addr_x.DATAB
addr[9] => addr_x.DATAB
addr[10] => addr_x.DATAB
addr[11] => addr_x.DATAB
addr[12] => addr_x.DATAB
addr[13] => addr_x.DATAB
addr[14] => addr_x.DATAB
addr[15] => addr_x.DATAB
addr[16] => addr_x.DATAB
addr[17] => addr_x.DATAB
addr[18] => addr_x.DATAB
addr[19] => addr_x.DATAB
addr[20] => bank_x.DATAA
addr[21] => bank_x.DATAA
data[0] => sd_dout_x.DATAB
data[1] => sd_dout_x.DATAB
data[2] => sd_dout_x.DATAB
data[3] => sd_dout_x.DATAB
data[4] => sd_dout_x.DATAB
data[5] => sd_dout_x.DATAB
data[6] => sd_dout_x.DATAB
data[7] => sd_dout_x.DATAB
data[8] => sd_dout_x.DATAB
data[9] => sd_dout_x.DATAB
data[10] => sd_dout_x.DATAB
data[11] => sd_dout_x.DATAB
data[12] => sd_dout_x.DATAB
data[13] => sd_dout_x.DATAB
data[14] => sd_dout_x.DATAB
data[15] => sd_dout_x.DATAB
dqmh => sd_dqmu_x.DATAB
dqml => sd_dqml_x.DATAB
valid <= ready_r.DB_MAX_OUTPUT_PORT_TYPE
done_o <= done_o.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= buf_dout_r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= buf_dout_r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= buf_dout_r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= buf_dout_r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= buf_dout_r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= buf_dout_r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= buf_dout_r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= buf_dout_r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= buf_dout_r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= buf_dout_r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= buf_dout_r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= buf_dout_r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= buf_dout_r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= buf_dout_r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= buf_dout_r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= buf_dout_r[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= cke_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= bank_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= bank_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[0] <= addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[1] <= addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[2] <= addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[3] <= addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[4] <= addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[5] <= addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[6] <= addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[7] <= addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[8] <= addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[9] <= addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[10] <= addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_a[11] <= addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]
sdram_dqmh <= sd_dqmu_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_dqml <= sd_dqml_r.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|uart:uart
clk => rx_data[0].CLK
clk => rx_data[1].CLK
clk => rx_data[2].CLK
clk => rx_data[3].CLK
clk => rx_data[4].CLK
clk => rx_data[5].CLK
clk => rx_data[6].CLK
clk => rx_data[7].CLK
clk => rx_data_tmp[0].CLK
clk => rx_data_tmp[1].CLK
clk => rx_data_tmp[2].CLK
clk => rx_data_tmp[3].CLK
clk => rx_data_tmp[4].CLK
clk => rx_data_tmp[5].CLK
clk => rx_data_tmp[6].CLK
clk => rx_data_tmp[7].CLK
clk => rx_data_cnt[0].CLK
clk => rx_data_cnt[1].CLK
clk => rx_data_cnt[2].CLK
clk => iir[0].CLK
clk => iir[1].CLK
clk => iir[2].CLK
clk => intn~reg0.CLK
clk => rx_ready.CLK
clk => rx_start.CLK
clk => rx_clk_en.CLK
clk => \rx_clk_gen:counter[0].CLK
clk => \rx_clk_gen:counter[1].CLK
clk => \rx_clk_gen:counter[2].CLK
clk => \rx_clk_gen:counter[3].CLK
clk => \rx_clk_gen:counter[4].CLK
clk => \rx_clk_gen:counter[5].CLK
clk => \rx_clk_gen:counter[6].CLK
clk => \rx_clk_gen:counter[7].CLK
clk => \rx_clk_gen:counter[8].CLK
clk => \rx_clk_gen:counter[9].CLK
clk => rx_data_old.CLK
clk => rx_rcv_init.CLK
clk => rx_start_bit.CLK
clk => \rx_start_detect:counter[0].CLK
clk => \rx_start_detect:counter[1].CLK
clk => \rx_start_detect:counter[2].CLK
clk => \rx_start_detect:counter[3].CLK
clk => \rx_start_detect:counter[4].CLK
clk => \rx_start_detect:counter[5].CLK
clk => \rx_start_detect:counter[6].CLK
clk => \rx_start_detect:counter[7].CLK
clk => \rx_start_detect:counter[8].CLK
clk => \rx_start_detect:counter[9].CLK
clk => \rx_start_detect:counter[10].CLK
clk => \rx_start_detect:counter[11].CLK
clk => \rx_start_detect:counter[12].CLK
clk => \rx_start_detect:counter[13].CLK
clk => \rx_start_detect:counter[14].CLK
clk => \rx_start_detect:counter[15].CLK
clk => \rx_start_detect:counter[16].CLK
clk => \rx_start_detect:counter[17].CLK
clk => \rx_start_detect:counter[18].CLK
clk => \rx_start_detect:counter[19].CLK
clk => \rx_start_detect:counter[20].CLK
clk => \rx_start_detect:counter[21].CLK
clk => \rx_start_detect:counter[22].CLK
clk => \rx_start_detect:counter[23].CLK
clk => \rx_start_detect:counter[24].CLK
clk => \rx_start_detect:counter[25].CLK
clk => \rx_start_detect:counter[26].CLK
clk => \rx_start_detect:counter[27].CLK
clk => \rx_start_detect:counter[28].CLK
clk => \rx_start_detect:counter[29].CLK
clk => \rx_start_detect:counter[30].CLK
clk => \rx_start_detect:counter[31].CLK
clk => rx_data_deb.CLK
clk => \rx_debouncer:deb_buf[0].CLK
clk => \rx_debouncer:deb_buf[1].CLK
clk => \rx_debouncer:deb_buf[2].CLK
clk => \rx_debouncer:deb_buf[3].CLK
clk => \rx_debouncer:deb_buf[4].CLK
clk => \rx_debouncer:deb_buf[5].CLK
clk => \rx_debouncer:deb_buf[6].CLK
clk => \rx_debouncer:deb_buf[7].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => tx_par_bit.CLK
clk => tx_data_cnt[0].CLK
clk => tx_data_cnt[1].CLK
clk => tx_data_cnt[2].CLK
clk => tx_data_tmp[0].CLK
clk => tx_data_tmp[1].CLK
clk => tx_data_tmp[2].CLK
clk => tx_data_tmp[3].CLK
clk => tx_data_tmp[4].CLK
clk => tx_data_tmp[5].CLK
clk => tx_data_tmp[6].CLK
clk => tx_data_tmp[7].CLK
clk => tx~reg0.CLK
clk => ier[0].CLK
clk => ier[1].CLK
clk => ier[2].CLK
clk => ier[3].CLK
clk => ier[4].CLK
clk => ier[5].CLK
clk => ier[6].CLK
clk => ier[7].CLK
clk => tx_end.CLK
clk => tx_req.CLK
clk => tx_data[0].CLK
clk => tx_data[1].CLK
clk => tx_data[2].CLK
clk => tx_data[3].CLK
clk => tx_data[4].CLK
clk => tx_data[5].CLK
clk => tx_data[6].CLK
clk => tx_data[7].CLK
clk => tx_clk_en.CLK
clk => \tx_clk_gen:counter[0].CLK
clk => \tx_clk_gen:counter[1].CLK
clk => \tx_clk_gen:counter[2].CLK
clk => \tx_clk_gen:counter[3].CLK
clk => \tx_clk_gen:counter[4].CLK
clk => \tx_clk_gen:counter[5].CLK
clk => \tx_clk_gen:counter[6].CLK
clk => \tx_clk_gen:counter[7].CLK
clk => \tx_clk_gen:counter[8].CLK
clk => \tx_clk_gen:counter[9].CLK
clk => rx_fsm~5.DATAIN
clk => tx_fsm~6.DATAIN
rst => tx_clk_en.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => tx_fsm.OUTPUTSELECT
rst => tx_fsm.OUTPUTSELECT
rst => tx_fsm.OUTPUTSELECT
rst => tx_fsm.OUTPUTSELECT
rst => tx_fsm.OUTPUTSELECT
rst => tx_par_bit.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_cnt.OUTPUTSELECT
rst => tx_data_cnt.OUTPUTSELECT
rst => tx_data_cnt.OUTPUTSELECT
rst => tx_req.OUTPUTSELECT
rst => tx_end.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => rx_data_old.OUTPUTSELECT
rst => rx_rcv_init.OUTPUTSELECT
rst => rx_start_bit.OUTPUTSELECT
rst => rx_clk_en.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => rx_fsm.OUTPUTSELECT
rst => rx_fsm.OUTPUTSELECT
rst => rx_fsm.OUTPUTSELECT
rst => rx_fsm.OUTPUTSELECT
rst => rx_fsm.OUTPUTSELECT
rst => rx_ready.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_cnt.OUTPUTSELECT
rst => rx_data_cnt.OUTPUTSELECT
rst => rx_data_cnt.OUTPUTSELECT
rst => iir.OUTPUTSELECT
rst => iir.OUTPUTSELECT
rst => iir.OUTPUTSELECT
rst => intn.OUTPUTSELECT
rx => rx_data.DATAB
rx => rx_data_tmp.DATAB
rx => \rx_debouncer:deb_buf[0].DATAIN
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataIn[0] => tx_data.DATAB
dataIn[0] => ier.DATAB
dataIn[1] => tx_data.DATAB
dataIn[1] => ier.DATAB
dataIn[2] => tx_data.DATAB
dataIn[2] => ier.DATAB
dataIn[3] => tx_data.DATAB
dataIn[3] => ier.DATAB
dataIn[4] => tx_data.DATAB
dataIn[4] => ier.DATAB
dataIn[5] => tx_data.DATAB
dataIn[5] => ier.DATAB
dataIn[6] => tx_data.DATAB
dataIn[6] => ier.DATAB
dataIn[7] => tx_data.DATAB
dataIn[7] => ier.DATAB
dataOut[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => Mux0.IN8
addr[0] => Mux1.IN7
addr[0] => Mux2.IN8
addr[0] => Mux3.IN8
addr[0] => Mux4.IN8
addr[0] => Mux5.IN7
addr[0] => Mux6.IN7
addr[0] => Mux7.IN6
addr[0] => Equal1.IN5
addr[0] => Equal8.IN5
addr[1] => Mux0.IN7
addr[1] => Mux1.IN6
addr[1] => Mux2.IN7
addr[1] => Mux3.IN7
addr[1] => Mux4.IN7
addr[1] => Mux5.IN6
addr[1] => Mux6.IN6
addr[1] => Mux7.IN5
addr[1] => Equal1.IN4
addr[1] => Equal8.IN4
addr[2] => Mux0.IN6
addr[2] => Mux1.IN5
addr[2] => Mux2.IN6
addr[2] => Mux3.IN6
addr[2] => Mux4.IN6
addr[2] => Mux5.IN5
addr[2] => Mux6.IN5
addr[2] => Mux7.IN4
addr[2] => Equal1.IN3
addr[2] => Equal8.IN3
cs => tx_proc.IN0
cs => rx_proc.IN0
rw => rx_proc.IN1
rw => tx_proc.IN1
intn <= intn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|uart:mouse
clk => rx_data[0].CLK
clk => rx_data[1].CLK
clk => rx_data[2].CLK
clk => rx_data[3].CLK
clk => rx_data[4].CLK
clk => rx_data[5].CLK
clk => rx_data[6].CLK
clk => rx_data[7].CLK
clk => rx_data_tmp[0].CLK
clk => rx_data_tmp[1].CLK
clk => rx_data_tmp[2].CLK
clk => rx_data_tmp[3].CLK
clk => rx_data_tmp[4].CLK
clk => rx_data_tmp[5].CLK
clk => rx_data_tmp[6].CLK
clk => rx_data_tmp[7].CLK
clk => rx_data_cnt[0].CLK
clk => rx_data_cnt[1].CLK
clk => rx_data_cnt[2].CLK
clk => iir[0].CLK
clk => iir[1].CLK
clk => iir[2].CLK
clk => intn~reg0.CLK
clk => rx_ready.CLK
clk => rx_start.CLK
clk => rx_clk_en.CLK
clk => \rx_clk_gen:counter[0].CLK
clk => \rx_clk_gen:counter[1].CLK
clk => \rx_clk_gen:counter[2].CLK
clk => \rx_clk_gen:counter[3].CLK
clk => \rx_clk_gen:counter[4].CLK
clk => \rx_clk_gen:counter[5].CLK
clk => \rx_clk_gen:counter[6].CLK
clk => \rx_clk_gen:counter[7].CLK
clk => \rx_clk_gen:counter[8].CLK
clk => \rx_clk_gen:counter[9].CLK
clk => \rx_clk_gen:counter[10].CLK
clk => \rx_clk_gen:counter[11].CLK
clk => \rx_clk_gen:counter[12].CLK
clk => \rx_clk_gen:counter[13].CLK
clk => \rx_clk_gen:counter[14].CLK
clk => \rx_clk_gen:counter[15].CLK
clk => \rx_clk_gen:counter[16].CLK
clk => rx_data_old.CLK
clk => rx_rcv_init.CLK
clk => rx_start_bit.CLK
clk => \rx_start_detect:counter[0].CLK
clk => \rx_start_detect:counter[1].CLK
clk => \rx_start_detect:counter[2].CLK
clk => \rx_start_detect:counter[3].CLK
clk => \rx_start_detect:counter[4].CLK
clk => \rx_start_detect:counter[5].CLK
clk => \rx_start_detect:counter[6].CLK
clk => \rx_start_detect:counter[7].CLK
clk => \rx_start_detect:counter[8].CLK
clk => \rx_start_detect:counter[9].CLK
clk => \rx_start_detect:counter[10].CLK
clk => \rx_start_detect:counter[11].CLK
clk => \rx_start_detect:counter[12].CLK
clk => \rx_start_detect:counter[13].CLK
clk => \rx_start_detect:counter[14].CLK
clk => \rx_start_detect:counter[15].CLK
clk => \rx_start_detect:counter[16].CLK
clk => \rx_start_detect:counter[17].CLK
clk => \rx_start_detect:counter[18].CLK
clk => \rx_start_detect:counter[19].CLK
clk => \rx_start_detect:counter[20].CLK
clk => \rx_start_detect:counter[21].CLK
clk => \rx_start_detect:counter[22].CLK
clk => \rx_start_detect:counter[23].CLK
clk => \rx_start_detect:counter[24].CLK
clk => \rx_start_detect:counter[25].CLK
clk => \rx_start_detect:counter[26].CLK
clk => \rx_start_detect:counter[27].CLK
clk => \rx_start_detect:counter[28].CLK
clk => \rx_start_detect:counter[29].CLK
clk => \rx_start_detect:counter[30].CLK
clk => \rx_start_detect:counter[31].CLK
clk => rx_data_deb.CLK
clk => \rx_debouncer:deb_buf[0].CLK
clk => \rx_debouncer:deb_buf[1].CLK
clk => \rx_debouncer:deb_buf[2].CLK
clk => \rx_debouncer:deb_buf[3].CLK
clk => \rx_debouncer:deb_buf[4].CLK
clk => \rx_debouncer:deb_buf[5].CLK
clk => \rx_debouncer:deb_buf[6].CLK
clk => \rx_debouncer:deb_buf[7].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => tx_par_bit.CLK
clk => tx_data_cnt[0].CLK
clk => tx_data_cnt[1].CLK
clk => tx_data_cnt[2].CLK
clk => tx_data_tmp[0].CLK
clk => tx_data_tmp[1].CLK
clk => tx_data_tmp[2].CLK
clk => tx_data_tmp[3].CLK
clk => tx_data_tmp[4].CLK
clk => tx_data_tmp[5].CLK
clk => tx_data_tmp[6].CLK
clk => tx_data_tmp[7].CLK
clk => tx~reg0.CLK
clk => ier[0].CLK
clk => ier[1].CLK
clk => ier[2].CLK
clk => ier[3].CLK
clk => ier[4].CLK
clk => ier[5].CLK
clk => ier[6].CLK
clk => ier[7].CLK
clk => tx_end.CLK
clk => tx_req.CLK
clk => tx_data[0].CLK
clk => tx_data[1].CLK
clk => tx_data[2].CLK
clk => tx_data[3].CLK
clk => tx_data[4].CLK
clk => tx_data[5].CLK
clk => tx_data[6].CLK
clk => tx_data[7].CLK
clk => tx_clk_en.CLK
clk => \tx_clk_gen:counter[0].CLK
clk => \tx_clk_gen:counter[1].CLK
clk => \tx_clk_gen:counter[2].CLK
clk => \tx_clk_gen:counter[3].CLK
clk => \tx_clk_gen:counter[4].CLK
clk => \tx_clk_gen:counter[5].CLK
clk => \tx_clk_gen:counter[6].CLK
clk => \tx_clk_gen:counter[7].CLK
clk => \tx_clk_gen:counter[8].CLK
clk => \tx_clk_gen:counter[9].CLK
clk => \tx_clk_gen:counter[10].CLK
clk => \tx_clk_gen:counter[11].CLK
clk => \tx_clk_gen:counter[12].CLK
clk => \tx_clk_gen:counter[13].CLK
clk => \tx_clk_gen:counter[14].CLK
clk => \tx_clk_gen:counter[15].CLK
clk => \tx_clk_gen:counter[16].CLK
clk => rx_fsm~5.DATAIN
clk => tx_fsm~6.DATAIN
rst => tx_clk_en.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => tx_fsm.OUTPUTSELECT
rst => tx_fsm.OUTPUTSELECT
rst => tx_fsm.OUTPUTSELECT
rst => tx_fsm.OUTPUTSELECT
rst => tx_fsm.OUTPUTSELECT
rst => tx_par_bit.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_tmp.OUTPUTSELECT
rst => tx_data_cnt.OUTPUTSELECT
rst => tx_data_cnt.OUTPUTSELECT
rst => tx_data_cnt.OUTPUTSELECT
rst => tx_req.OUTPUTSELECT
rst => tx_end.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => ier.OUTPUTSELECT
rst => rx_data_old.OUTPUTSELECT
rst => rx_rcv_init.OUTPUTSELECT
rst => rx_start_bit.OUTPUTSELECT
rst => rx_clk_en.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => rx_fsm.OUTPUTSELECT
rst => rx_fsm.OUTPUTSELECT
rst => rx_fsm.OUTPUTSELECT
rst => rx_fsm.OUTPUTSELECT
rst => rx_fsm.OUTPUTSELECT
rst => rx_ready.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_tmp.OUTPUTSELECT
rst => rx_data_cnt.OUTPUTSELECT
rst => rx_data_cnt.OUTPUTSELECT
rst => rx_data_cnt.OUTPUTSELECT
rst => iir.OUTPUTSELECT
rst => iir.OUTPUTSELECT
rst => iir.OUTPUTSELECT
rst => intn.OUTPUTSELECT
rx => rx_data.DATAB
rx => rx_data_tmp.DATAB
rx => \rx_debouncer:deb_buf[0].DATAIN
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataIn[0] => tx_data.DATAB
dataIn[0] => ier.DATAB
dataIn[1] => tx_data.DATAB
dataIn[1] => ier.DATAB
dataIn[2] => tx_data.DATAB
dataIn[2] => ier.DATAB
dataIn[3] => tx_data.DATAB
dataIn[3] => ier.DATAB
dataIn[4] => tx_data.DATAB
dataIn[4] => ier.DATAB
dataIn[5] => tx_data.DATAB
dataIn[5] => ier.DATAB
dataIn[6] => tx_data.DATAB
dataIn[6] => ier.DATAB
dataIn[7] => tx_data.DATAB
dataIn[7] => ier.DATAB
dataOut[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => Mux0.IN8
addr[0] => Mux1.IN7
addr[0] => Mux2.IN8
addr[0] => Mux3.IN8
addr[0] => Mux4.IN8
addr[0] => Mux5.IN7
addr[0] => Mux6.IN7
addr[0] => Mux7.IN6
addr[0] => Equal1.IN5
addr[0] => Equal8.IN5
addr[1] => Mux0.IN7
addr[1] => Mux1.IN6
addr[1] => Mux2.IN7
addr[1] => Mux3.IN7
addr[1] => Mux4.IN7
addr[1] => Mux5.IN6
addr[1] => Mux6.IN6
addr[1] => Mux7.IN5
addr[1] => Equal1.IN4
addr[1] => Equal8.IN4
addr[2] => Mux0.IN6
addr[2] => Mux1.IN5
addr[2] => Mux2.IN6
addr[2] => Mux3.IN6
addr[2] => Mux4.IN6
addr[2] => Mux5.IN5
addr[2] => Mux6.IN5
addr[2] => Mux7.IN4
addr[2] => Equal1.IN3
addr[2] => Equal8.IN3
cs => tx_proc.IN0
cs => rx_proc.IN0
rw => rx_proc.IN1
rw => tx_proc.IN1
intn <= intn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|special:special
clk => seg7shift[0].CLK
clk => seg7shift[1].CLK
clk => seg7shift[2].CLK
clk => seg7shift[3].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => timerIRQ~reg0.CLK
clk => timerCnt[0].CLK
clk => timerCnt[1].CLK
clk => timerCnt[2].CLK
clk => timerCnt[3].CLK
clk => timerCnt[4].CLK
clk => timerCnt[5].CLK
clk => timerCnt[6].CLK
clk => timerCnt[7].CLK
clk => timerCnt[8].CLK
clk => timerCnt[9].CLK
clk => timerCnt[10].CLK
clk => timerCnt[11].CLK
clk => timerCnt[12].CLK
clk => timerCnt[13].CLK
clk => timerCnt[14].CLK
clk => timerCnt[15].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => regs.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerCnt.OUTPUTSELECT
rst => timerIRQ.OUTPUTSELECT
rst => dataOut[0]~reg0.ENA
rst => dataOut[1]~reg0.ENA
rst => dataOut[2]~reg0.ENA
rst => dataOut[3]~reg0.ENA
rst => dataOut[4]~reg0.ENA
rst => dataOut[5]~reg0.ENA
rst => dataOut[6]~reg0.ENA
rst => dataOut[7]~reg0.ENA
rst => regs[15][0].ENA
rst => regs[15][1].ENA
rst => regs[15][2].ENA
rst => regs[15][3].ENA
rst => regs[15][4].ENA
rst => regs[15][5].ENA
rst => regs[15][6].ENA
rst => regs[15][7].ENA
rst => regs[14][0].ENA
rst => regs[14][1].ENA
rst => regs[14][2].ENA
rst => regs[14][3].ENA
rst => regs[14][4].ENA
rst => regs[14][5].ENA
rst => regs[14][6].ENA
rst => regs[14][7].ENA
rst => regs[13][0].ENA
rst => regs[13][1].ENA
rst => regs[13][2].ENA
rst => regs[13][3].ENA
rst => regs[13][4].ENA
rst => regs[13][5].ENA
rst => regs[13][6].ENA
rst => regs[13][7].ENA
rst => regs[12][0].ENA
rst => regs[12][1].ENA
rst => regs[12][2].ENA
rst => regs[12][3].ENA
rst => regs[12][4].ENA
rst => regs[12][5].ENA
rst => regs[12][6].ENA
rst => regs[12][7].ENA
rst => regs[11][0].ENA
rst => regs[11][1].ENA
rst => regs[11][2].ENA
rst => regs[11][3].ENA
rst => regs[11][4].ENA
rst => regs[11][5].ENA
rst => regs[11][6].ENA
rst => regs[11][7].ENA
rst => regs[10][0].ENA
rst => regs[10][1].ENA
rst => regs[10][2].ENA
rst => regs[10][3].ENA
rst => regs[10][4].ENA
rst => regs[10][5].ENA
rst => regs[10][6].ENA
rst => regs[10][7].ENA
rst => regs[9][0].ENA
rst => regs[9][1].ENA
rst => regs[9][2].ENA
rst => regs[9][3].ENA
rst => regs[9][4].ENA
rst => regs[9][5].ENA
rst => regs[9][6].ENA
rst => regs[9][7].ENA
rst => regs[8][0].ENA
rst => regs[8][1].ENA
rst => regs[8][2].ENA
rst => regs[8][3].ENA
rst => regs[8][4].ENA
rst => regs[8][5].ENA
rst => regs[8][6].ENA
rst => regs[8][7].ENA
rst => regs[7][0].ENA
rst => regs[7][1].ENA
rst => regs[7][2].ENA
rst => regs[7][3].ENA
rst => regs[7][4].ENA
rst => regs[7][5].ENA
rst => regs[7][6].ENA
rst => regs[7][7].ENA
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => regs.DATAB
dataIn[0] => timerCnt.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => regs.DATAB
dataIn[1] => timerCnt.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => regs.DATAB
dataIn[2] => timerCnt.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => regs.DATAB
dataIn[3] => timerCnt.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => regs.DATAB
dataIn[4] => timerCnt.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => regs.DATAB
dataIn[5] => timerCnt.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => regs.DATAB
dataIn[6] => timerCnt.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => regs.DATAB
dataIn[7] => timerCnt.DATAB
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpuAddress[0] => Decoder0.IN3
cpuAddress[0] => Mux0.IN19
cpuAddress[0] => Mux1.IN19
cpuAddress[0] => Mux2.IN19
cpuAddress[0] => Mux3.IN19
cpuAddress[0] => Mux4.IN19
cpuAddress[0] => Mux5.IN19
cpuAddress[0] => Mux6.IN19
cpuAddress[0] => Mux7.IN19
cpuAddress[0] => Equal0.IN2
cpuAddress[0] => Equal1.IN3
cpuAddress[1] => Decoder0.IN2
cpuAddress[1] => Mux0.IN18
cpuAddress[1] => Mux1.IN18
cpuAddress[1] => Mux2.IN18
cpuAddress[1] => Mux3.IN18
cpuAddress[1] => Mux4.IN18
cpuAddress[1] => Mux5.IN18
cpuAddress[1] => Mux6.IN18
cpuAddress[1] => Mux7.IN18
cpuAddress[1] => Equal0.IN3
cpuAddress[1] => Equal1.IN2
cpuAddress[2] => Decoder0.IN1
cpuAddress[2] => Mux0.IN17
cpuAddress[2] => Mux1.IN17
cpuAddress[2] => Mux2.IN17
cpuAddress[2] => Mux3.IN17
cpuAddress[2] => Mux4.IN17
cpuAddress[2] => Mux5.IN17
cpuAddress[2] => Mux6.IN17
cpuAddress[2] => Mux7.IN17
cpuAddress[2] => Equal0.IN1
cpuAddress[2] => Equal1.IN1
cpuAddress[3] => Decoder0.IN0
cpuAddress[3] => Mux0.IN16
cpuAddress[3] => Mux1.IN16
cpuAddress[3] => Mux2.IN16
cpuAddress[3] => Mux3.IN16
cpuAddress[3] => Mux4.IN16
cpuAddress[3] => Mux5.IN16
cpuAddress[3] => Mux6.IN16
cpuAddress[3] => Mux7.IN16
cpuAddress[3] => Equal0.IN0
cpuAddress[3] => Equal1.IN0
cpuAddress[4] => ~NO_FANOUT~
cpuAddress[5] => ~NO_FANOUT~
cpuAddress[6] => ~NO_FANOUT~
cpuAddress[7] => ~NO_FANOUT~
cpuAddress[8] => ~NO_FANOUT~
cpuAddress[9] => ~NO_FANOUT~
cpuAddress[10] => ~NO_FANOUT~
cpuAddress[11] => ~NO_FANOUT~
cpuAddress[12] => ~NO_FANOUT~
cpuAddress[13] => ~NO_FANOUT~
cpuAddress[14] => ~NO_FANOUT~
cpuAddress[15] => ~NO_FANOUT~
cpuAddress[16] => Mux64.IN4
cpuAddress[17] => Mux64.IN5
cpuAddress[18] => Mux64.IN6
cpuAddress[19] => Mux64.IN7
cpuAddress[19] => Mux64.IN8
cpuAddress[19] => Mux64.IN9
cpuAddress[19] => Mux64.IN10
cpuAddress[19] => Mux64.IN11
cpuAddress[19] => Mux64.IN12
cpuAddress[19] => Mux64.IN13
cpuAddress[19] => Mux64.IN14
cpuAddress[19] => Mux64.IN15
cpuAddress[19] => Mux64.IN16
cpuAddress[19] => Mux64.IN17
cpuAddress[19] => Mux64.IN18
cpuAddress[19] => Mux64.IN19
cpuAddress[19] => Mux64.IN20
cpuAddress[19] => Mux64.IN21
cpuAddress[19] => Mux64.IN22
cpuAddress[19] => Mux64.IN23
cpuAddress[19] => Mux64.IN24
cpuAddress[19] => Mux64.IN25
cpuAddress[19] => Mux64.IN26
cpuAddress[19] => Mux64.IN27
cpuAddress[19] => Mux64.IN28
cpuAddress[19] => Mux64.IN29
cpuAddress[19] => Mux64.IN30
cpuAddress[19] => Mux64.IN31
cpuAddress[20] => ~NO_FANOUT~
cpuAddress[21] => ~NO_FANOUT~
cpuAddress[22] => ~NO_FANOUT~
cpuAddress[23] => ~NO_FANOUT~
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => regs.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => timerCnt.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => dataOut.OUTPUTSELECT
cs => timerIRQ.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => regs.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => timerCnt.OUTPUTSELECT
rw => dataOut.OUTPUTSELECT
rw => dataOut.OUTPUTSELECT
rw => dataOut.OUTPUTSELECT
rw => dataOut.OUTPUTSELECT
rw => dataOut.OUTPUTSELECT
rw => dataOut.OUTPUTSELECT
rw => dataOut.OUTPUTSELECT
rw => dataOut.OUTPUTSELECT
rw => timerIRQ.OUTPUTSELECT
timerIRQ <= timerIRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
softReset <= regs[0][7].DB_MAX_OUTPUT_PORT_TYPE
seg7Digit[0] <= seg7shift[0].DB_MAX_OUTPUT_PORT_TYPE
seg7Digit[1] <= seg7shift[1].DB_MAX_OUTPUT_PORT_TYPE
seg7Digit[2] <= seg7shift[2].DB_MAX_OUTPUT_PORT_TYPE
seg7Digit[3] <= seg7shift[3].DB_MAX_OUTPUT_PORT_TYPE
seg7[0] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
seg7[7] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
debug => Mux64.IN32
debug => Mux65.IN32
debug => Mux66.IN32
debug => Mux67.IN32
debug => Mux68.IN32
debug => Mux69.IN32
debug => Mux70.IN32
debug => Mux71.IN32
slow <= regs[0][0].DB_MAX_OUTPUT_PORT_TYPE
debugData[0] => Mux36.IN19
debugData[0] => Mux37.IN19
debugData[0] => Mux38.IN19
debugData[0] => Mux39.IN19
debugData[0] => Mux40.IN19
debugData[0] => Mux41.IN19
debugData[0] => Mux42.IN19
debugData[1] => Mux36.IN18
debugData[1] => Mux37.IN18
debugData[1] => Mux38.IN18
debugData[1] => Mux39.IN18
debugData[1] => Mux40.IN18
debugData[1] => Mux41.IN18
debugData[1] => Mux42.IN18
debugData[2] => Mux36.IN17
debugData[2] => Mux37.IN17
debugData[2] => Mux38.IN17
debugData[2] => Mux39.IN17
debugData[2] => Mux40.IN17
debugData[2] => Mux41.IN17
debugData[2] => Mux42.IN17
debugData[3] => Mux36.IN16
debugData[3] => Mux37.IN16
debugData[3] => Mux38.IN16
debugData[3] => Mux39.IN16
debugData[3] => Mux40.IN16
debugData[3] => Mux41.IN16
debugData[3] => Mux42.IN16
debugData[4] => Mux43.IN19
debugData[4] => Mux44.IN19
debugData[4] => Mux45.IN19
debugData[4] => Mux46.IN19
debugData[4] => Mux47.IN19
debugData[4] => Mux48.IN19
debugData[4] => Mux49.IN19
debugData[5] => Mux43.IN18
debugData[5] => Mux44.IN18
debugData[5] => Mux45.IN18
debugData[5] => Mux46.IN18
debugData[5] => Mux47.IN18
debugData[5] => Mux48.IN18
debugData[5] => Mux49.IN18
debugData[6] => Mux43.IN17
debugData[6] => Mux44.IN17
debugData[6] => Mux45.IN17
debugData[6] => Mux46.IN17
debugData[6] => Mux47.IN17
debugData[6] => Mux48.IN17
debugData[6] => Mux49.IN17
debugData[7] => Mux43.IN16
debugData[7] => Mux44.IN16
debugData[7] => Mux45.IN16
debugData[7] => Mux46.IN16
debugData[7] => Mux47.IN16
debugData[7] => Mux48.IN16
debugData[7] => Mux49.IN16
debugData[8] => Mux50.IN19
debugData[8] => Mux51.IN19
debugData[8] => Mux52.IN19
debugData[8] => Mux53.IN19
debugData[8] => Mux54.IN19
debugData[8] => Mux55.IN19
debugData[8] => Mux56.IN19
debugData[9] => Mux50.IN18
debugData[9] => Mux51.IN18
debugData[9] => Mux52.IN18
debugData[9] => Mux53.IN18
debugData[9] => Mux54.IN18
debugData[9] => Mux55.IN18
debugData[9] => Mux56.IN18
debugData[10] => Mux50.IN17
debugData[10] => Mux51.IN17
debugData[10] => Mux52.IN17
debugData[10] => Mux53.IN17
debugData[10] => Mux54.IN17
debugData[10] => Mux55.IN17
debugData[10] => Mux56.IN17
debugData[11] => Mux50.IN16
debugData[11] => Mux51.IN16
debugData[11] => Mux52.IN16
debugData[11] => Mux53.IN16
debugData[11] => Mux54.IN16
debugData[11] => Mux55.IN16
debugData[11] => Mux56.IN16
debugData[12] => Mux57.IN19
debugData[12] => Mux58.IN19
debugData[12] => Mux59.IN19
debugData[12] => Mux60.IN19
debugData[12] => Mux61.IN19
debugData[12] => Mux62.IN19
debugData[12] => Mux63.IN19
debugData[13] => Mux57.IN18
debugData[13] => Mux58.IN18
debugData[13] => Mux59.IN18
debugData[13] => Mux60.IN18
debugData[13] => Mux61.IN18
debugData[13] => Mux62.IN18
debugData[13] => Mux63.IN18
debugData[14] => Mux57.IN17
debugData[14] => Mux58.IN17
debugData[14] => Mux59.IN17
debugData[14] => Mux60.IN17
debugData[14] => Mux61.IN17
debugData[14] => Mux62.IN17
debugData[14] => Mux63.IN17
debugData[15] => Mux57.IN16
debugData[15] => Mux58.IN16
debugData[15] => Mux59.IN16
debugData[15] => Mux60.IN16
debugData[15] => Mux61.IN16
debugData[15] => Mux62.IN16
debugData[15] => Mux63.IN16


|RS65816|spi_master:u6
clock => spiClk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => falling.CLK
clock => rising.CLK
clock => rx_data[0].CLK
clock => rx_data[1].CLK
clock => rx_data[2].CLK
clock => rx_data[3].CLK
clock => rx_data[4].CLK
clock => rx_data[5].CLK
clock => rx_data[6].CLK
clock => rx_data[7].CLK
clock => bitcnt[0].CLK
clock => bitcnt[1].CLK
clock => bitcnt[2].CLK
clock => bitcnt[3].CLK
clock => status[0].CLK
clock => status[1].CLK
clock => status[2].CLK
clock => status[3].CLK
clock => status[4].CLK
clock => status[5].CLK
clock => status[6].CLK
clock => status[7].CLK
clock => start.CLK
clock => control[0].CLK
clock => control[1].CLK
clock => control[2].CLK
clock => control[3].CLK
clock => control[4].CLK
clock => control[5].CLK
clock => control[6].CLK
clock => control[7].CLK
clock => ss_reg[0].CLK
clock => ss_reg[1].CLK
clock => ss_reg[2].CLK
clock => ss_reg[3].CLK
clock => ss_reg[4].CLK
clock => ss_reg[5].CLK
clock => ss_reg[6].CLK
clock => ss_reg[7].CLK
clock => tx_data[0].CLK
clock => tx_data[1].CLK
clock => tx_data[2].CLK
clock => tx_data[3].CLK
clock => tx_data[4].CLK
clock => tx_data[5].CLK
clock => tx_data[6].CLK
clock => tx_data[7].CLK
phi2 => process_0.IN0
wr => process_0.IN1
cs => process_0.IN1
CPUaddr[0] => Mux0.IN3
CPUaddr[0] => Mux1.IN3
CPUaddr[0] => Mux2.IN3
CPUaddr[0] => Mux3.IN3
CPUaddr[0] => Mux4.IN3
CPUaddr[0] => Mux5.IN3
CPUaddr[0] => Mux6.IN3
CPUaddr[0] => Mux7.IN3
CPUaddr[0] => Mux8.IN3
CPUaddr[0] => Mux9.IN3
CPUaddr[0] => Mux10.IN3
CPUaddr[0] => Mux11.IN3
CPUaddr[0] => Mux12.IN3
CPUaddr[0] => Mux13.IN3
CPUaddr[0] => Mux14.IN3
CPUaddr[0] => Mux15.IN3
CPUaddr[0] => Mux16.IN16
CPUaddr[0] => Mux17.IN16
CPUaddr[0] => Mux18.IN16
CPUaddr[0] => Mux19.IN16
CPUaddr[0] => Mux20.IN16
CPUaddr[0] => Mux21.IN16
CPUaddr[0] => Mux22.IN16
CPUaddr[0] => Mux23.IN16
CPUaddr[0] => Mux26.IN3
CPUaddr[0] => Mux27.IN3
CPUaddr[0] => Mux28.IN3
CPUaddr[0] => Mux29.IN3
CPUaddr[0] => Mux30.IN3
CPUaddr[0] => Mux31.IN3
CPUaddr[0] => Mux32.IN3
CPUaddr[0] => Mux33.IN3
CPUaddr[1] => Mux0.IN2
CPUaddr[1] => Mux1.IN2
CPUaddr[1] => Mux2.IN2
CPUaddr[1] => Mux3.IN2
CPUaddr[1] => Mux4.IN2
CPUaddr[1] => Mux5.IN2
CPUaddr[1] => Mux6.IN2
CPUaddr[1] => Mux7.IN2
CPUaddr[1] => Mux8.IN2
CPUaddr[1] => Mux9.IN2
CPUaddr[1] => Mux10.IN2
CPUaddr[1] => Mux11.IN2
CPUaddr[1] => Mux12.IN2
CPUaddr[1] => Mux13.IN2
CPUaddr[1] => Mux14.IN2
CPUaddr[1] => Mux15.IN2
CPUaddr[1] => Mux16.IN15
CPUaddr[1] => Mux17.IN15
CPUaddr[1] => Mux18.IN15
CPUaddr[1] => Mux19.IN15
CPUaddr[1] => Mux20.IN15
CPUaddr[1] => Mux21.IN15
CPUaddr[1] => Mux22.IN15
CPUaddr[1] => Mux23.IN15
CPUaddr[1] => Mux24.IN9
CPUaddr[1] => Mux26.IN2
CPUaddr[1] => Mux27.IN2
CPUaddr[1] => Mux28.IN2
CPUaddr[1] => Mux29.IN2
CPUaddr[1] => Mux30.IN2
CPUaddr[1] => Mux31.IN2
CPUaddr[1] => Mux32.IN2
CPUaddr[1] => Mux33.IN2
CPUaddr[2] => Mux0.IN1
CPUaddr[2] => Mux1.IN1
CPUaddr[2] => Mux2.IN1
CPUaddr[2] => Mux3.IN1
CPUaddr[2] => Mux4.IN1
CPUaddr[2] => Mux5.IN1
CPUaddr[2] => Mux6.IN1
CPUaddr[2] => Mux7.IN1
CPUaddr[2] => Mux8.IN1
CPUaddr[2] => Mux9.IN1
CPUaddr[2] => Mux10.IN1
CPUaddr[2] => Mux11.IN1
CPUaddr[2] => Mux12.IN1
CPUaddr[2] => Mux13.IN1
CPUaddr[2] => Mux14.IN1
CPUaddr[2] => Mux15.IN1
CPUaddr[2] => Mux16.IN14
CPUaddr[2] => Mux17.IN14
CPUaddr[2] => Mux18.IN14
CPUaddr[2] => Mux19.IN14
CPUaddr[2] => Mux20.IN14
CPUaddr[2] => Mux21.IN14
CPUaddr[2] => Mux22.IN14
CPUaddr[2] => Mux23.IN14
CPUaddr[2] => Mux24.IN8
CPUaddr[2] => Mux26.IN1
CPUaddr[2] => Mux27.IN1
CPUaddr[2] => Mux28.IN1
CPUaddr[2] => Mux29.IN1
CPUaddr[2] => Mux30.IN1
CPUaddr[2] => Mux31.IN1
CPUaddr[2] => Mux32.IN1
CPUaddr[2] => Mux33.IN1
CPUaddr[3] => Mux0.IN0
CPUaddr[3] => Mux1.IN0
CPUaddr[3] => Mux2.IN0
CPUaddr[3] => Mux3.IN0
CPUaddr[3] => Mux4.IN0
CPUaddr[3] => Mux5.IN0
CPUaddr[3] => Mux6.IN0
CPUaddr[3] => Mux7.IN0
CPUaddr[3] => Mux8.IN0
CPUaddr[3] => Mux9.IN0
CPUaddr[3] => Mux10.IN0
CPUaddr[3] => Mux11.IN0
CPUaddr[3] => Mux12.IN0
CPUaddr[3] => Mux13.IN0
CPUaddr[3] => Mux14.IN0
CPUaddr[3] => Mux15.IN0
CPUaddr[3] => Mux16.IN13
CPUaddr[3] => Mux17.IN13
CPUaddr[3] => Mux18.IN13
CPUaddr[3] => Mux19.IN13
CPUaddr[3] => Mux20.IN13
CPUaddr[3] => Mux21.IN13
CPUaddr[3] => Mux22.IN13
CPUaddr[3] => Mux23.IN13
CPUaddr[3] => Mux24.IN7
CPUaddr[3] => Mux26.IN0
CPUaddr[3] => Mux27.IN0
CPUaddr[3] => Mux28.IN0
CPUaddr[3] => Mux29.IN0
CPUaddr[3] => Mux30.IN0
CPUaddr[3] => Mux31.IN0
CPUaddr[3] => Mux32.IN0
CPUaddr[3] => Mux33.IN0
CPUdataIn[0] => Mux7.IN4
CPUdataIn[0] => Mux15.IN4
CPUdataIn[0] => Mux23.IN17
CPUdataIn[1] => Mux6.IN4
CPUdataIn[1] => Mux14.IN4
CPUdataIn[1] => Mux22.IN17
CPUdataIn[2] => Mux5.IN4
CPUdataIn[2] => Mux13.IN4
CPUdataIn[2] => Mux21.IN17
CPUdataIn[3] => Mux4.IN4
CPUdataIn[3] => Mux12.IN4
CPUdataIn[3] => Mux20.IN17
CPUdataIn[4] => Mux3.IN4
CPUdataIn[4] => Mux11.IN4
CPUdataIn[4] => Mux19.IN17
CPUdataIn[5] => Mux2.IN4
CPUdataIn[5] => Mux10.IN4
CPUdataIn[5] => Mux18.IN17
CPUdataIn[6] => Mux1.IN4
CPUdataIn[6] => Mux9.IN4
CPUdataIn[6] => Mux17.IN17
CPUdataIn[7] => Mux0.IN4
CPUdataIn[7] => Mux8.IN4
CPUdataIn[7] => Mux16.IN17
CPUDataOut[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[2] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[3] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[4] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[5] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[6] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[7] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
reset_n => tx_data.OUTPUTSELECT
reset_n => tx_data.OUTPUTSELECT
reset_n => tx_data.OUTPUTSELECT
reset_n => tx_data.OUTPUTSELECT
reset_n => tx_data.OUTPUTSELECT
reset_n => tx_data.OUTPUTSELECT
reset_n => tx_data.OUTPUTSELECT
reset_n => tx_data.OUTPUTSELECT
reset_n => ss_reg.OUTPUTSELECT
reset_n => ss_reg.OUTPUTSELECT
reset_n => ss_reg.OUTPUTSELECT
reset_n => ss_reg.OUTPUTSELECT
reset_n => ss_reg.OUTPUTSELECT
reset_n => ss_reg.OUTPUTSELECT
reset_n => ss_reg.OUTPUTSELECT
reset_n => ss_reg.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => start.OUTPUTSELECT
reset_n => process_2.IN1
reset_n => status.OUTPUTSELECT
reset_n => bitcnt.OUTPUTSELECT
reset_n => bitcnt.OUTPUTSELECT
reset_n => bitcnt.OUTPUTSELECT
reset_n => bitcnt.OUTPUTSELECT
reset_n => rx_data[0].ENA
reset_n => rx_data[1].ENA
reset_n => rx_data[2].ENA
reset_n => rx_data[3].ENA
reset_n => rx_data[4].ENA
reset_n => rx_data[5].ENA
reset_n => rx_data[6].ENA
reset_n => rx_data[7].ENA
reset_n => status[1].ENA
reset_n => status[2].ENA
reset_n => status[3].ENA
reset_n => status[4].ENA
reset_n => status[5].ENA
reset_n => status[6].ENA
reset_n => status[7].ENA
miso => rx_data.DATAB
miso => rx_data.DATAB
miso => rx_data.DATAB
miso => rx_data.DATAB
miso => rx_data.DATAB
miso => rx_data.DATAB
miso => rx_data.DATAB
miso => rx_data.DATAB
sclk <= spiClk.DB_MAX_OUTPUT_PORT_TYPE
ss_n[0] <= ss_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mosi <= Mux25.DB_MAX_OUTPUT_PORT_TYPE


|RS65816|my6502keyboard:u8
clock => ps2_intf:ps2.CLK
clock => KEYBdata[0].CLK
clock => KEYBdata[1].CLK
clock => KEYBdata[2].CLK
clock => KEYBdata[3].CLK
clock => KEYBdata[4].CLK
clock => KEYBdata[5].CLK
clock => KEYBdata[6].CLK
clock => KEYBdata[7].CLK
clock => KEYavail.CLK
phi2 => process_0.IN0
wr => process_0.IN1
cs => process_0.IN1
CPUaddr[0] => CPUDataOut.OUTPUTSELECT
CPUaddr[0] => CPUDataOut.OUTPUTSELECT
CPUaddr[0] => CPUDataOut.OUTPUTSELECT
CPUaddr[0] => CPUDataOut.OUTPUTSELECT
CPUaddr[0] => CPUDataOut.OUTPUTSELECT
CPUaddr[0] => CPUDataOut.OUTPUTSELECT
CPUaddr[0] => CPUDataOut.OUTPUTSELECT
CPUaddr[0] => CPUDataOut.OUTPUTSELECT
CPUaddr[0] => process_0.IN1
CPUaddr[1] => ~NO_FANOUT~
CPUaddr[2] => ~NO_FANOUT~
CPUaddr[3] => ~NO_FANOUT~
CPUdataIn[0] => ~NO_FANOUT~
CPUdataIn[1] => ~NO_FANOUT~
CPUdataIn[2] => ~NO_FANOUT~
CPUdataIn[3] => ~NO_FANOUT~
CPUdataIn[4] => ~NO_FANOUT~
CPUdataIn[5] => ~NO_FANOUT~
CPUdataIn[6] => ~NO_FANOUT~
CPUdataIn[7] => ~NO_FANOUT~
CPUDataOut[0] <= CPUDataOut.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[1] <= CPUDataOut.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[2] <= CPUDataOut.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[3] <= CPUDataOut.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[4] <= CPUDataOut.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[5] <= CPUDataOut.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[6] <= CPUDataOut.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut[7] <= CPUDataOut.DB_MAX_OUTPUT_PORT_TYPE
reset_n => ps2_intf:ps2.nRESET
reset_n => KEYavail.PRESET
reset_n => KEYBdata[0].ENA
reset_n => KEYBdata[7].ENA
reset_n => KEYBdata[6].ENA
reset_n => KEYBdata[5].ENA
reset_n => KEYBdata[4].ENA
reset_n => KEYBdata[3].ENA
reset_n => KEYBdata[2].ENA
reset_n => KEYBdata[1].ENA
intr <= KEYavail.DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK => ps2_intf:ps2.PS2_CLK
PS2_DATA => ps2_intf:ps2.PS2_DATA


|RS65816|my6502keyboard:u8|ps2_intf:ps2
CLK => ERROR~reg0.CLK
CLK => VALID~reg0.CLK
CLK => DATA[0]~reg0.CLK
CLK => DATA[1]~reg0.CLK
CLK => DATA[2]~reg0.CLK
CLK => DATA[3]~reg0.CLK
CLK => DATA[4]~reg0.CLK
CLK => DATA[5]~reg0.CLK
CLK => DATA[6]~reg0.CLK
CLK => DATA[7]~reg0.CLK
CLK => parity.CLK
CLK => shiftreg[0].CLK
CLK => shiftreg[1].CLK
CLK => shiftreg[2].CLK
CLK => shiftreg[3].CLK
CLK => shiftreg[4].CLK
CLK => shiftreg[5].CLK
CLK => shiftreg[6].CLK
CLK => shiftreg[7].CLK
CLK => shiftreg[8].CLK
CLK => bit_count[0].CLK
CLK => bit_count[1].CLK
CLK => bit_count[2].CLK
CLK => bit_count[3].CLK
CLK => clk_edge.CLK
CLK => clk_filter[0].CLK
CLK => clk_filter[1].CLK
CLK => clk_filter[2].CLK
CLK => clk_filter[3].CLK
CLK => clk_filter[4].CLK
CLK => clk_filter[5].CLK
CLK => clk_filter[6].CLK
CLK => clk_filter[7].CLK
CLK => ps2_dat_in.CLK
CLK => ps2_clk_in.CLK
nRESET => ERROR~reg0.ACLR
nRESET => VALID~reg0.ACLR
nRESET => DATA[0]~reg0.ACLR
nRESET => DATA[1]~reg0.ACLR
nRESET => DATA[2]~reg0.ACLR
nRESET => DATA[3]~reg0.ACLR
nRESET => DATA[4]~reg0.ACLR
nRESET => DATA[5]~reg0.ACLR
nRESET => DATA[6]~reg0.ACLR
nRESET => DATA[7]~reg0.ACLR
nRESET => parity.ACLR
nRESET => shiftreg[0].ACLR
nRESET => shiftreg[1].ACLR
nRESET => shiftreg[2].ACLR
nRESET => shiftreg[3].ACLR
nRESET => shiftreg[4].ACLR
nRESET => shiftreg[5].ACLR
nRESET => shiftreg[6].ACLR
nRESET => shiftreg[7].ACLR
nRESET => shiftreg[8].ACLR
nRESET => bit_count[0].ACLR
nRESET => bit_count[1].ACLR
nRESET => bit_count[2].ACLR
nRESET => bit_count[3].ACLR
nRESET => clk_edge.ACLR
nRESET => clk_filter[0].PRESET
nRESET => clk_filter[1].PRESET
nRESET => clk_filter[2].PRESET
nRESET => clk_filter[3].PRESET
nRESET => clk_filter[4].PRESET
nRESET => clk_filter[5].PRESET
nRESET => clk_filter[6].PRESET
nRESET => clk_filter[7].PRESET
nRESET => ps2_dat_in.PRESET
nRESET => ps2_clk_in.PRESET
PS2_CLK => clk_filter[7].DATAIN
PS2_DATA => ps2_dat_in.DATAIN
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALID <= VALID~reg0.DB_MAX_OUTPUT_PORT_TYPE
ERROR <= ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


