// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tancalc_result_write (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        result_local_0_read_2,
        result_local_1_read_2,
        result_local_2_read_2,
        result_local_3_read_2,
        result_local_4_read_2,
        result_local_5_read_2,
        result_local_6_read_2,
        result_local_7_read_2,
        result_local_8_read_2,
        result_local_9_read_2,
        result_local_10_read_2,
        result_local_11_read_2,
        result_local_12_read_2,
        result_local_13_read_2,
        result_local_14_read_2,
        result_local_15_read_2,
        result_local_16_read_2,
        result_local_17_read_2,
        result_local_18_read_2,
        result_local_19_read_2,
        result_local_20_read_2,
        result_local_21_read_2,
        result_local_22_read_2,
        result_local_23_read_2,
        result_local_24_read_2,
        result_local_25_read_2,
        result_local_26_read_2,
        result_local_27_read_2,
        result_local_28_read_2,
        result_local_29_read_2,
        result_local_30_read_2,
        result_local_31_read_2,
        result_local_32_read_2,
        result_local_33_read_2,
        result_local_34_read_2,
        result_local_35_read_2,
        result_local_36_read_2,
        result_local_37_read_2,
        result_local_38_read_2,
        result_local_39_read_2,
        result_local_40_read_2,
        result_local_41_read_2,
        result_local_42_read_2,
        result_local_43_read_2,
        result_local_44_read_2,
        result_local_45_read_2,
        result_local_46_read_2,
        result_local_47_read_2,
        result_local_48_read_2,
        result_local_49_read_2,
        result_local_50_read_2,
        result_local_51_read_2,
        result_local_52_read_2,
        result_local_53_read_2,
        result_local_54_read_2,
        result_local_55_read_2,
        result_local_56_read_2,
        result_local_57_read_2,
        result_local_58_read_2,
        result_local_59_read_2,
        result_local_60_read_2,
        result_local_61_read_2,
        result_local_62_read_2,
        result_local_63_read_2,
        result_i,
        result_o,
        result_o_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [0:0] result_local_0_read_2;
input  [0:0] result_local_1_read_2;
input  [0:0] result_local_2_read_2;
input  [0:0] result_local_3_read_2;
input  [0:0] result_local_4_read_2;
input  [0:0] result_local_5_read_2;
input  [0:0] result_local_6_read_2;
input  [0:0] result_local_7_read_2;
input  [0:0] result_local_8_read_2;
input  [0:0] result_local_9_read_2;
input  [0:0] result_local_10_read_2;
input  [0:0] result_local_11_read_2;
input  [0:0] result_local_12_read_2;
input  [0:0] result_local_13_read_2;
input  [0:0] result_local_14_read_2;
input  [0:0] result_local_15_read_2;
input  [0:0] result_local_16_read_2;
input  [0:0] result_local_17_read_2;
input  [0:0] result_local_18_read_2;
input  [0:0] result_local_19_read_2;
input  [0:0] result_local_20_read_2;
input  [0:0] result_local_21_read_2;
input  [0:0] result_local_22_read_2;
input  [0:0] result_local_23_read_2;
input  [0:0] result_local_24_read_2;
input  [0:0] result_local_25_read_2;
input  [0:0] result_local_26_read_2;
input  [0:0] result_local_27_read_2;
input  [0:0] result_local_28_read_2;
input  [0:0] result_local_29_read_2;
input  [0:0] result_local_30_read_2;
input  [0:0] result_local_31_read_2;
input  [0:0] result_local_32_read_2;
input  [0:0] result_local_33_read_2;
input  [0:0] result_local_34_read_2;
input  [0:0] result_local_35_read_2;
input  [0:0] result_local_36_read_2;
input  [0:0] result_local_37_read_2;
input  [0:0] result_local_38_read_2;
input  [0:0] result_local_39_read_2;
input  [0:0] result_local_40_read_2;
input  [0:0] result_local_41_read_2;
input  [0:0] result_local_42_read_2;
input  [0:0] result_local_43_read_2;
input  [0:0] result_local_44_read_2;
input  [0:0] result_local_45_read_2;
input  [0:0] result_local_46_read_2;
input  [0:0] result_local_47_read_2;
input  [0:0] result_local_48_read_2;
input  [0:0] result_local_49_read_2;
input  [0:0] result_local_50_read_2;
input  [0:0] result_local_51_read_2;
input  [0:0] result_local_52_read_2;
input  [0:0] result_local_53_read_2;
input  [0:0] result_local_54_read_2;
input  [0:0] result_local_55_read_2;
input  [0:0] result_local_56_read_2;
input  [0:0] result_local_57_read_2;
input  [0:0] result_local_58_read_2;
input  [0:0] result_local_59_read_2;
input  [0:0] result_local_60_read_2;
input  [0:0] result_local_61_read_2;
input  [0:0] result_local_62_read_2;
input  [0:0] result_local_63_read_2;
input  [31:0] result_i;
output  [31:0] result_o;
output   result_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] result_o;
reg result_o_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1;
wire   [31:0] add_ln68_63_fu_1395_p2;
reg   [31:0] result_o_preg;
wire   [31:0] zext_ln68_fu_533_p1;
wire   [1:0] zext_ln68_1_fu_537_p1;
wire   [1:0] zext_ln68_2_fu_541_p1;
wire   [1:0] add_ln68_1_fu_795_p2;
wire   [31:0] zext_ln68_64_fu_801_p1;
wire   [31:0] add_ln68_fu_789_p2;
wire   [1:0] zext_ln68_3_fu_545_p1;
wire   [1:0] zext_ln68_4_fu_549_p1;
wire   [1:0] add_ln68_3_fu_811_p2;
wire   [1:0] zext_ln68_5_fu_553_p1;
wire   [1:0] zext_ln68_6_fu_557_p1;
wire   [1:0] add_ln68_4_fu_821_p2;
wire   [2:0] zext_ln68_66_fu_827_p1;
wire   [2:0] zext_ln68_65_fu_817_p1;
wire   [2:0] add_ln68_5_fu_831_p2;
wire   [31:0] zext_ln68_67_fu_837_p1;
wire   [31:0] add_ln68_2_fu_805_p2;
wire   [1:0] zext_ln68_7_fu_561_p1;
wire   [1:0] zext_ln68_8_fu_565_p1;
wire   [1:0] add_ln68_7_fu_847_p2;
wire   [1:0] zext_ln68_9_fu_569_p1;
wire   [1:0] zext_ln68_10_fu_573_p1;
wire   [1:0] add_ln68_8_fu_857_p2;
wire   [2:0] zext_ln68_69_fu_863_p1;
wire   [2:0] zext_ln68_68_fu_853_p1;
wire   [2:0] add_ln68_9_fu_867_p2;
wire   [1:0] zext_ln68_11_fu_577_p1;
wire   [1:0] zext_ln68_12_fu_581_p1;
wire   [1:0] add_ln68_10_fu_877_p2;
wire   [1:0] zext_ln68_13_fu_585_p1;
wire   [1:0] zext_ln68_14_fu_589_p1;
wire   [1:0] add_ln68_11_fu_887_p2;
wire   [2:0] zext_ln68_72_fu_893_p1;
wire   [2:0] zext_ln68_71_fu_883_p1;
wire   [2:0] add_ln68_12_fu_897_p2;
wire   [3:0] zext_ln68_73_fu_903_p1;
wire   [3:0] zext_ln68_70_fu_873_p1;
wire   [3:0] add_ln68_13_fu_907_p2;
wire   [31:0] zext_ln68_74_fu_913_p1;
wire   [31:0] add_ln68_6_fu_841_p2;
wire   [1:0] zext_ln68_15_fu_593_p1;
wire   [1:0] zext_ln68_16_fu_597_p1;
wire   [1:0] add_ln68_15_fu_923_p2;
wire   [1:0] zext_ln68_17_fu_601_p1;
wire   [1:0] zext_ln68_18_fu_605_p1;
wire   [1:0] add_ln68_16_fu_933_p2;
wire   [2:0] zext_ln68_76_fu_939_p1;
wire   [2:0] zext_ln68_75_fu_929_p1;
wire   [2:0] add_ln68_17_fu_943_p2;
wire   [1:0] zext_ln68_19_fu_609_p1;
wire   [1:0] zext_ln68_20_fu_613_p1;
wire   [1:0] add_ln68_18_fu_953_p2;
wire   [1:0] zext_ln68_21_fu_617_p1;
wire   [1:0] zext_ln68_22_fu_621_p1;
wire   [1:0] add_ln68_19_fu_963_p2;
wire   [2:0] zext_ln68_79_fu_969_p1;
wire   [2:0] zext_ln68_78_fu_959_p1;
wire   [2:0] add_ln68_20_fu_973_p2;
wire   [3:0] zext_ln68_80_fu_979_p1;
wire   [3:0] zext_ln68_77_fu_949_p1;
wire   [3:0] add_ln68_21_fu_983_p2;
wire   [1:0] zext_ln68_23_fu_625_p1;
wire   [1:0] zext_ln68_24_fu_629_p1;
wire   [1:0] add_ln68_22_fu_993_p2;
wire   [1:0] zext_ln68_25_fu_633_p1;
wire   [1:0] zext_ln68_26_fu_637_p1;
wire   [1:0] add_ln68_23_fu_1003_p2;
wire   [2:0] zext_ln68_83_fu_1009_p1;
wire   [2:0] zext_ln68_82_fu_999_p1;
wire   [2:0] add_ln68_24_fu_1013_p2;
wire   [1:0] zext_ln68_27_fu_641_p1;
wire   [1:0] zext_ln68_28_fu_645_p1;
wire   [1:0] add_ln68_25_fu_1023_p2;
wire   [1:0] zext_ln68_29_fu_649_p1;
wire   [1:0] zext_ln68_30_fu_653_p1;
wire   [1:0] add_ln68_26_fu_1033_p2;
wire   [2:0] zext_ln68_86_fu_1039_p1;
wire   [2:0] zext_ln68_85_fu_1029_p1;
wire   [2:0] add_ln68_27_fu_1043_p2;
wire   [3:0] zext_ln68_87_fu_1049_p1;
wire   [3:0] zext_ln68_84_fu_1019_p1;
wire   [3:0] add_ln68_28_fu_1053_p2;
wire   [4:0] zext_ln68_88_fu_1059_p1;
wire   [4:0] zext_ln68_81_fu_989_p1;
wire   [4:0] add_ln68_29_fu_1063_p2;
wire   [31:0] zext_ln68_89_fu_1069_p1;
wire   [31:0] add_ln68_14_fu_917_p2;
wire   [1:0] zext_ln68_31_fu_657_p1;
wire   [1:0] zext_ln68_32_fu_661_p1;
wire   [1:0] add_ln68_31_fu_1079_p2;
wire   [1:0] zext_ln68_33_fu_665_p1;
wire   [1:0] zext_ln68_34_fu_669_p1;
wire   [1:0] add_ln68_32_fu_1089_p2;
wire   [2:0] zext_ln68_91_fu_1095_p1;
wire   [2:0] zext_ln68_90_fu_1085_p1;
wire   [2:0] add_ln68_33_fu_1099_p2;
wire   [1:0] zext_ln68_35_fu_673_p1;
wire   [1:0] zext_ln68_36_fu_677_p1;
wire   [1:0] add_ln68_34_fu_1109_p2;
wire   [1:0] zext_ln68_37_fu_681_p1;
wire   [1:0] zext_ln68_38_fu_685_p1;
wire   [1:0] add_ln68_35_fu_1119_p2;
wire   [2:0] zext_ln68_94_fu_1125_p1;
wire   [2:0] zext_ln68_93_fu_1115_p1;
wire   [2:0] add_ln68_36_fu_1129_p2;
wire   [3:0] zext_ln68_95_fu_1135_p1;
wire   [3:0] zext_ln68_92_fu_1105_p1;
wire   [3:0] add_ln68_37_fu_1139_p2;
wire   [1:0] zext_ln68_39_fu_689_p1;
wire   [1:0] zext_ln68_40_fu_693_p1;
wire   [1:0] add_ln68_38_fu_1149_p2;
wire   [1:0] zext_ln68_41_fu_697_p1;
wire   [1:0] zext_ln68_42_fu_701_p1;
wire   [1:0] add_ln68_39_fu_1159_p2;
wire   [2:0] zext_ln68_98_fu_1165_p1;
wire   [2:0] zext_ln68_97_fu_1155_p1;
wire   [2:0] add_ln68_40_fu_1169_p2;
wire   [1:0] zext_ln68_43_fu_705_p1;
wire   [1:0] zext_ln68_44_fu_709_p1;
wire   [1:0] add_ln68_41_fu_1179_p2;
wire   [1:0] zext_ln68_45_fu_713_p1;
wire   [1:0] zext_ln68_46_fu_717_p1;
wire   [1:0] add_ln68_42_fu_1189_p2;
wire   [2:0] zext_ln68_101_fu_1195_p1;
wire   [2:0] zext_ln68_100_fu_1185_p1;
wire   [2:0] add_ln68_43_fu_1199_p2;
wire   [3:0] zext_ln68_102_fu_1205_p1;
wire   [3:0] zext_ln68_99_fu_1175_p1;
wire   [3:0] add_ln68_44_fu_1209_p2;
wire   [4:0] zext_ln68_103_fu_1215_p1;
wire   [4:0] zext_ln68_96_fu_1145_p1;
wire   [4:0] add_ln68_45_fu_1219_p2;
wire   [1:0] zext_ln68_47_fu_721_p1;
wire   [1:0] zext_ln68_48_fu_725_p1;
wire   [1:0] add_ln68_46_fu_1229_p2;
wire   [1:0] zext_ln68_49_fu_729_p1;
wire   [1:0] zext_ln68_50_fu_733_p1;
wire   [1:0] add_ln68_47_fu_1239_p2;
wire   [2:0] zext_ln68_106_fu_1245_p1;
wire   [2:0] zext_ln68_105_fu_1235_p1;
wire   [2:0] add_ln68_48_fu_1249_p2;
wire   [1:0] zext_ln68_51_fu_737_p1;
wire   [1:0] zext_ln68_52_fu_741_p1;
wire   [1:0] add_ln68_49_fu_1259_p2;
wire   [1:0] zext_ln68_53_fu_745_p1;
wire   [1:0] zext_ln68_54_fu_749_p1;
wire   [1:0] add_ln68_50_fu_1269_p2;
wire   [2:0] zext_ln68_109_fu_1275_p1;
wire   [2:0] zext_ln68_108_fu_1265_p1;
wire   [2:0] add_ln68_51_fu_1279_p2;
wire   [3:0] zext_ln68_110_fu_1285_p1;
wire   [3:0] zext_ln68_107_fu_1255_p1;
wire   [3:0] add_ln68_52_fu_1289_p2;
wire   [1:0] zext_ln68_55_fu_753_p1;
wire   [1:0] zext_ln68_56_fu_757_p1;
wire   [1:0] add_ln68_53_fu_1299_p2;
wire   [1:0] zext_ln68_57_fu_761_p1;
wire   [1:0] zext_ln68_58_fu_765_p1;
wire   [1:0] add_ln68_54_fu_1309_p2;
wire   [2:0] zext_ln68_113_fu_1315_p1;
wire   [2:0] zext_ln68_112_fu_1305_p1;
wire   [2:0] add_ln68_55_fu_1319_p2;
wire   [1:0] zext_ln68_59_fu_769_p1;
wire   [1:0] zext_ln68_60_fu_773_p1;
wire   [1:0] add_ln68_56_fu_1329_p2;
wire   [1:0] zext_ln68_62_fu_781_p1;
wire   [1:0] zext_ln68_63_fu_785_p1;
wire   [1:0] add_ln68_57_fu_1339_p2;
wire   [1:0] zext_ln68_61_fu_777_p1;
wire   [1:0] add_ln68_58_fu_1345_p2;
wire   [2:0] zext_ln68_116_fu_1351_p1;
wire   [2:0] zext_ln68_115_fu_1335_p1;
wire   [2:0] add_ln68_59_fu_1355_p2;
wire   [3:0] zext_ln68_117_fu_1361_p1;
wire   [3:0] zext_ln68_114_fu_1325_p1;
wire   [3:0] add_ln68_60_fu_1365_p2;
wire   [4:0] zext_ln68_118_fu_1371_p1;
wire   [4:0] zext_ln68_111_fu_1295_p1;
wire   [4:0] add_ln68_61_fu_1375_p2;
wire   [5:0] zext_ln68_119_fu_1381_p1;
wire   [5:0] zext_ln68_104_fu_1225_p1;
wire   [5:0] add_ln68_62_fu_1385_p2;
wire   [31:0] zext_ln68_120_fu_1391_p1;
wire   [31:0] add_ln68_30_fu_1073_p2;
reg   [0:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 result_o_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        result_o_preg <= 32'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            result_o_preg <= add_ln68_63_fu_1395_p2;
        end
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        result_o = add_ln68_63_fu_1395_p2;
    end else begin
        result_o = result_o_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        result_o_ap_vld = 1'b1;
    end else begin
        result_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln68_10_fu_877_p2 = (zext_ln68_11_fu_577_p1 + zext_ln68_12_fu_581_p1);

assign add_ln68_11_fu_887_p2 = (zext_ln68_13_fu_585_p1 + zext_ln68_14_fu_589_p1);

assign add_ln68_12_fu_897_p2 = (zext_ln68_72_fu_893_p1 + zext_ln68_71_fu_883_p1);

assign add_ln68_13_fu_907_p2 = (zext_ln68_73_fu_903_p1 + zext_ln68_70_fu_873_p1);

assign add_ln68_14_fu_917_p2 = (zext_ln68_74_fu_913_p1 + add_ln68_6_fu_841_p2);

assign add_ln68_15_fu_923_p2 = (zext_ln68_15_fu_593_p1 + zext_ln68_16_fu_597_p1);

assign add_ln68_16_fu_933_p2 = (zext_ln68_17_fu_601_p1 + zext_ln68_18_fu_605_p1);

assign add_ln68_17_fu_943_p2 = (zext_ln68_76_fu_939_p1 + zext_ln68_75_fu_929_p1);

assign add_ln68_18_fu_953_p2 = (zext_ln68_19_fu_609_p1 + zext_ln68_20_fu_613_p1);

assign add_ln68_19_fu_963_p2 = (zext_ln68_21_fu_617_p1 + zext_ln68_22_fu_621_p1);

assign add_ln68_1_fu_795_p2 = (zext_ln68_1_fu_537_p1 + zext_ln68_2_fu_541_p1);

assign add_ln68_20_fu_973_p2 = (zext_ln68_79_fu_969_p1 + zext_ln68_78_fu_959_p1);

assign add_ln68_21_fu_983_p2 = (zext_ln68_80_fu_979_p1 + zext_ln68_77_fu_949_p1);

assign add_ln68_22_fu_993_p2 = (zext_ln68_23_fu_625_p1 + zext_ln68_24_fu_629_p1);

assign add_ln68_23_fu_1003_p2 = (zext_ln68_25_fu_633_p1 + zext_ln68_26_fu_637_p1);

assign add_ln68_24_fu_1013_p2 = (zext_ln68_83_fu_1009_p1 + zext_ln68_82_fu_999_p1);

assign add_ln68_25_fu_1023_p2 = (zext_ln68_27_fu_641_p1 + zext_ln68_28_fu_645_p1);

assign add_ln68_26_fu_1033_p2 = (zext_ln68_29_fu_649_p1 + zext_ln68_30_fu_653_p1);

assign add_ln68_27_fu_1043_p2 = (zext_ln68_86_fu_1039_p1 + zext_ln68_85_fu_1029_p1);

assign add_ln68_28_fu_1053_p2 = (zext_ln68_87_fu_1049_p1 + zext_ln68_84_fu_1019_p1);

assign add_ln68_29_fu_1063_p2 = (zext_ln68_88_fu_1059_p1 + zext_ln68_81_fu_989_p1);

assign add_ln68_2_fu_805_p2 = (zext_ln68_64_fu_801_p1 + add_ln68_fu_789_p2);

assign add_ln68_30_fu_1073_p2 = (zext_ln68_89_fu_1069_p1 + add_ln68_14_fu_917_p2);

assign add_ln68_31_fu_1079_p2 = (zext_ln68_31_fu_657_p1 + zext_ln68_32_fu_661_p1);

assign add_ln68_32_fu_1089_p2 = (zext_ln68_33_fu_665_p1 + zext_ln68_34_fu_669_p1);

assign add_ln68_33_fu_1099_p2 = (zext_ln68_91_fu_1095_p1 + zext_ln68_90_fu_1085_p1);

assign add_ln68_34_fu_1109_p2 = (zext_ln68_35_fu_673_p1 + zext_ln68_36_fu_677_p1);

assign add_ln68_35_fu_1119_p2 = (zext_ln68_37_fu_681_p1 + zext_ln68_38_fu_685_p1);

assign add_ln68_36_fu_1129_p2 = (zext_ln68_94_fu_1125_p1 + zext_ln68_93_fu_1115_p1);

assign add_ln68_37_fu_1139_p2 = (zext_ln68_95_fu_1135_p1 + zext_ln68_92_fu_1105_p1);

assign add_ln68_38_fu_1149_p2 = (zext_ln68_39_fu_689_p1 + zext_ln68_40_fu_693_p1);

assign add_ln68_39_fu_1159_p2 = (zext_ln68_41_fu_697_p1 + zext_ln68_42_fu_701_p1);

assign add_ln68_3_fu_811_p2 = (zext_ln68_3_fu_545_p1 + zext_ln68_4_fu_549_p1);

assign add_ln68_40_fu_1169_p2 = (zext_ln68_98_fu_1165_p1 + zext_ln68_97_fu_1155_p1);

assign add_ln68_41_fu_1179_p2 = (zext_ln68_43_fu_705_p1 + zext_ln68_44_fu_709_p1);

assign add_ln68_42_fu_1189_p2 = (zext_ln68_45_fu_713_p1 + zext_ln68_46_fu_717_p1);

assign add_ln68_43_fu_1199_p2 = (zext_ln68_101_fu_1195_p1 + zext_ln68_100_fu_1185_p1);

assign add_ln68_44_fu_1209_p2 = (zext_ln68_102_fu_1205_p1 + zext_ln68_99_fu_1175_p1);

assign add_ln68_45_fu_1219_p2 = (zext_ln68_103_fu_1215_p1 + zext_ln68_96_fu_1145_p1);

assign add_ln68_46_fu_1229_p2 = (zext_ln68_47_fu_721_p1 + zext_ln68_48_fu_725_p1);

assign add_ln68_47_fu_1239_p2 = (zext_ln68_49_fu_729_p1 + zext_ln68_50_fu_733_p1);

assign add_ln68_48_fu_1249_p2 = (zext_ln68_106_fu_1245_p1 + zext_ln68_105_fu_1235_p1);

assign add_ln68_49_fu_1259_p2 = (zext_ln68_51_fu_737_p1 + zext_ln68_52_fu_741_p1);

assign add_ln68_4_fu_821_p2 = (zext_ln68_5_fu_553_p1 + zext_ln68_6_fu_557_p1);

assign add_ln68_50_fu_1269_p2 = (zext_ln68_53_fu_745_p1 + zext_ln68_54_fu_749_p1);

assign add_ln68_51_fu_1279_p2 = (zext_ln68_109_fu_1275_p1 + zext_ln68_108_fu_1265_p1);

assign add_ln68_52_fu_1289_p2 = (zext_ln68_110_fu_1285_p1 + zext_ln68_107_fu_1255_p1);

assign add_ln68_53_fu_1299_p2 = (zext_ln68_55_fu_753_p1 + zext_ln68_56_fu_757_p1);

assign add_ln68_54_fu_1309_p2 = (zext_ln68_57_fu_761_p1 + zext_ln68_58_fu_765_p1);

assign add_ln68_55_fu_1319_p2 = (zext_ln68_113_fu_1315_p1 + zext_ln68_112_fu_1305_p1);

assign add_ln68_56_fu_1329_p2 = (zext_ln68_59_fu_769_p1 + zext_ln68_60_fu_773_p1);

assign add_ln68_57_fu_1339_p2 = (zext_ln68_62_fu_781_p1 + zext_ln68_63_fu_785_p1);

assign add_ln68_58_fu_1345_p2 = (add_ln68_57_fu_1339_p2 + zext_ln68_61_fu_777_p1);

assign add_ln68_59_fu_1355_p2 = (zext_ln68_116_fu_1351_p1 + zext_ln68_115_fu_1335_p1);

assign add_ln68_5_fu_831_p2 = (zext_ln68_66_fu_827_p1 + zext_ln68_65_fu_817_p1);

assign add_ln68_60_fu_1365_p2 = (zext_ln68_117_fu_1361_p1 + zext_ln68_114_fu_1325_p1);

assign add_ln68_61_fu_1375_p2 = (zext_ln68_118_fu_1371_p1 + zext_ln68_111_fu_1295_p1);

assign add_ln68_62_fu_1385_p2 = (zext_ln68_119_fu_1381_p1 + zext_ln68_104_fu_1225_p1);

assign add_ln68_63_fu_1395_p2 = (zext_ln68_120_fu_1391_p1 + add_ln68_30_fu_1073_p2);

assign add_ln68_6_fu_841_p2 = (zext_ln68_67_fu_837_p1 + add_ln68_2_fu_805_p2);

assign add_ln68_7_fu_847_p2 = (zext_ln68_7_fu_561_p1 + zext_ln68_8_fu_565_p1);

assign add_ln68_8_fu_857_p2 = (zext_ln68_9_fu_569_p1 + zext_ln68_10_fu_573_p1);

assign add_ln68_9_fu_867_p2 = (zext_ln68_69_fu_863_p1 + zext_ln68_68_fu_853_p1);

assign add_ln68_fu_789_p2 = (zext_ln68_fu_533_p1 + result_i);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign zext_ln68_100_fu_1185_p1 = add_ln68_41_fu_1179_p2;

assign zext_ln68_101_fu_1195_p1 = add_ln68_42_fu_1189_p2;

assign zext_ln68_102_fu_1205_p1 = add_ln68_43_fu_1199_p2;

assign zext_ln68_103_fu_1215_p1 = add_ln68_44_fu_1209_p2;

assign zext_ln68_104_fu_1225_p1 = add_ln68_45_fu_1219_p2;

assign zext_ln68_105_fu_1235_p1 = add_ln68_46_fu_1229_p2;

assign zext_ln68_106_fu_1245_p1 = add_ln68_47_fu_1239_p2;

assign zext_ln68_107_fu_1255_p1 = add_ln68_48_fu_1249_p2;

assign zext_ln68_108_fu_1265_p1 = add_ln68_49_fu_1259_p2;

assign zext_ln68_109_fu_1275_p1 = add_ln68_50_fu_1269_p2;

assign zext_ln68_10_fu_573_p1 = result_local_10_read_2;

assign zext_ln68_110_fu_1285_p1 = add_ln68_51_fu_1279_p2;

assign zext_ln68_111_fu_1295_p1 = add_ln68_52_fu_1289_p2;

assign zext_ln68_112_fu_1305_p1 = add_ln68_53_fu_1299_p2;

assign zext_ln68_113_fu_1315_p1 = add_ln68_54_fu_1309_p2;

assign zext_ln68_114_fu_1325_p1 = add_ln68_55_fu_1319_p2;

assign zext_ln68_115_fu_1335_p1 = add_ln68_56_fu_1329_p2;

assign zext_ln68_116_fu_1351_p1 = add_ln68_58_fu_1345_p2;

assign zext_ln68_117_fu_1361_p1 = add_ln68_59_fu_1355_p2;

assign zext_ln68_118_fu_1371_p1 = add_ln68_60_fu_1365_p2;

assign zext_ln68_119_fu_1381_p1 = add_ln68_61_fu_1375_p2;

assign zext_ln68_11_fu_577_p1 = result_local_11_read_2;

assign zext_ln68_120_fu_1391_p1 = add_ln68_62_fu_1385_p2;

assign zext_ln68_12_fu_581_p1 = result_local_12_read_2;

assign zext_ln68_13_fu_585_p1 = result_local_13_read_2;

assign zext_ln68_14_fu_589_p1 = result_local_14_read_2;

assign zext_ln68_15_fu_593_p1 = result_local_15_read_2;

assign zext_ln68_16_fu_597_p1 = result_local_16_read_2;

assign zext_ln68_17_fu_601_p1 = result_local_17_read_2;

assign zext_ln68_18_fu_605_p1 = result_local_18_read_2;

assign zext_ln68_19_fu_609_p1 = result_local_19_read_2;

assign zext_ln68_1_fu_537_p1 = result_local_1_read_2;

assign zext_ln68_20_fu_613_p1 = result_local_20_read_2;

assign zext_ln68_21_fu_617_p1 = result_local_21_read_2;

assign zext_ln68_22_fu_621_p1 = result_local_22_read_2;

assign zext_ln68_23_fu_625_p1 = result_local_23_read_2;

assign zext_ln68_24_fu_629_p1 = result_local_24_read_2;

assign zext_ln68_25_fu_633_p1 = result_local_25_read_2;

assign zext_ln68_26_fu_637_p1 = result_local_26_read_2;

assign zext_ln68_27_fu_641_p1 = result_local_27_read_2;

assign zext_ln68_28_fu_645_p1 = result_local_28_read_2;

assign zext_ln68_29_fu_649_p1 = result_local_29_read_2;

assign zext_ln68_2_fu_541_p1 = result_local_2_read_2;

assign zext_ln68_30_fu_653_p1 = result_local_30_read_2;

assign zext_ln68_31_fu_657_p1 = result_local_31_read_2;

assign zext_ln68_32_fu_661_p1 = result_local_32_read_2;

assign zext_ln68_33_fu_665_p1 = result_local_33_read_2;

assign zext_ln68_34_fu_669_p1 = result_local_34_read_2;

assign zext_ln68_35_fu_673_p1 = result_local_35_read_2;

assign zext_ln68_36_fu_677_p1 = result_local_36_read_2;

assign zext_ln68_37_fu_681_p1 = result_local_37_read_2;

assign zext_ln68_38_fu_685_p1 = result_local_38_read_2;

assign zext_ln68_39_fu_689_p1 = result_local_39_read_2;

assign zext_ln68_3_fu_545_p1 = result_local_3_read_2;

assign zext_ln68_40_fu_693_p1 = result_local_40_read_2;

assign zext_ln68_41_fu_697_p1 = result_local_41_read_2;

assign zext_ln68_42_fu_701_p1 = result_local_42_read_2;

assign zext_ln68_43_fu_705_p1 = result_local_43_read_2;

assign zext_ln68_44_fu_709_p1 = result_local_44_read_2;

assign zext_ln68_45_fu_713_p1 = result_local_45_read_2;

assign zext_ln68_46_fu_717_p1 = result_local_46_read_2;

assign zext_ln68_47_fu_721_p1 = result_local_47_read_2;

assign zext_ln68_48_fu_725_p1 = result_local_48_read_2;

assign zext_ln68_49_fu_729_p1 = result_local_49_read_2;

assign zext_ln68_4_fu_549_p1 = result_local_4_read_2;

assign zext_ln68_50_fu_733_p1 = result_local_50_read_2;

assign zext_ln68_51_fu_737_p1 = result_local_51_read_2;

assign zext_ln68_52_fu_741_p1 = result_local_52_read_2;

assign zext_ln68_53_fu_745_p1 = result_local_53_read_2;

assign zext_ln68_54_fu_749_p1 = result_local_54_read_2;

assign zext_ln68_55_fu_753_p1 = result_local_55_read_2;

assign zext_ln68_56_fu_757_p1 = result_local_56_read_2;

assign zext_ln68_57_fu_761_p1 = result_local_57_read_2;

assign zext_ln68_58_fu_765_p1 = result_local_58_read_2;

assign zext_ln68_59_fu_769_p1 = result_local_59_read_2;

assign zext_ln68_5_fu_553_p1 = result_local_5_read_2;

assign zext_ln68_60_fu_773_p1 = result_local_60_read_2;

assign zext_ln68_61_fu_777_p1 = result_local_61_read_2;

assign zext_ln68_62_fu_781_p1 = result_local_62_read_2;

assign zext_ln68_63_fu_785_p1 = result_local_63_read_2;

assign zext_ln68_64_fu_801_p1 = add_ln68_1_fu_795_p2;

assign zext_ln68_65_fu_817_p1 = add_ln68_3_fu_811_p2;

assign zext_ln68_66_fu_827_p1 = add_ln68_4_fu_821_p2;

assign zext_ln68_67_fu_837_p1 = add_ln68_5_fu_831_p2;

assign zext_ln68_68_fu_853_p1 = add_ln68_7_fu_847_p2;

assign zext_ln68_69_fu_863_p1 = add_ln68_8_fu_857_p2;

assign zext_ln68_6_fu_557_p1 = result_local_6_read_2;

assign zext_ln68_70_fu_873_p1 = add_ln68_9_fu_867_p2;

assign zext_ln68_71_fu_883_p1 = add_ln68_10_fu_877_p2;

assign zext_ln68_72_fu_893_p1 = add_ln68_11_fu_887_p2;

assign zext_ln68_73_fu_903_p1 = add_ln68_12_fu_897_p2;

assign zext_ln68_74_fu_913_p1 = add_ln68_13_fu_907_p2;

assign zext_ln68_75_fu_929_p1 = add_ln68_15_fu_923_p2;

assign zext_ln68_76_fu_939_p1 = add_ln68_16_fu_933_p2;

assign zext_ln68_77_fu_949_p1 = add_ln68_17_fu_943_p2;

assign zext_ln68_78_fu_959_p1 = add_ln68_18_fu_953_p2;

assign zext_ln68_79_fu_969_p1 = add_ln68_19_fu_963_p2;

assign zext_ln68_7_fu_561_p1 = result_local_7_read_2;

assign zext_ln68_80_fu_979_p1 = add_ln68_20_fu_973_p2;

assign zext_ln68_81_fu_989_p1 = add_ln68_21_fu_983_p2;

assign zext_ln68_82_fu_999_p1 = add_ln68_22_fu_993_p2;

assign zext_ln68_83_fu_1009_p1 = add_ln68_23_fu_1003_p2;

assign zext_ln68_84_fu_1019_p1 = add_ln68_24_fu_1013_p2;

assign zext_ln68_85_fu_1029_p1 = add_ln68_25_fu_1023_p2;

assign zext_ln68_86_fu_1039_p1 = add_ln68_26_fu_1033_p2;

assign zext_ln68_87_fu_1049_p1 = add_ln68_27_fu_1043_p2;

assign zext_ln68_88_fu_1059_p1 = add_ln68_28_fu_1053_p2;

assign zext_ln68_89_fu_1069_p1 = add_ln68_29_fu_1063_p2;

assign zext_ln68_8_fu_565_p1 = result_local_8_read_2;

assign zext_ln68_90_fu_1085_p1 = add_ln68_31_fu_1079_p2;

assign zext_ln68_91_fu_1095_p1 = add_ln68_32_fu_1089_p2;

assign zext_ln68_92_fu_1105_p1 = add_ln68_33_fu_1099_p2;

assign zext_ln68_93_fu_1115_p1 = add_ln68_34_fu_1109_p2;

assign zext_ln68_94_fu_1125_p1 = add_ln68_35_fu_1119_p2;

assign zext_ln68_95_fu_1135_p1 = add_ln68_36_fu_1129_p2;

assign zext_ln68_96_fu_1145_p1 = add_ln68_37_fu_1139_p2;

assign zext_ln68_97_fu_1155_p1 = add_ln68_38_fu_1149_p2;

assign zext_ln68_98_fu_1165_p1 = add_ln68_39_fu_1159_p2;

assign zext_ln68_99_fu_1175_p1 = add_ln68_40_fu_1169_p2;

assign zext_ln68_9_fu_569_p1 = result_local_9_read_2;

assign zext_ln68_fu_533_p1 = result_local_0_read_2;

endmodule //tancalc_result_write
