m255
K3
13
cModel Technology
Z0 dC:\Users\mgrego29\vlsi\fpga\software\reg_test\obj\default\runtime\sim\mentor
Ealtera_avalon_clock_source
Z1 w1380211181
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\mgrego29\vlsi\fpga\software\reg_test\obj\default\runtime\sim\mentor
Z5 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd
Z6 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd
l0
L22
V`Z6BK7`LZVGb@<fbk92Kl2
Z7 OV;C;10.1d;51
32
Z8 !s108 1380212896.241000
Z9 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd|
Z10 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd|
o-O0
Z11 tExplicit 1
!s100 5Z6e40833Ra=11;kbYVT42
!i10b 1
Abehavioral
R2
R3
DEx4 work 26 altera_avalon_clock_source 0 22 `Z6BK7`LZVGb@<fbk92Kl2
l36
L29
Vc8Z8^mfc:ZT<]EaPI9P_H1
R7
32
R8
R9
R10
o-O0
R11
!s100 DPh^^JEeFzYAQ6IiG=7F]3
!i10b 1
Ealtera_avalon_reset_source
R1
R2
R3
R4
Z12 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd
Z13 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd
l0
L17
V`f4c4OJ;Fn04E^9h4iU7K0
R7
32
Z14 !s108 1380212896.195000
Z15 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd|
Z16 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd|
o-O0
R11
!s100 mPKC?Kj8`oI4zPf2UJgcL3
!i10b 1
Abehavioral
R2
R3
DEx4 work 26 altera_avalon_reset_source 0 22 `f4c4OJ;Fn04E^9h4iU7K0
l31
L26
VjV4E?G3gV9kEfKIKKoO;82
R7
32
R14
R15
R16
o-O0
R11
!s100 fFdVA2Q]1`le7fZLbR[NP0
!i10b 1
v7aaWCjguDRzys6EPzO99kI4lvxLwp+MTLePzFLpa1Qw=
Z17 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
INZ@<TmSWKECOlJ?cV3QLL1
VzC;0]nBLKo0Q[zO07mJ[H0
xsip
S1
d.
Z18 Fnofile
L0 38
Z19 OV;L;10.1d;51
r1
31
Z20 o-sv -O0
n6e0ca5
!s100 >N[3^73O^^HCG4B6IKQzV3
!s105 altera_avalon_st_pipeline_base_v_unit
!s108 1380212893.106000
!s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-sv|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v|
!i10b 0
!i8a 1247897088
!s85 0
!s101 -O0
vzZqZcB3PTyQceyycK0V09gSYsmLH0eZjersieuMtY2IStSoHK9It/joOiOagNn6S
R17
IAgOSBZ_[hK7l[YA6`mfaP1
Vk1gIA`RY2OQ1N9QbTULJo2
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n4d119a2
!s100 5[l;n2fALCaCm3j=m_Hi>3
!s105 altera_merlin_burst_uncompressor_sv_unit
!s108 1380212893.886000
!s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv|
!i10b 0
!i8a 189568176
!s85 0
!s101 -O0
vfL0C3qQbjktp3obG8y5Zd/n+alYKyWtCe4j4HwS8ZL4=
R17
InEk@n5<LSkz9oMFzXlZOR1
VG[gHYg_J=R2@KnI_[bEjA0
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n20adf74
!s100 <ml?L^C<BfBH7;n?IE2]K3
!s105 altera_merlin_master_agent_sv_unit
!s108 1380212894.198000
!s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv|
!i10b 0
!i8a 503801696
!s85 0
!s101 -O0
vJ+s7elv0VwNp0nprSADtDuPaOVUdlrWf7sAZObvadQs=
R17
I_;n7AJeomE`mE]glEIWK]1
V0KIH7<bW[IFhHJBzB4US?0
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n7c1e352
!i10b 0
!s100 eWfGQzDSo=mCDgKd?9RCe3
!i8a 496126320
!s105 altera_merlin_master_translator_sv_unit
!s85 0
!s108 1380212894.806000
!s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv|
!s101 -O0
vcB3+vSw2XbXStTrbnxGedD48Y99qKHCHTtgJMv4TaRk=
R17
IF5iGBSW9cbB26Qj2nc5LW2
VekU5U46jGhemBCkL?m_og2
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n527aa64
!s100 b@D1GicMOj>UfjeAP`c^`0
!s105 altera_merlin_slave_agent_sv_unit
!s108 1380212893.574000
!s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv|
!i10b 0
!i8a 1297123968
!s85 0
!s101 -O0
vInfs2yf3BxxWNj+aQ9UH8LPXWOaV86d53j4vP9Tt1Zs=
R17
Ilm^n7SQT9dkRmbIn^30FE3
VA6G6lglY;QOHbkKlTEAXC0
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n6d33602
!s100 fJ[HRO?03QUm^=82C`n[X1
!s105 altera_merlin_slave_translator_sv_unit
!s108 1380212894.510000
!s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv|
!i10b 0
!i8a 659778672
!s85 0
!s101 -O0
vepLM/86zodC8UEDWDHwmzMLDs6Yk7m5aGTdc2w7VvV0=
R17
IlRU]Yf><FgPl6aRB?<B1Q2
VFToJ:O^P1mK>hGEjaBQXC3
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
nfd29c52
!s100 K7[Omcj1hh_n]199KT5Gc1
!s105 altera_merlin_traffic_limiter_sv_unit
!s108 1380212892.794000
!s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv|
!i10b 0
!i8a 335608720
!s85 0
!s101 -O0
vrb+6zFoYFO3DZzQA5n39KeAp0jlV4Ax0AYHyfBqtiog=
IS9:S7z[YcIQOFiVSdQU3b1
V:mR1fj3Rf>NGziDN_:U030
xsip
d.
R18
L0 38
R19
r1
31
o-O0
nf2f26c2
!s100 3D>LgUMBNQdR^R[<[gbCA2
!s108 1380212892.170000
!s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_controller.v|
!s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_controller.v|
!i10b 0
!i8a 284853088
!s85 0
!s101 -O0
v+V2B1d23ZgvTqF3bTvC+Aq3RoJJy6Pngwc9YaCF+/pM=
II07lIgm3i^<WFNJVT5n4Q3
V3CjoOZCIEdzCJgPn8]D7`2
xsip
d.
R18
L0 38
R19
r1
31
o-O0
n15f2da2
!s100 MGZEBPh2fcK5U6Djn<_[X0
!s108 1380212892.497000
!s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|
!s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|
!i10b 0
!i8a 1696130000
!s85 0
!s101 -O0
Efirst_nios2_system
R1
Z21 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z22 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd
Z23 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd
l0
L9
VeA=F`X8V7<]30P?GnG<1[1
R7
32
Z24 !s108 1380212896.288000
Z25 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd|
Z26 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd|
o-O0
R11
!s100 jB23m`H^BRQjfTg1A^jmU2
!i10b 1
Artl
R21
R2
R3
DEx4 work 18 first_nios2_system 0 22 eA=F`X8V7<]30P?GnG<1[1
l1722
L33
V3:OJ<LR^o?RCG33W5>Ena0
R7
32
R24
R25
R26
o-O0
R11
!s100 fGkV6hfW6<2_c1OBbDY9<1
!i10b 1
Efirst_nios2_system_addr_router
Z27 w1380211212
R2
R3
R4
Z28 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho
Z29 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho
l0
L30
VBSGgn4_NKm9jXmARD4aNG3
R7
32
Z30 !s108 1380212893.449000
Z31 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho|
Z32 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho|
o-O0
R11
!s100 3JFQlJ0YFFAdLdS94o3RF0
!i10b 1
Artl
R2
R3
DEx4 work 30 first_nios2_system_addr_router 0 22 BSGgn4_NKm9jXmARD4aNG3
l95
L49
Vjj38zUDLS5C2j8e^>`Gb91
R7
32
R30
R31
R32
o-O0
R11
!s100 dC9i8QHe3Ll4`0:Jgi3Y`1
!i10b 1
Efirst_nios2_system_cmd_xbar_demux
Z33 w1380211218
R2
R3
R4
Z34 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho
Z35 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho
l0
L30
Vk2Pe]]BD>_T;HO2PON@Ud2
R7
32
Z36 !s108 1380212892.123000
Z37 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho|
Z38 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho|
o-O0
R11
!s100 Z[dVLM4SMGaeJN5d_Sf872
!i10b 1
Artl
R2
R3
DEx4 work 33 first_nios2_system_cmd_xbar_demux 0 22 k2Pe]]BD>_T;HO2PON@Ud2
l97
L80
VUhn:;[d7kTQa5JP;_>8eU3
R7
32
R36
R37
R38
o-O0
R11
!s100 `V0d2@BX81FK4Oo]P0KcN2
!i10b 1
Efirst_nios2_system_cmd_xbar_demux_001
Z39 w1380211221
R2
R3
R4
Z40 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho
Z41 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho
l0
L30
VgGlIjJM;ES01PTKOfDl3l1
R7
32
Z42 !s108 1380212892.076000
Z43 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho|
Z44 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho|
o-O0
R11
!s100 Wz4Ec<gz3OoJi@a;:Pcb:2
!i10b 1
Artl
R2
R3
DEx4 work 37 first_nios2_system_cmd_xbar_demux_001 0 22 gGlIjJM;ES01PTKOfDl3l1
l97
L80
V<YhLD2Yj?Lgn5UXd3@BH;2
R7
32
R42
R43
R44
o-O0
R11
!s100 ZMUc0]bU2F65gR6Of_<6<0
!i10b 1
Efirst_nios2_system_cmd_xbar_mux
Z45 w1380211224
R2
R3
Z46 DPx5 sgate 10 sgate_pack 0 22 Z_04b9OB1h;cQWFMnW4871
R4
Z47 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho
Z48 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho
l0
L33
VTbF4JKLWk;`kiemi798Dk1
R7
32
Z49 !s108 1380212891.967000
Z50 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho|
Z51 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho|
o-O0
R11
!s100 92JU`PcXM9]U7]2IDgV0D3
!i10b 1
Artl
R2
R3
R46
DEx4 work 31 first_nios2_system_cmd_xbar_mux 0 22 TbF4JKLWk;`kiemi798Dk1
l611
L59
V2ZiOA<M1I^T_K@4A>JkW;2
R7
32
R49
R50
R51
o-O0
R11
!s100 MW<i<]YR9^QbgGaA9GK7L0
!i10b 1
Efirst_nios2_system_cpu
Z52 w1380211202
R46
R2
R3
Z53 DPx9 altera_mf 20 altera_mf_components 0 22 No]@D`cShSLI4UOb8Ijo62
R4
Z54 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho
Z55 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho
l0
L36
V:]ZdjPN5VMDO15PW2H]ga0
R7
32
Z56 !s108 1380212895.477000
Z57 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho|
Z58 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho|
o-O0
R11
!s100 ^`;2RIoB]`WgLMJk>@T953
!i10b 1
Artl
R46
R2
R3
R53
DEx4 work 22 first_nios2_system_cpu 0 22 :]ZdjPN5VMDO15PW2H]ga0
l4223
L68
VOHG=bV5ORc0z`O2fYIOBm0
R7
32
R56
R57
R58
o-O0
R11
!s100 3=A]]g6MO]>>oU^l1hijb0
!i10b 1
Efirst_nios2_system_cpu_data_master_translator
R1
R21
R2
R3
R4
Z59 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd
Z60 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd
l0
L9
VK^L5X=`jDJ0DAOB2jNhjP2
R7
32
Z61 !s108 1380212896.756000
Z62 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd|
Z63 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd|
o-O0
R11
!s100 JZVa3kf<odm?EblF?<FEU0
!i10b 1
Artl
R21
R2
R3
DEx4 work 45 first_nios2_system_cpu_data_master_translator 0 22 K^L5X=`jDJ0DAOB2jNhjP2
l140
L74
V;XB33[THk^bW6AneGnOzD3
R7
32
R61
R62
R63
o-O0
R11
!s100 ;cIBWAL3fOnoHGIV:;@lL3
!i10b 1
Efirst_nios2_system_cpu_instruction_master_translator
R1
R21
R2
R3
R4
Z64 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd
Z65 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd
l0
L9
VJdTK@H[7Xk7QG3giBRNnX0
R7
32
Z66 !s108 1380212896.709000
Z67 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd|
Z68 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd|
o-O0
R11
!s100 ?@[<?UWB0=@WjRMC8XXj92
!i10b 1
Artl
R21
R2
R3
DEx4 work 52 first_nios2_system_cpu_instruction_master_translator 0 22 JdTK@H[7Xk7QG3giBRNnX0
l140
L74
VUlj;j9koVWf]0jCmHkjWG1
R7
32
R66
R67
R68
o-O0
R11
!s100 CKnigc_=:6ocmT@6oT^?01
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_sysclk
R52
R53
Z69 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z70 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
R21
R2
R3
Z71 DPx6 altera 25 altera_europa_support_lib 0 22 l<USL:m_<eTTJ0m??:EdF1
R4
Z72 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd
Z73 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd
l0
L29
VFnhdYn>;eM5bWK:W_mg@H2
R7
32
Z74 !s108 1380212895.727000
Z75 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd|
Z76 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd|
o-O0
R11
!s100 QF4<O0RlJARkT8Y^m97NU2
!i10b 1
Aeuropa
R53
R69
R70
R21
R2
R3
R71
DEx4 work 47 first_nios2_system_cpu_jtag_debug_module_sysclk 0 22 FnhdYn>;eM5bWK:W_mg@H2
l85
L57
VV[@1DI6zK4WP1DDXV:BmI0
R7
32
R74
R75
R76
o-O0
R11
!s100 VDHc4D>AP[BfjBznXZ>aO0
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_tck
R52
R53
R69
R70
R21
R2
R3
R71
R4
Z77 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd
Z78 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd
l0
L29
V0h;H13T_:lel=U_HfSkZi3
R7
32
Z79 !s108 1380212895.789000
Z80 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd|
Z81 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd|
o-O0
R11
!s100 fm4W:JFR3C7OT:c[Z`25T3
!i10b 1
Aeuropa
R53
R69
R70
R21
R2
R3
R71
DEx4 work 44 first_nios2_system_cpu_jtag_debug_module_tck 0 22 0h;H13T_:lel=U_HfSkZi3
l92
L69
V@k=:S@e@VQhanP?K=I_Nk3
R7
32
R79
R80
R81
o-O0
R11
!s100 R==022;lOdaaLHLFTRd6:0
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_translator
R1
R21
R2
R3
R4
Z82 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd
Z83 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd
l0
L9
VT<1kTKCLaWN5Djk=g?9fH1
R7
32
Z84 !s108 1380212896.382000
Z85 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd|
Z86 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd|
o-O0
R11
!s100 6TRI13L<5IeH=h=c<z<@E3
!i10b 1
Artl
R21
R2
R3
DEx4 work 51 first_nios2_system_cpu_jtag_debug_module_translator 0 22 T<1kTKCLaWN5Djk=g?9fH1
l148
L78
Vk3LV7_Sm?HL0FR5kMZm3z1
R7
32
R84
R85
R86
o-O0
R11
!s100 KYiR9eDLWF[7g`4^5KUXV3
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Z87 w1380211210
R2
R3
R4
Z88 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Z89 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
l0
L30
VTkECj`gUf=_IF0MXn]6n<2
R7
32
Z90 !s108 1380212893.496000
Z91 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
Z92 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
o-O0
R11
!s100 GJB@Q7kLgmBo;;OFJaUU=1
!i10b 1
Artl
R2
R3
DEx4 work 91 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo 0 22 TkECj`gUf=_IF0MXn]6n<2
l355
L48
V_IL>H8?B>5BcI>S4Y@K8g2
R7
32
R90
R91
R92
o-O0
R11
!s100 [DYd]coMLm42>gaL1@5AN3
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_wrapper
R52
R53
R69
R70
R21
R2
R3
R71
R4
Z93 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd
Z94 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd
l0
L29
VmbDV]cfFE>aWPiSWY9e9n0
R7
32
Z95 !s108 1380212895.851000
Z96 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd|
Z97 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd|
o-O0
R11
!s100 M2KW0Q@aHciz[85d<MDcN2
!i10b 1
Aeuropa
R53
R69
R70
R21
R2
R3
R71
DEx4 work 48 first_nios2_system_cpu_jtag_debug_module_wrapper 0 22 mbDV]cfFE>aWPiSWY9e9n0
l196
L74
VDCfWR:OMBBaV@f995?o5U1
R7
32
R95
R96
R97
o-O0
R11
!s100 5hPUPcV=9C2VgO4;M8Jcb3
!i10b 1
Efirst_nios2_system_cpu_mult_cell
R52
Z98 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 TbMm4cCE15VLE>>M8DQnB3
R69
R70
R21
R2
R3
R71
R4
Z99 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd
Z100 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd
l0
L35
Vki7?N3cK3nAk?AkQU6h7e1
R7
32
Z101 !s108 1380212895.914000
Z102 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd|
Z103 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd|
o-O0
R11
!s100 Jl?zi41b05_8TTTh@YaO@0
!i10b 1
Aeuropa
R98
R69
R70
R21
R2
R3
R71
DEx4 work 32 first_nios2_system_cpu_mult_cell 0 22 ki7?N3cK3nAk?AkQU6h7e1
l54
L49
VLINK<2UT;>:Nn95I3:ENC2
R7
32
R101
R102
R103
o-O0
R11
!s100 bJj`;8W[ZbF7ezG=Sa7i31
!i10b 1
Efirst_nios2_system_cpu_oci_test_bench
R52
R53
R69
R70
R21
R2
R3
R71
R4
Z104 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd
Z105 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd
l0
L29
VRTm?]X0z8:=IM4S]W5dFS0
R7
32
Z106 !s108 1380212895.992000
Z107 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd|
Z108 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd|
o-O0
R11
!s100 ?R>DHM>TDXKG1`zFSo6ji1
!i10b 1
Aeuropa
R53
R69
R70
R21
R2
R3
R71
DEx4 work 37 first_nios2_system_cpu_oci_test_bench 0 22 RTm?]X0z8:=IM4S]W5dFS0
l42
L40
VW2EzaDj[ZOWUmmUiVoPWW0
R7
32
R106
R107
R108
o-O0
R11
!s100 Ql_KCZn;P=1?_]oM?1W>J1
!i10b 1
Efirst_nios2_system_cpu_test_bench
R52
R53
R69
R70
R21
R2
R3
R71
R4
Z109 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd
Z110 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd
l0
L32
V7iER@VK`Z@G6=:BfG7:FR3
R7
32
Z111 !s108 1380212896.054000
Z112 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd|
Z113 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd|
o-O0
R11
!s100 kJo@iZX>I_92X_[^XbZ2E0
!i10b 1
Aeuropa
R53
R69
R70
R21
R2
R3
R71
DEx4 work 33 first_nios2_system_cpu_test_bench 0 22 7iER@VK`Z@G6=:BfG7:FR3
l234
L70
V;ERLKL3EGk:KND_XKdB941
R7
32
R111
R112
R113
o-O0
R11
!s100 45]FMU:AIh1NazK`O4eCf3
!i10b 1
Efirst_nios2_system_id_router
Z114 w1380211215
R2
R3
R4
Z115 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho
Z116 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho
l0
L30
VQOGgYbc`<fkFRTPPK6;6l0
R7
32
Z117 !s108 1380212893.402000
Z118 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho|
Z119 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho|
o-O0
R11
!s100 8n5dN5oU6;:IVWXzI@4o_3
!i10b 1
Artl
R2
R3
DEx4 work 28 first_nios2_system_id_router 0 22 QOGgYbc`<fkFRTPPK6;6l0
l55
L49
VRIgon8Q]Qbh?l]>0oohWS1
R7
32
R117
R118
R119
o-O0
R11
!s100 2kYIYNgFz5Z9l;RYmi?>=1
!i10b 1
Efirst_nios2_system_irq_mapper
Z120 w1380211233
R2
R3
R4
Z121 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho
Z122 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho
l0
L30
VZzgPzi:DlnmBaLgmO]=S61
R7
32
Z123 !s108 1380212891.749000
Z124 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho|
Z125 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho|
o-O0
R11
!s100 hlzPDQ361M[>dhd5[HDdD1
!i10b 1
Artl
R2
R3
DEx4 work 29 first_nios2_system_irq_mapper 0 22 ZzgPzi:DlnmBaLgmO]=S61
l45
L41
VlN?0Y5_JI>dDh@j7f1<=g3
R7
32
R123
R124
R125
o-O0
R11
!s100 JA=8RnZ1B5LlAh=1H8k6Z3
!i10b 1
Efirst_nios2_system_jtag_uart
Z126 w1380211203
R69
R70
R21
R2
R3
R71
R4
Z127 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd
Z128 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd
l0
L455
V0[fHC[boU7>l^X777mVZP0
R7
32
Z129 !s108 1380212895.305000
Z130 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd|
Z131 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd|
o-O0
R11
!s100 <V0:Ne2gQ:R7<zDG:51i73
!i10b 1
Aeuropa
R69
R70
R21
R2
R3
R71
DEx4 work 28 first_nios2_system_jtag_uart 0 22 0[fHC[boU7>l^X777mVZP0
l573
L478
VZe[`Y6BEQVoH1NMW2gm>h0
R7
32
R129
R130
R131
o-O0
R11
!s100 f7dNGBX;SjSbe<]>3ClWf0
!i10b 1
Efirst_nios2_system_jtag_uart_avalon_jtag_slave_translator
R1
R21
R2
R3
R4
Z132 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd
Z133 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd
l0
L9
VfOMnkPTCGPJiY@[0PEFWH2
R7
32
Z134 !s108 1380212896.522000
Z135 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd|
Z136 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd|
o-O0
R11
!s100 _8JYT>JYjNRF^aDDPHFMV0
!i10b 1
Artl
R21
R2
R3
DEx4 work 57 first_nios2_system_jtag_uart_avalon_jtag_slave_translator 0 22 fOMnkPTCGPJiY@[0PEFWH2
l148
L78
Vf4n:eAdjUH6c5_>?L<eF>0
R7
32
R134
R135
R136
o-O0
R11
!s100 g3KIQl?ha4`<RTRMfnOC<1
!i10b 1
Efirst_nios2_system_jtag_uart_scfifo_r
R126
R69
R70
R21
R2
R3
R71
R4
R127
R128
l0
L313
Ve7_@A<LhlkfRL[M;CL>mG2
R7
32
R129
R130
R131
o-O0
R11
!s100 KEGGMbC[6lER=_COWz;Rh0
!i10b 1
Aeuropa
R69
R70
R21
R2
R3
R71
DEx4 work 37 first_nios2_system_jtag_uart_scfifo_r 0 22 e7_@A<LhlkfRL[M;CL>mG2
l381
L332
V_[n4@HiB^LKTziN?B@YaK0
R7
32
R129
R130
R131
o-O0
R11
!s100 IjUIk>b@Fj79I5[RMX?JU0
!i10b 1
Efirst_nios2_system_jtag_uart_scfifo_w
R126
R69
R70
R21
R2
R3
R71
R4
R127
R128
l0
L95
ViS4oTMWBA6VMDf?EVYEfQ2
R7
32
R129
R130
R131
o-O0
R11
!s100 ?`5l=^aZa0AjDET4B<@UC3
!i10b 1
Aeuropa
R69
R70
R21
R2
R3
R71
DEx4 work 37 first_nios2_system_jtag_uart_scfifo_w 0 22 iS4oTMWBA6VMDf?EVYEfQ2
l162
L113
VfM3zJ:<A=;@O@fnJI:hD=1
R7
32
R129
R130
R131
o-O0
R11
!s100 f0fda5[Sfib0WV0GLUoY61
!i10b 1
Efirst_nios2_system_jtag_uart_sim_scfifo_r
R126
R53
R69
R70
R21
R2
R3
R71
R4
R127
R128
l0
L233
V@4]:RaSFT=]AD<lZ7SM:52
R7
32
R129
R130
R131
o-O0
R11
!s100 l?FkNR2Nglm^B4@ZF`oZ]3
!i10b 1
Aeuropa
R53
R69
R70
R21
R2
R3
R71
DEx4 work 41 first_nios2_system_jtag_uart_sim_scfifo_r 0 22 @4]:RaSFT=]AD<lZ7SM:52
l257
L249
VTgaPHbibROPAM>nB?o0;R2
R7
32
R129
R130
R131
o-O0
R11
!s100 UkIAe6eVgjjJRSK3IfACA2
!i10b 1
Efirst_nios2_system_jtag_uart_sim_scfifo_w
R126
R53
R69
R70
R21
R2
R3
R71
R4
R127
R128
l0
L32
V0UO?OgoEA]6BjdQS8ndSF2
R7
32
R129
R130
R131
o-O0
R11
!s100 UhF7PMR8C][L3g8dZOB^W3
!i10b 1
Aeuropa
R53
R69
R70
R21
R2
R3
R71
DEx4 work 41 first_nios2_system_jtag_uart_sim_scfifo_w 0 22 0UO?OgoEA]6BjdQS8ndSF2
l50
L48
VFOTZMjkFhK69HL06IVhb21
R7
32
R129
R130
R131
o-O0
R11
!s100 b=5>oo0f?MGD;U4On2DNZ3
!i10b 1
Efirst_nios2_system_led_pio
R126
R53
R69
R70
R21
R2
R3
R71
R4
Z137 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_led_pio.vhd
Z138 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_led_pio.vhd
l0
L29
VEh4OcIioeM6^:?9Bkg31L1
R7
32
Z139 !s108 1380212895.399000
Z140 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_led_pio.vhd|
Z141 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_led_pio.vhd|
o-O0
R11
!s100 mDUfUPl3Mga4O45C55PKd2
!i10b 1
Aeuropa
R53
R69
R70
R21
R2
R3
R71
DEx4 work 26 first_nios2_system_led_pio 0 22 Eh4OcIioeM6^:?9Bkg31L1
l51
L46
VCcEzLj?QO69Eg=a2SobZ`0
R7
32
R139
R140
R141
o-O0
R11
!s100 aH2XEX[IjWQ:YUnT06V>03
!i10b 1
Efirst_nios2_system_led_pio_s1_translator
R1
R21
R2
R3
R4
Z142 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_led_pio_s1_translator.vhd
Z143 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_led_pio_s1_translator.vhd
l0
L9
V4BQAXXg36<c;_:UBbDS3Q0
R7
32
Z144 !s108 1380212896.475000
Z145 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_led_pio_s1_translator.vhd|
Z146 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_led_pio_s1_translator.vhd|
o-O0
R11
!s100 oOQSBOM@eVcX_FQ]7Zd]23
!i10b 1
Artl
R21
R2
R3
DEx4 work 40 first_nios2_system_led_pio_s1_translator 0 22 4BQAXXg36<c;_:UBbDS3Q0
l148
L78
VAU`C_K`l3b6>U]@k5H<NJ3
R7
32
R144
R145
R146
o-O0
R11
!s100 zn=k?8CF?9_^kd7P1d0c=1
!i10b 1
Efirst_nios2_system_onchip_mem
R1
R53
R69
R70
R21
R2
R3
R71
R4
Z147 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd
Z148 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd
l0
L29
VYCUAZiWj[^]9?c1QB]c]A3
R7
32
Z149 !s108 1380212896.132000
Z150 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd|
Z151 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd|
o-O0
R11
!s100 fI>[jP7T>UiFBMeiC_SU90
!i10b 1
Aeuropa
R53
R69
R70
R21
R2
R3
R71
DEx4 work 29 first_nios2_system_onchip_mem 0 22 YCUAZiWj[^]9?c1QB]c]A3
l79
L50
V7O2kIWFOb=o]b<nfMoTLV0
R7
32
R149
R150
R151
o-O0
R11
!s100 ^oU_z44N7YgzaSlPH:^a?3
!i10b 1
Efirst_nios2_system_onchip_mem_s1_translator
R1
R21
R2
R3
R4
Z152 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd
Z153 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd
l0
L9
VhXD>N`XUU9CjY<5j<K8ok2
R7
32
Z154 !s108 1380212896.429000
Z155 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd|
Z156 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd|
o-O0
R11
!s100 ehSW?2P7TnB;[GOL?TTAQ2
!i10b 1
Artl
R21
R2
R3
DEx4 work 43 first_nios2_system_onchip_mem_s1_translator 0 22 hXD>N`XUU9CjY<5j<K8ok2
l148
L78
Vnh0JjEHM6LhA@h[lJLUI>3
R7
32
R154
R155
R156
o-O0
R11
!s100 Y4;6e2=i;XoWS8Gag_fR32
!i10b 1
Efirst_nios2_system_regfile_0_avalon_slave_0_translator
R1
R21
R2
R3
R4
Z157 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd
Z158 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd
l0
L9
VTjZ7Pcm@fY6[mfCKHGKIF1
R7
32
Z159 !s108 1380212896.647000
Z160 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd|
Z161 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd|
o-O0
R11
!s100 eKU4gCY04V6N@YdTckUAZ1
!i10b 1
Artl
R21
R2
R3
DEx4 work 54 first_nios2_system_regfile_0_avalon_slave_0_translator 0 22 TjZ7Pcm@fY6[mfCKHGKIF1
l148
L78
V_PA_5Z46dN?C0]TPA_Tc31
R7
32
R159
R160
R161
o-O0
R11
!s100 gcQQ_TS3PgGl0f?_Xhk[A1
!i10b 1
Efirst_nios2_system_rsp_xbar_demux
Z162 w1380211227
R2
R3
R4
Z163 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho
Z164 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho
l0
L30
V]UkUMNZD[2K[aVAJDH?V<2
R7
32
Z165 !s108 1380212891.905000
Z166 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho|
Z167 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho|
o-O0
R11
!s100 dfM151;59ocDM2MjL`8A@2
!i10b 1
Artl
R2
R3
DEx4 work 33 first_nios2_system_rsp_xbar_demux 0 22 ]UkUMNZD[2K[aVAJDH?V<2
l64
L56
Vj^ngN4fBBPmiCW0HKka3Q0
R7
32
R165
R166
R167
o-O0
R11
!s100 oB^KPIjAXg<_oEkIi8P^<0
!i10b 1
Efirst_nios2_system_rsp_xbar_mux
Z168 w1380211230
R2
R3
R4
Z169 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho
Z170 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho
l0
L30
VgOViaC:HWhZm7c54O3PCo0
R7
32
Z171 !s108 1380212891.795000
Z172 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho|
Z173 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho|
o-O0
R11
!s100 f_EU42f2j95ZIinACeYPe0
!i10b 1
Artl
R2
R3
DEx4 work 31 first_nios2_system_rsp_xbar_mux 0 22 gOViaC:HWhZm7c54O3PCo0
l1768
L80
V[S5<D^309^0lgWcCG2W=31
R7
32
R171
R172
R173
o-O0
R11
!s100 ECW3]]ShiBlMVzOZ1^m^z0
!i10b 1
Efirst_nios2_system_sys_clk_timer
R126
R53
R69
R70
R21
R2
R3
R71
R4
Z174 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd
Z175 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd
l0
L29
VB^5[XZ>B_Dc9dVkLHYa?_2
R7
32
Z176 !s108 1380212895.243000
Z177 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd|
Z178 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd|
o-O0
R11
!s100 _fM>`eb1eG?5IJTTK9zmb1
!i10b 1
Aeuropa
R53
R69
R70
R21
R2
R3
R71
DEx4 work 32 first_nios2_system_sys_clk_timer 0 22 B^5[XZ>B_Dc9dVkLHYa?_2
l76
L46
VX`ACF`ob=KO?LO`=H:RfE0
R7
32
R176
R177
R178
o-O0
R11
!s100 :90nX5lZgKbNaY<6:99fh3
!i10b 1
Efirst_nios2_system_sys_clk_timer_s1_translator
R1
R21
R2
R3
R4
Z179 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd
Z180 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd
l0
L9
VcPC9D@CP^QoMl^eV_@MNc3
R7
32
Z181 !s108 1380212896.585000
Z182 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd|
Z183 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd|
o-O0
R11
!s100 e8XO;R4fVR?86]JG2]i[e0
!i10b 1
Artl
R21
R2
R3
DEx4 work 46 first_nios2_system_sys_clk_timer_s1_translator 0 22 cPC9D@CP^QoMl^eV_@MNc3
l148
L78
Vfl43[N[hzNb05hcCG05FF2
R7
32
R181
R182
R183
o-O0
R11
!s100 InE>b=8XBzfbHko?UCVjV1
!i10b 1
Efirst_nios2_system_sysid
Z184 w1380211206
R2
R3
R4
Z185 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho
Z186 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho
l0
L30
Vo_4jjZRfWP2k7g7XaDdNh2
R7
32
Z187 !s108 1380212895.165000
Z188 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho|
Z189 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho|
o-O0
R11
!s100 ZM4mb_F@0LIISJWS`[Mf42
!i10b 1
Artl
R2
R3
DEx4 work 24 first_nios2_system_sysid 0 22 o_4jjZRfWP2k7g7XaDdNh2
l44
L40
Vhzk^O?cU]TBjB<:I?BXHO0
R7
32
R187
R188
R189
o-O0
R11
!s100 b`9XfFhT3:M6n@`9?U4@_2
!i10b 1
Efirst_nios2_system_tb
Z190 w1380211179
R21
R2
R3
R4
Z191 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd
Z192 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd
l0
L9
ViKSD?Y<Z8l1?5Q;482cQ21
!s100 IU2eZU:3>[IQP<UFIMZL<2
R7
32
!i10b 1
Z193 !s108 1380212896.819000
Z194 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd|
Z195 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd|
o-O0
R11
Artl
R21
R2
R3
DEx4 work 21 first_nios2_system_tb 0 22 iKSD?Y<Z8l1?5Q;482cQ21
l108
L12
VBa7L=9Rz2el:69P;l^VQR0
!s100 =CGM14OXN<72Q=OF36Fka2
R7
32
!i10b 1
R193
R194
R195
o-O0
R11
Eregfile
Z196 w1380212185
R69
R70
R2
R3
R4
Z197 8C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile.vhd
Z198 FC:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile.vhd
l0
L11
VOWe0Pe3IcHDNBRFm13Q1a2
R7
32
Z199 !s108 1380212895.118000
Z200 !s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile.vhd|
Z201 !s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile.vhd|
o-O0
R11
!s100 cK[4MZj6o:DIVSA7g4n8`1
!i10b 1
Aarch
R69
R70
R2
R3
DEx4 work 7 regfile 0 22 OWe0Pe3IcHDNBRFm13Q1a2
l60
L41
VZl1nTo3m29GL2Wi6DQNO52
R7
32
R199
R200
R201
o-O0
R11
!s100 Mb5_C9:IX0XC7;aD2bWad3
!i10b 1
