Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 20:37:00 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_28/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.735      -17.938                     35                 1297       -0.035       -0.341                     19                 1297        1.725        0.000                       0                  1278  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.735      -17.938                     35                 1297       -0.035       -0.341                     19                 1297        1.725        0.000                       0                  1278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           35  Failing Endpoints,  Worst Slack       -0.735ns,  Total Violation      -17.938ns
Hold  :           19  Failing Endpoints,  Worst Slack       -0.035ns,  Total Violation       -0.341ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 genblk1[19].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 2.043ns (45.289%)  route 2.468ns (54.711%))
  Logic Levels:           19  (CARRY8=11 LUT2=8)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 5.330 - 4.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.000ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.000ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1277, estimated)     0.821     1.767    genblk1[19].reg_in/clk_IBUF_BUFG
    SLICE_X128Y502       FDRE                                         r  genblk1[19].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y502       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.846 r  genblk1[19].reg_in/reg_out_reg[0]/Q
                         net (fo=3, estimated)        0.128     1.974    conv/mul09/O20[0]
    SLICE_X128Y502       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     2.212 r  conv/mul09/reg_out_reg[16]_i_162/O[5]
                         net (fo=1, estimated)        0.230     2.442    genblk1[15].reg_in/out0[4]
    SLICE_X129Y503       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.479 r  genblk1[15].reg_in/reg_out[16]_i_147/O
                         net (fo=1, routed)           0.022     2.501    conv/add000076/reg_out_reg[16]_i_49_0[4]
    SLICE_X129Y503       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.660 r  conv/add000076/reg_out_reg[16]_i_86/CO[7]
                         net (fo=1, estimated)        0.026     2.686    conv/add000076/reg_out_reg[16]_i_86_n_0
    SLICE_X129Y504       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.742 r  conv/add000076/reg_out_reg[21]_i_166/O[0]
                         net (fo=2, estimated)        0.224     2.966    conv/add000076/reg_out_reg[21]_i_166_n_15
    SLICE_X129Y501       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.018 r  conv/add000076/reg_out[21]_i_175/O
                         net (fo=1, routed)           0.016     3.034    conv/add000076/reg_out[21]_i_175_n_0
    SLICE_X129Y501       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.271 r  conv/add000076/reg_out_reg[21]_i_104/O[5]
                         net (fo=2, estimated)        0.300     3.571    conv/add000076/reg_out_reg[21]_i_104_n_10
    SLICE_X126Y503       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.620 r  conv/add000076/reg_out[21]_i_107/O
                         net (fo=1, routed)           0.011     3.631    conv/add000076/reg_out[21]_i_107_n_0
    SLICE_X126Y503       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     3.758 r  conv/add000076/reg_out_reg[21]_i_63/O[6]
                         net (fo=1, estimated)        0.288     4.046    conv/add000076/reg_out_reg[21]_i_63_n_9
    SLICE_X125Y508       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.085 r  conv/add000076/reg_out[21]_i_38/O
                         net (fo=1, routed)           0.015     4.100    conv/add000076/reg_out[21]_i_38_n_0
    SLICE_X125Y508       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.217 r  conv/add000076/reg_out_reg[21]_i_21/CO[7]
                         net (fo=1, estimated)        0.026     4.243    conv/add000076/reg_out_reg[21]_i_21_n_0
    SLICE_X125Y509       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.299 r  conv/add000076/reg_out_reg[21]_i_17/O[0]
                         net (fo=2, estimated)        0.235     4.534    conv/add000076/reg_out_reg[21]_i_17_n_15
    SLICE_X123Y508       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.573 r  conv/add000076/reg_out[21]_i_22/O
                         net (fo=1, routed)           0.015     4.588    conv/add000076/reg_out[21]_i_22_n_0
    SLICE_X123Y508       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.705 r  conv/add000076/reg_out_reg[21]_i_11/CO[7]
                         net (fo=1, estimated)        0.026     4.731    conv/add000076/reg_out_reg[21]_i_11_n_0
    SLICE_X123Y509       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.787 r  conv/add000076/reg_out_reg[21]_i_10/O[0]
                         net (fo=2, estimated)        0.285     5.072    conv/add000076/reg_out_reg[21]_i_10_n_15
    SLICE_X123Y513       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     5.109 r  conv/add000076/reg_out[21]_i_15/O
                         net (fo=1, routed)           0.016     5.125    conv/add000076/reg_out[21]_i_15_n_0
    SLICE_X123Y513       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     5.329 r  conv/add000076/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, estimated)        0.176     5.505    conv/add000072/reg_out_reg[21][0]
    SLICE_X122Y513       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.555 r  conv/add000072/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     5.564    conv/add000076/reg_out_reg[21]_0[0]
    SLICE_X122Y513       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.744 r  conv/add000076/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.133     5.877    reg_out/a[20]
    SLICE_X122Y513       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     5.991 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, estimated)       0.287     6.278    reg_out/reg_out[21]_i_1_n_0
    SLICE_X122Y511       FDRE                                         r  reg_out/reg_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1277, estimated)     0.674     5.330    reg_out/clk_IBUF_BUFG
    SLICE_X122Y511       FDRE                                         r  reg_out/reg_out_reg[13]/C
                         clock pessimism              0.323     5.653    
                         clock uncertainty           -0.035     5.618    
    SLICE_X122Y511       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     5.544    reg_out/reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                          5.544    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                 -0.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.035ns  (arrival time - required time)
  Source:                 demux/genblk1[62].z_reg[62][1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[62].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.058ns (42.336%)  route 0.079ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.654ns (routing 0.000ns, distribution 0.654ns)
  Clock Net Delay (Destination): 0.797ns (routing 0.000ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1277, estimated)     0.654     1.310    demux/clk_IBUF_BUFG
    SLICE_X118Y513       FDRE                                         r  demux/genblk1[62].z_reg[62][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y513       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.368 r  demux/genblk1[62].z_reg[62][1]/Q
                         net (fo=1, estimated)        0.079     1.447    genblk1[62].reg_in/D[1]
    SLICE_X119Y513       FDRE                                         r  genblk1[62].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1277, estimated)     0.797     1.743    genblk1[62].reg_in/clk_IBUF_BUFG
    SLICE_X119Y513       FDRE                                         r  genblk1[62].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.324     1.420    
    SLICE_X119Y513       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.482    genblk1[62].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                 -0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X129Y505  demux/genblk1[13].z_reg[13][7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X125Y506  demux/genblk1[13].z_reg[13][4]/C



