# TinyTapeout submission checklist

## Wokwi designs

* No DRC / ERC reported
* Check the number of gates used by your design, does it seem right?
* Truthtable added and test passing (coming soon)
* Documentation looks good in the PDF preview

## HDL designs

* No Yosys warnings reported
* Check the number of gates used by your design, does it seem right?
* If there are any latches reported in the list of gates used - did you want them?
* Testbench for RTL
* Testbench for GL
* Documentation looks good in the PDF preview
* You have read this: https://tinytapeout.com/hdl/important/
