// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module test_hmac_sha256_sha256_top_32_256_s (
        mergeKopadStrm_dout,
        mergeKopadStrm_empty_n,
        mergeKopadStrm_read,
        mergeKopadLenStrm_dout,
        mergeKopadLenStrm_empty_n,
        mergeKopadLenStrm_read,
        eMergeKopadLenStrm_dout,
        eMergeKopadLenStrm_empty_n,
        eMergeKopadLenStrm_read,
        hshStrm_din,
        hshStrm_full_n,
        hshStrm_write,
        eHshStrm_din,
        eHshStrm_full_n,
        eHshStrm_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] mergeKopadStrm_dout;
input   mergeKopadStrm_empty_n;
output   mergeKopadStrm_read;
input  [63:0] mergeKopadLenStrm_dout;
input   mergeKopadLenStrm_empty_n;
output   mergeKopadLenStrm_read;
input  [0:0] eMergeKopadLenStrm_dout;
input   eMergeKopadLenStrm_empty_n;
output   eMergeKopadLenStrm_read;
output  [255:0] hshStrm_din;
input   hshStrm_full_n;
output   hshStrm_write;
output  [0:0] eHshStrm_din;
input   eHshStrm_full_n;
output   eHshStrm_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    preProcessing_U0_ap_start;
wire    preProcessing_U0_ap_done;
wire    preProcessing_U0_ap_continue;
wire    preProcessing_U0_ap_idle;
wire    preProcessing_U0_ap_ready;
wire    preProcessing_U0_start_out;
wire    preProcessing_U0_start_write;
wire    preProcessing_U0_mergeKipadStrm_read;
wire    preProcessing_U0_mergeKipadLenStrm_read;
wire    preProcessing_U0_eMergeKipadLenStrm_read;
wire   [511:0] preProcessing_U0_blk_strm_din;
wire    preProcessing_U0_blk_strm_write;
wire   [63:0] preProcessing_U0_nblk_strm_din;
wire    preProcessing_U0_nblk_strm_write;
wire   [0:0] preProcessing_U0_end_nblk_strm_din;
wire    preProcessing_U0_end_nblk_strm_write;
wire    sha256Digest_unroll2_256_U0_ap_start;
wire    sha256Digest_unroll2_256_U0_ap_done;
wire    sha256Digest_unroll2_256_U0_ap_continue;
wire    sha256Digest_unroll2_256_U0_ap_idle;
wire    sha256Digest_unroll2_256_U0_ap_ready;
wire    sha256Digest_unroll2_256_U0_nblk_strm_read;
wire    sha256Digest_unroll2_256_U0_end_nblk_strm_read;
wire    sha256Digest_unroll2_256_U0_blk_strm_read;
wire   [255:0] sha256Digest_unroll2_256_U0_msgHashStrm_din;
wire    sha256Digest_unroll2_256_U0_msgHashStrm_write;
wire   [0:0] sha256Digest_unroll2_256_U0_eMsgHashStrm_din;
wire    sha256Digest_unroll2_256_U0_eMsgHashStrm_write;
wire    blk_strm_full_n;
wire   [511:0] blk_strm_dout;
wire    blk_strm_empty_n;
wire   [5:0] blk_strm_num_data_valid;
wire   [5:0] blk_strm_fifo_cap;
wire    nblk_strm_full_n;
wire   [63:0] nblk_strm_dout;
wire    nblk_strm_empty_n;
wire   [5:0] nblk_strm_num_data_valid;
wire   [5:0] nblk_strm_fifo_cap;
wire    end_nblk_strm_full_n;
wire   [0:0] end_nblk_strm_dout;
wire    end_nblk_strm_empty_n;
wire   [5:0] end_nblk_strm_num_data_valid;
wire   [5:0] end_nblk_strm_fifo_cap;
wire   [0:0] start_for_sha256Digest_unroll2_256_U0_din;
wire    start_for_sha256Digest_unroll2_256_U0_full_n;
wire   [0:0] start_for_sha256Digest_unroll2_256_U0_dout;
wire    start_for_sha256Digest_unroll2_256_U0_empty_n;

test_hmac_sha256_preProcessing preProcessing_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(preProcessing_U0_ap_start),
    .start_full_n(start_for_sha256Digest_unroll2_256_U0_full_n),
    .ap_done(preProcessing_U0_ap_done),
    .ap_continue(preProcessing_U0_ap_continue),
    .ap_idle(preProcessing_U0_ap_idle),
    .ap_ready(preProcessing_U0_ap_ready),
    .start_out(preProcessing_U0_start_out),
    .start_write(preProcessing_U0_start_write),
    .mergeKipadStrm_dout(mergeKopadStrm_dout),
    .mergeKipadStrm_empty_n(mergeKopadStrm_empty_n),
    .mergeKipadStrm_read(preProcessing_U0_mergeKipadStrm_read),
    .mergeKipadStrm_num_data_valid(8'd0),
    .mergeKipadStrm_fifo_cap(8'd0),
    .mergeKipadLenStrm_dout(mergeKopadLenStrm_dout),
    .mergeKipadLenStrm_empty_n(mergeKopadLenStrm_empty_n),
    .mergeKipadLenStrm_read(preProcessing_U0_mergeKipadLenStrm_read),
    .mergeKipadLenStrm_num_data_valid(3'd0),
    .mergeKipadLenStrm_fifo_cap(3'd0),
    .eMergeKipadLenStrm_dout(eMergeKopadLenStrm_dout),
    .eMergeKipadLenStrm_empty_n(eMergeKopadLenStrm_empty_n),
    .eMergeKipadLenStrm_read(preProcessing_U0_eMergeKipadLenStrm_read),
    .eMergeKipadLenStrm_num_data_valid(3'd0),
    .eMergeKipadLenStrm_fifo_cap(3'd0),
    .blk_strm_din(preProcessing_U0_blk_strm_din),
    .blk_strm_full_n(blk_strm_full_n),
    .blk_strm_write(preProcessing_U0_blk_strm_write),
    .blk_strm_num_data_valid(blk_strm_num_data_valid),
    .blk_strm_fifo_cap(blk_strm_fifo_cap),
    .nblk_strm_din(preProcessing_U0_nblk_strm_din),
    .nblk_strm_full_n(nblk_strm_full_n),
    .nblk_strm_write(preProcessing_U0_nblk_strm_write),
    .nblk_strm_num_data_valid(nblk_strm_num_data_valid),
    .nblk_strm_fifo_cap(nblk_strm_fifo_cap),
    .end_nblk_strm_din(preProcessing_U0_end_nblk_strm_din),
    .end_nblk_strm_full_n(end_nblk_strm_full_n),
    .end_nblk_strm_write(preProcessing_U0_end_nblk_strm_write),
    .end_nblk_strm_num_data_valid(end_nblk_strm_num_data_valid),
    .end_nblk_strm_fifo_cap(end_nblk_strm_fifo_cap)
);

test_hmac_sha256_sha256Digest_unroll2_256_s sha256Digest_unroll2_256_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(sha256Digest_unroll2_256_U0_ap_start),
    .ap_done(sha256Digest_unroll2_256_U0_ap_done),
    .ap_continue(sha256Digest_unroll2_256_U0_ap_continue),
    .ap_idle(sha256Digest_unroll2_256_U0_ap_idle),
    .ap_ready(sha256Digest_unroll2_256_U0_ap_ready),
    .nblk_strm_dout(nblk_strm_dout),
    .nblk_strm_empty_n(nblk_strm_empty_n),
    .nblk_strm_read(sha256Digest_unroll2_256_U0_nblk_strm_read),
    .nblk_strm_num_data_valid(nblk_strm_num_data_valid),
    .nblk_strm_fifo_cap(nblk_strm_fifo_cap),
    .end_nblk_strm_dout(end_nblk_strm_dout),
    .end_nblk_strm_empty_n(end_nblk_strm_empty_n),
    .end_nblk_strm_read(sha256Digest_unroll2_256_U0_end_nblk_strm_read),
    .end_nblk_strm_num_data_valid(end_nblk_strm_num_data_valid),
    .end_nblk_strm_fifo_cap(end_nblk_strm_fifo_cap),
    .blk_strm_dout(blk_strm_dout),
    .blk_strm_empty_n(blk_strm_empty_n),
    .blk_strm_read(sha256Digest_unroll2_256_U0_blk_strm_read),
    .blk_strm_num_data_valid(blk_strm_num_data_valid),
    .blk_strm_fifo_cap(blk_strm_fifo_cap),
    .msgHashStrm_din(sha256Digest_unroll2_256_U0_msgHashStrm_din),
    .msgHashStrm_full_n(hshStrm_full_n),
    .msgHashStrm_write(sha256Digest_unroll2_256_U0_msgHashStrm_write),
    .msgHashStrm_num_data_valid(3'd0),
    .msgHashStrm_fifo_cap(3'd0),
    .eMsgHashStrm_din(sha256Digest_unroll2_256_U0_eMsgHashStrm_din),
    .eMsgHashStrm_full_n(eHshStrm_full_n),
    .eMsgHashStrm_write(sha256Digest_unroll2_256_U0_eMsgHashStrm_write),
    .eMsgHashStrm_num_data_valid(3'd0),
    .eMsgHashStrm_fifo_cap(3'd0)
);

test_hmac_sha256_fifo_w512_d32_D blk_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessing_U0_blk_strm_din),
    .if_full_n(blk_strm_full_n),
    .if_write(preProcessing_U0_blk_strm_write),
    .if_dout(blk_strm_dout),
    .if_empty_n(blk_strm_empty_n),
    .if_read(sha256Digest_unroll2_256_U0_blk_strm_read),
    .if_num_data_valid(blk_strm_num_data_valid),
    .if_fifo_cap(blk_strm_fifo_cap)
);

test_hmac_sha256_fifo_w64_d32_D nblk_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessing_U0_nblk_strm_din),
    .if_full_n(nblk_strm_full_n),
    .if_write(preProcessing_U0_nblk_strm_write),
    .if_dout(nblk_strm_dout),
    .if_empty_n(nblk_strm_empty_n),
    .if_read(sha256Digest_unroll2_256_U0_nblk_strm_read),
    .if_num_data_valid(nblk_strm_num_data_valid),
    .if_fifo_cap(nblk_strm_fifo_cap)
);

test_hmac_sha256_fifo_w1_d32_D end_nblk_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessing_U0_end_nblk_strm_din),
    .if_full_n(end_nblk_strm_full_n),
    .if_write(preProcessing_U0_end_nblk_strm_write),
    .if_dout(end_nblk_strm_dout),
    .if_empty_n(end_nblk_strm_empty_n),
    .if_read(sha256Digest_unroll2_256_U0_end_nblk_strm_read),
    .if_num_data_valid(end_nblk_strm_num_data_valid),
    .if_fifo_cap(end_nblk_strm_fifo_cap)
);

test_hmac_sha256_start_for_sha256Digest_unroll2_256_U0 start_for_sha256Digest_unroll2_256_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_sha256Digest_unroll2_256_U0_din),
    .if_full_n(start_for_sha256Digest_unroll2_256_U0_full_n),
    .if_write(preProcessing_U0_start_write),
    .if_dout(start_for_sha256Digest_unroll2_256_U0_dout),
    .if_empty_n(start_for_sha256Digest_unroll2_256_U0_empty_n),
    .if_read(sha256Digest_unroll2_256_U0_ap_ready)
);

assign ap_done = sha256Digest_unroll2_256_U0_ap_done;

assign ap_idle = (sha256Digest_unroll2_256_U0_ap_idle & preProcessing_U0_ap_idle);

assign ap_ready = preProcessing_U0_ap_ready;

assign eHshStrm_din = sha256Digest_unroll2_256_U0_eMsgHashStrm_din;

assign eHshStrm_write = sha256Digest_unroll2_256_U0_eMsgHashStrm_write;

assign eMergeKopadLenStrm_read = preProcessing_U0_eMergeKipadLenStrm_read;

assign hshStrm_din = sha256Digest_unroll2_256_U0_msgHashStrm_din;

assign hshStrm_write = sha256Digest_unroll2_256_U0_msgHashStrm_write;

assign mergeKopadLenStrm_read = preProcessing_U0_mergeKipadLenStrm_read;

assign mergeKopadStrm_read = preProcessing_U0_mergeKipadStrm_read;

assign preProcessing_U0_ap_continue = 1'b1;

assign preProcessing_U0_ap_start = ap_start;

assign sha256Digest_unroll2_256_U0_ap_continue = ap_continue;

assign sha256Digest_unroll2_256_U0_ap_start = start_for_sha256Digest_unroll2_256_U0_empty_n;

assign start_for_sha256Digest_unroll2_256_U0_din = 1'b1;

endmodule //test_hmac_sha256_sha256_top_32_256_s
