{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634912164437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634912164437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 09:16:04 2021 " "Processing started: Fri Oct 22 09:16:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634912164437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634912164437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RA8 -c RA8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RA8 -c RA8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634912164437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634912164720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1634912164720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RA8.v 1 1 " "Found 1 design units, including 1 entities, in source file RA8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RA8 " "Found entity 1: RA8" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634912180844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634912180844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/RA8/pro_modelsim/FA.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/RA8/pro_modelsim/FA.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../pro_modelsim/FA.v" "" { Text "/home/alopez/Projects/RA8/pro_modelsim/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634912180846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634912180846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/RA8/pro_modelsim/FA4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/RA8/pro_modelsim/FA4.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA4 " "Found entity 1: FA4" {  } { { "../pro_modelsim/FA4.v" "" { Text "/home/alopez/Projects/RA8/pro_modelsim/FA4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634912180847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634912180847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/RA8/pro_modelsim/HA.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/RA8/pro_modelsim/HA.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../pro_modelsim/HA.v" "" { Text "/home/alopez/Projects/RA8/pro_modelsim/HA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634912180848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634912180848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RA8 " "Elaborating entity \"RA8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634912180940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA4 FA4:M1 " "Elaborating entity \"FA4\" for hierarchy \"FA4:M1\"" {  } { { "RA8.v" "M1" { Text "/home/alopez/Projects/RA8/src/RA8.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634912180943 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum\[3..2\] FA4.v(2) " "Output port \"sum\[3..2\]\" at FA4.v(2) has no driver" {  } { { "../pro_modelsim/FA4.v" "" { Text "/home/alopez/Projects/RA8/pro_modelsim/FA4.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634912180946 "|RA8|FA4:M1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c_out FA4.v(3) " "Output port \"c_out\" at FA4.v(3) has no driver" {  } { { "../pro_modelsim/FA4.v" "" { Text "/home/alopez/Projects/RA8/pro_modelsim/FA4.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634912180948 "|RA8|FA4:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA4:M1\|FA:M1 " "Elaborating entity \"FA\" for hierarchy \"FA4:M1\|FA:M1\"" {  } { { "../pro_modelsim/FA4.v" "M1" { Text "/home/alopez/Projects/RA8/pro_modelsim/FA4.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634912180956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA FA4:M1\|FA:M1\|HA:M1 " "Elaborating entity \"HA\" for hierarchy \"FA4:M1\|FA:M1\|HA:M1\"" {  } { { "../pro_modelsim/FA.v" "M1" { Text "/home/alopez/Projects/RA8/pro_modelsim/FA.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634912180958 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[2\] GND " "Pin \"sum\[2\]\" is stuck at GND" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634912181576 "|RA8|sum[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[3\] GND " "Pin \"sum\[3\]\" is stuck at GND" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634912181576 "|RA8|sum[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[6\] GND " "Pin \"sum\[6\]\" is stuck at GND" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634912181576 "|RA8|sum[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[7\] GND " "Pin \"sum\[7\]\" is stuck at GND" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634912181576 "|RA8|sum[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_out GND " "Pin \"c_out\" is stuck at GND" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634912181576 "|RA8|c_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634912181576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634912181817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634912182429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634912182429 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634912182466 "|RA8|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634912182466 "|RA8|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634912182466 "|RA8|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634912182466 "|RA8|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634912182466 "|RA8|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634912182466 "|RA8|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[6\] " "No output dependent on input pin \"b\[6\]\"" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634912182466 "|RA8|b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "No output dependent on input pin \"b\[7\]\"" {  } { { "RA8.v" "" { Text "/home/alopez/Projects/RA8/src/RA8.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634912182466 "|RA8|b[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634912182466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634912182467 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634912182467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634912182467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634912182467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634912182479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 09:16:22 2021 " "Processing ended: Fri Oct 22 09:16:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634912182479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634912182479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634912182479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634912182479 ""}
