m255
K4
z2
13
cModel Technology
Z0 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
Ealu
Z1 w1516606625
Z2 DPx12 lib_pipeline 17 riscv_core_config 0 22 54QU[8`^Nn9n`>>nToRGK1
Z3 DPx4 ieee 11 numeric_std 0 22 WES[o8HS0jHV[MIXQk2Ha1
Z4 DPx4 ieee 15 std_logic_arith 0 22 I`lKR?Ob>E^B_e2VdVLiQ0
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 @_jbHPR7i^Jh?`2fDCO`m3
Z6 DPx3 std 6 textio 0 22 Y8d?=bLj9m4jiPLbo;>GT0
Z7 DPx4 ieee 14 std_logic_1164 0 22 1bm?@Gd;P>[>_lN8Do9gP3
Z8 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design
Z9 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
Z10 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
l0
L9
VGD1jBDUJN9<[^VdGbjN>o0
!s100 M7hD9bA8YGo3G];K?P0IA3
Z11 OL;C;10.2c;57
33
Z12 !s110 1516611120
!i10b 1
Z13 !s108 1516611120.599099
Z14 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
Z15 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
!i111 0
Z16 o-quiet -2008 -work LIB_PIPELINE
Z17 tExplicit 1
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 GD1jBDUJN9<[^VdGbjN>o0
l21
L17
VTChW=d>HVM>`0T7>zPB0V0
!s100 IaM`f<SSPY:@XOz2RS>T:3
R11
33
R12
!i10b 1
R13
R14
R15
!i111 0
R16
R17
Ecache_controller
Z18 w1516348353
R2
R3
R4
R5
R6
R7
R8
Z19 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
Z20 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
l0
L9
V3KTm<LNYH5L;CneCba3H32
R11
33
R12
Z21 !s108 1516611120.494957
Z22 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
Z23 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
R16
R17
!s100 1=b:IbXUgKlaKWT]>W=OY3
!i10b 1
!i111 0
Acache_controller_arch
R2
R3
R4
R5
R6
R7
DEx4 work 16 cache_controller 0 22 3KTm<LNYH5L;CneCba3H32
l24
L23
VETd`JWTZUA[i`mnSW3g[o3
R11
33
R12
R21
R22
R23
R16
R17
!s100 Hg80nfncc;PR:Yd@Ji0g32
!i10b 1
!i111 0
Edecode
R18
R2
R3
R4
R5
R6
R7
R8
Z24 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
Z25 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
l0
L9
V9eM;300ZoN@TFRi^_@ai:0
R11
33
R12
Z26 !s108 1516611120.390647
Z27 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
Z28 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
R16
R17
!s100 ^Se2dF<7BH_3G>WHoVLKI2
!i10b 1
!i111 0
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 9eM;300ZoN@TFRi^_@ai:0
l55
L35
VAO[:n@GQbQFmUzUk;Z:>X2
R11
33
R12
R26
R27
R28
R16
R17
!s100 @FA926jzmeYJ4:XZUb`P71
!i10b 1
!i111 0
Eexecute
R18
R2
R3
R4
R5
R6
R7
R8
Z29 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
Z30 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
l0
L9
Vg`Hei1edcCMN7MSm83N=H3
R11
33
R12
Z31 !s108 1516611120.286187
Z32 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
Z33 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
R16
R17
!s100 _68KYbZE3Wi=zYWVglC9H1
!i10b 1
!i111 0
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 g`Hei1edcCMN7MSm83N=H3
l53
L28
VgI8fVUDET0f9a;mG?IoL]1
R11
33
R12
R31
R32
R33
R16
R17
!s100 @9CdY7F3cBIGP040=[jWn1
!i10b 1
!i111 0
Efetch
R18
R2
R3
R4
R5
R6
R7
R8
Z34 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
Z35 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
l0
L9
V3APfIZSN5@1iLiB64cc7=3
R11
33
R12
Z36 !s108 1516611120.214559
Z37 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
Z38 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
R16
R17
!s100 R]B5298E^zEA]omZ:Ohmj3
!i10b 1
!i111 0
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 3APfIZSN5@1iLiB64cc7=3
l28
L26
V?jOfYBIoKnKODS0A1adFU1
R11
33
R12
R36
R37
R38
R16
R17
!s100 ZZZXh5[f6==j9MHPO95GH3
!i10b 1
!i111 0
Ememory_access
R18
R2
R3
R4
R5
R6
R7
R8
Z39 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
Z40 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
l0
L9
VAk`ReUQcm@5R?VHU?_mTV0
R11
33
R12
Z41 !s108 1516611120.147105
Z42 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
Z43 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
R16
R17
!s100 2N9ac_FQVo9SD0@90j]BO0
!i10b 1
!i111 0
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 Ak`ReUQcm@5R?VHU?_mTV0
l31
L26
VcFJbdJY5UDbE<e<3WA^WD1
R11
33
R12
R41
R42
R43
R16
R17
!s100 eP<dlH7jCf2YD?O@DLC5G3
!i10b 1
!i111 0
Epc
R18
R2
R3
R4
R5
R6
R7
R8
Z44 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pc.vhd
Z45 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pc.vhd
l0
L9
V4NbcWm5cBA47;d]Z59k<Q1
R11
33
R12
Z46 !s108 1516611120.080557
Z47 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pc.vhd|
Z48 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pc.vhd|
R16
R17
!s100 0T<f58SYTk_I;mMK3N45V2
!i10b 1
!i111 0
Apc_arch
R2
R3
R4
R5
R6
R7
DEx4 work 2 pc 0 22 4NbcWm5cBA47;d]Z59k<Q1
l24
L19
V?]kmQ96F_C7SXWmZPK^L21
R11
33
R12
R46
R47
R48
R16
R17
!s100 m1[c[=nNlcK9QD8G0JFFY0
!i10b 1
!i111 0
Epipeline
R18
R2
R3
R4
R5
R6
R7
R8
Z49 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
Z50 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
l0
L9
VaK@WO@QYiz7ak?o:3MB<l2
R11
33
R12
Z51 !s108 1516611120.009278
Z52 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
Z53 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
R16
R17
!s100 @LJn<lEHJ98c7BY]3ChH;1
!i10b 1
!i111 0
Apipeline_arch
R2
R3
R4
R5
R6
R7
DEx4 work 8 pipeline 0 22 aK@WO@QYiz7ak?o:3MB<l2
l205
L25
VJQMe3^2m]<cYZYkj;1j^11
R11
33
R12
R51
R52
R53
R16
R17
!s100 C:N95:PjJfWHb7?TXg6zE2
!i10b 1
!i111 0
Ereg_integer
R18
R2
R3
R4
R5
R6
R7
R8
Z54 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd
Z55 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd
l0
L9
VPR4<Q]XP:R3AG]3=zh>0:2
R11
33
Z56 !s110 1516611119
Z57 !s108 1516611119.941403
Z58 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd|
Z59 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/reg_integer.vhd|
R16
R17
!s100 b>KTB=[Hfogokk<VN90M21
!i10b 1
!i111 0
Areg_integer_arch
R2
R3
R4
R5
R6
R7
DEx4 work 11 reg_integer 0 22 PR4<Q]XP:R3AG]3=zh>0:2
l25
L21
V9lf>D8YlH=h8Ib^c@VJRG2
R11
33
R56
R57
R58
R59
R16
R17
!s100 KB8>b44>zi>WhJhVAQL3]3
!i10b 1
!i111 0
Priscv_core_config
R3
R4
R5
R6
R7
w1516001162
R8
8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
V54QU[8`^Nn9n`>>nToRGK1
R11
33
R16
R17
R56
!s100 Klm@4UJa]MJ`zMeR:j;[]3
!i10b 1
!s108 1516611119.768585
!s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!i111 0
Ewriteback
R18
R2
R3
R4
R5
R6
R7
R8
Z60 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
Z61 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
l0
L9
VR5zS`^SS]PB9UkocZ29Tf3
R11
33
R56
Z62 !s108 1516611119.874186
Z63 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
Z64 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
R16
R17
!s100 ZX_jzHd3QzmbaclA25e_U2
!i10b 1
!i111 0
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 R5zS`^SS]PB9UkocZ29Tf3
l18
L17
VSK@9M90KYDFc^;0hmK8?a2
R11
33
R56
R62
R63
R64
R16
R17
!s100 d<n97gLJ`R;Yi5CMEkbd=0
!i10b 1
!i111 0
