-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity binary_threshold is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    src_rows_empty_n : IN STD_LOGIC;
    src_rows_read : OUT STD_LOGIC;
    src_cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    src_cols_empty_n : IN STD_LOGIC;
    src_cols_read : OUT STD_LOGIC;
    src_data_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    src_data_V_ce0 : OUT STD_LOGIC;
    src_data_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    dst_data_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    dst_data_V_ce0 : OUT STD_LOGIC;
    dst_data_V_we0 : OUT STD_LOGIC;
    dst_data_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    threshold_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    threshold_empty_n : IN STD_LOGIC;
    threshold_read : OUT STD_LOGIC );
end;


architecture behav of binary_threshold is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal src_rows_blk_n : STD_LOGIC;
    signal src_cols_blk_n : STD_LOGIC;
    signal threshold_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_90 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_i_reg_101 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_i_reg_112 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_i_reg_112_pp0_iter1_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal src_rows_read_reg_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal src_cols_read_reg_227 : STD_LOGIC_VECTOR (31 downto 0);
    signal threshold_read_reg_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_130_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_reg_239 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_i_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_244 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_244_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_fu_145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_249 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_249_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_249_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_249_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_150_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_16_i_mid2_v_v_fu_162_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_16_i_mid2_v_v_reg_258 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_fu_176_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_reg_264 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_16_i_mid2_fu_187_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_i_mid2_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_i_fu_208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_i_reg_274 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_i_reg_274_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_i_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_i_reg_284 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_phi_mux_i_i_phi_fu_105_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_j_i_phi_fu_116_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal bound_fu_130_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_130_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_i_cast_fu_136_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_156_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_i_op_fu_170_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_16_i_mid2_fu_187_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_i_cast_mid2_fu_192_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_i_cast_mid2_cast_fu_199_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_i_fu_203_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_fu_213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal bound_fu_130_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_fu_130_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_i_mid2_fu_187_p10 : STD_LOGIC_VECTOR (31 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_i_reg_101_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_249 = ap_const_lv1_0))) then 
                i_i_reg_101 <= tmp_16_i_mid2_v_v_reg_258;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                i_i_reg_101 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_fu_145_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_90 <= indvar_flatten_next_fu_150_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten_reg_90 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    j_i_reg_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_249 = ap_const_lv1_0))) then 
                j_i_reg_112 <= j_reg_264;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                j_i_reg_112 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                bound_reg_239 <= bound_fu_130_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_249 <= exitcond_flatten_fu_145_p2;
                exitcond_flatten_reg_249_pp0_iter1_reg <= exitcond_flatten_reg_249;
                j_i_reg_112_pp0_iter1_reg <= j_i_reg_112;
                tmp_i_reg_244 <= tmp_i_fu_140_p2;
                tmp_i_reg_244_pp0_iter1_reg <= tmp_i_reg_244;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond_flatten_reg_249_pp0_iter2_reg <= exitcond_flatten_reg_249_pp0_iter1_reg;
                exitcond_flatten_reg_249_pp0_iter3_reg <= exitcond_flatten_reg_249_pp0_iter2_reg;
                tmp_18_i_reg_274_pp0_iter3_reg <= tmp_18_i_reg_274;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_fu_145_p2 = ap_const_lv1_0))) then
                j_reg_264 <= j_fu_176_p3;
                tmp_16_i_mid2_v_v_reg_258 <= tmp_16_i_mid2_v_v_fu_162_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (src_cols_empty_n = ap_const_logic_0) or (src_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                src_cols_read_reg_227 <= src_cols_dout;
                src_rows_read_reg_222 <= src_rows_dout;
                threshold_read_reg_234 <= threshold_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_249 = ap_const_lv1_0))) then
                tmp_16_i_mid2_reg_269 <= tmp_16_i_mid2_fu_187_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_249_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp_18_i_reg_274 <= tmp_18_i_fu_208_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_249_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_20_i_reg_284 <= tmp_20_i_fu_217_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, src_rows_empty_n, src_cols_empty_n, threshold_empty_n, exitcond_flatten_fu_145_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (src_cols_empty_n = ap_const_logic_0) or (src_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_flatten_fu_145_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_flatten_fu_145_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state8 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, src_rows_empty_n, src_cols_empty_n, threshold_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (src_cols_empty_n = ap_const_logic_0) or (src_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond_flatten_fu_145_p2)
    begin
        if ((exitcond_flatten_fu_145_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_i_phi_fu_105_p4_assign_proc : process(i_i_reg_101, ap_CS_fsm_pp0_stage0, exitcond_flatten_reg_249, tmp_16_i_mid2_v_v_reg_258, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_flatten_reg_249 = ap_const_lv1_0))) then 
            ap_phi_mux_i_i_phi_fu_105_p4 <= tmp_16_i_mid2_v_v_reg_258;
        else 
            ap_phi_mux_i_i_phi_fu_105_p4 <= i_i_reg_101;
        end if; 
    end process;


    ap_phi_mux_j_i_phi_fu_116_p4_assign_proc : process(j_i_reg_112, ap_CS_fsm_pp0_stage0, exitcond_flatten_reg_249, j_reg_264, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_flatten_reg_249 = ap_const_lv1_0))) then 
            ap_phi_mux_j_i_phi_fu_116_p4 <= j_reg_264;
        else 
            ap_phi_mux_j_i_phi_fu_116_p4 <= j_i_reg_112;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound_fu_130_p0 <= bound_fu_130_p00(32 - 1 downto 0);
    bound_fu_130_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_cols_read_reg_227),64));
    bound_fu_130_p1 <= bound_fu_130_p10(32 - 1 downto 0);
    bound_fu_130_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_rows_read_reg_222),64));
    bound_fu_130_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_130_p0) * unsigned(bound_fu_130_p1), 64));
    dst_data_V_address0 <= tmp_18_i_reg_274_pp0_iter3_reg(20 - 1 downto 0);

    dst_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            dst_data_V_ce0 <= ap_const_logic_1;
        else 
            dst_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dst_data_V_d0 <= tmp_20_i_reg_284;

    dst_data_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, exitcond_flatten_reg_249_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_249_pp0_iter3_reg = ap_const_lv1_0))) then 
            dst_data_V_we0 <= ap_const_logic_1;
        else 
            dst_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_flatten_fu_145_p2 <= "1" when (indvar_flatten_reg_90 = bound_reg_239) else "0";
    i_fu_156_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_i_phi_fu_105_p4) + unsigned(ap_const_lv31_1));
    indvar_flatten_next_fu_150_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_90) + unsigned(ap_const_lv64_1));
    j_fu_176_p3 <= 
        j_i_op_fu_170_p2 when (tmp_i_fu_140_p2(0) = '1') else 
        ap_const_lv31_1;
    j_i_cast_fu_136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_j_i_phi_fu_116_p4),32));
    j_i_cast_mid2_cast_fu_199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_i_cast_mid2_fu_192_p3),32));
    j_i_cast_mid2_fu_192_p3 <= 
        j_i_reg_112_pp0_iter1_reg when (tmp_i_reg_244_pp0_iter1_reg(0) = '1') else 
        ap_const_lv31_0;
    j_i_op_fu_170_p2 <= std_logic_vector(unsigned(ap_phi_mux_j_i_phi_fu_116_p4) + unsigned(ap_const_lv31_1));

    src_cols_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_cols_blk_n <= src_cols_empty_n;
        else 
            src_cols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_cols_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_empty_n, src_cols_empty_n, threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (src_cols_empty_n = ap_const_logic_0) or (src_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_cols_read <= ap_const_logic_1;
        else 
            src_cols_read <= ap_const_logic_0;
        end if; 
    end process;

    src_data_V_address0 <= tmp_18_i_fu_208_p1(20 - 1 downto 0);

    src_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            src_data_V_ce0 <= ap_const_logic_1;
        else 
            src_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    src_rows_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_rows_blk_n <= src_rows_empty_n;
        else 
            src_rows_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_rows_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_empty_n, src_cols_empty_n, threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (src_cols_empty_n = ap_const_logic_0) or (src_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_rows_read <= ap_const_logic_1;
        else 
            src_rows_read <= ap_const_logic_0;
        end if; 
    end process;


    threshold_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            threshold_blk_n <= threshold_empty_n;
        else 
            threshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    threshold_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_empty_n, src_cols_empty_n, threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (src_cols_empty_n = ap_const_logic_0) or (src_rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            threshold_read <= ap_const_logic_1;
        else 
            threshold_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_16_i_mid2_fu_187_p1 <= tmp_16_i_mid2_fu_187_p10(31 - 1 downto 0);
    tmp_16_i_mid2_fu_187_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_i_mid2_v_v_reg_258),32));
    tmp_16_i_mid2_fu_187_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(src_cols_read_reg_227) * signed('0' &tmp_16_i_mid2_fu_187_p1))), 32));
    tmp_16_i_mid2_v_v_fu_162_p3 <= 
        ap_phi_mux_i_i_phi_fu_105_p4 when (tmp_i_fu_140_p2(0) = '1') else 
        i_fu_156_p2;
    tmp_17_i_fu_203_p2 <= std_logic_vector(unsigned(j_i_cast_mid2_cast_fu_199_p1) + unsigned(tmp_16_i_mid2_reg_269));
        tmp_18_i_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_i_fu_203_p2),64));

    tmp_19_i_fu_213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_data_V_q0),32));
    tmp_20_i_fu_217_p2 <= "1" when (signed(tmp_19_i_fu_213_p1) > signed(threshold_read_reg_234)) else "0";
    tmp_i_fu_140_p2 <= "1" when (signed(j_i_cast_fu_136_p1) < signed(src_cols_read_reg_227)) else "0";
end behav;
