{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699529927697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699529927697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 11:38:47 2023 " "Processing started: Thu Nov  9 11:38:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699529927697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699529927697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cyclicRecCheck_24bitParallel -c cyclicRecCheck_24bitParallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off cyclicRecCheck_24bitParallel -c cyclicRecCheck_24bitParallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699529927697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699529927897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699529927897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclicRecCheck_24bitParallel.vhd 4 2 " "Found 4 design units, including 2 entities, in source file cyclicRecCheck_24bitParallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 remainder_algorithm-structure " "Found design unit 1: remainder_algorithm-structure" {  } { { "cyclicRecCheck_24bitParallel.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699529934161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cyclicRecCheck_24bitParallel-structure " "Found design unit 2: cyclicRecCheck_24bitParallel-structure" {  } { { "cyclicRecCheck_24bitParallel.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699529934161 ""} { "Info" "ISGN_ENTITY_NAME" "1 remainder_algorithm " "Found entity 1: remainder_algorithm" {  } { { "cyclicRecCheck_24bitParallel.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699529934161 ""} { "Info" "ISGN_ENTITY_NAME" "2 cyclicRecCheck_24bitParallel " "Found entity 2: cyclicRecCheck_24bitParallel" {  } { { "cyclicRecCheck_24bitParallel.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699529934161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699529934161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic.vhd 6 3 " "Found 6 design units, including 3 entities, in source file basic_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "basic_logic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699529934162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateOr2-logicFunction " "Found design unit 2: gateOr2-logicFunction" {  } { { "basic_logic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699529934162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateXOr2-logicFunction " "Found design unit 3: gateXOr2-logicFunction" {  } { { "basic_logic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699529934162 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "basic_logic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699529934162 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateOr2 " "Found entity 2: gateOr2" {  } { { "basic_logic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699529934162 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateXOr2 " "Found entity 3: gateXOr2" {  } { { "basic_logic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699529934162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699529934162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cyclicRecCheck_24bitParallel " "Elaborating entity \"cyclicRecCheck_24bitParallel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699529934205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder_algorithm remainder_algorithm:remainderAlgo " "Elaborating entity \"remainder_algorithm\" for hierarchy \"remainder_algorithm:remainderAlgo\"" {  } { { "cyclicRecCheck_24bitParallel.vhd" "remainderAlgo" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699529934209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOr2 remainder_algorithm:remainderAlgo\|gateXOr2:xor1 " "Elaborating entity \"gateXOr2\" for hierarchy \"remainder_algorithm:remainderAlgo\|gateXOr2:xor1\"" {  } { { "cyclicRecCheck_24bitParallel.vhd" "xor1" { Text "/home/catarina/Documents/GitHub/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699529934214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699529934712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699529934952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699529934952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699529935014 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699529935014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699529935014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699529935014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699529935019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 11:38:55 2023 " "Processing ended: Thu Nov  9 11:38:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699529935019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699529935019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699529935019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699529935019 ""}
