vendor_name = ModelSim
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/uart.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.qip
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/FPGA_oscilloscope.cbx.xml
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_fefifo_rcf.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_up7.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/decode_i87.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/mux_238.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_ipb.tdf
design_name = FPGA_oscilloscope
instance = comp, \ADC0_bg~output , ADC0_bg~output, FPGA_oscilloscope, 1
instance = comp, \ADC0_Clk~output , ADC0_Clk~output, FPGA_oscilloscope, 1
instance = comp, \ADC0_rdreq~output , ADC0_rdreq~output, FPGA_oscilloscope, 1
instance = comp, \ADC0_sclr~output , ADC0_sclr~output, FPGA_oscilloscope, 1
instance = comp, \ADC0_Trigger_lever~output , ADC0_Trigger_lever~output, FPGA_oscilloscope, 1
instance = comp, \Clk~input , Clk~input, FPGA_oscilloscope, 1
instance = comp, \Reset_n~input , Reset_n~input, FPGA_oscilloscope, 1
instance = comp, \F_O_ADC0_Data~input , F_O_ADC0_Data~input, FPGA_oscilloscope, 1
instance = comp, \ADC0_almost_empty~input , ADC0_almost_empty~input, FPGA_oscilloscope, 1
instance = comp, \ADC0_empty~input , ADC0_empty~input, FPGA_oscilloscope, 1
instance = comp, \Trigger_lever~input , Trigger_lever~input, FPGA_oscilloscope, 1
