\t (00:06:20) allegro 17.2 P028 Windows SPB 64-bit Edition
\t (00:06:20)     Journal start - Fri Apr 07 17:53:07 2017
\t (00:06:20)         Host=DESKTOP-TPQV6B2 User=Thanh Pid=2512 CPUs=4
\t (00:06:20) CmdLine= C:\Cadence\Cadence_SPB_17.2-2016\tools\bin\allegro.exe
\t (00:06:20) 
\d (00:06:20) Design opened: C:/DATA/git/Cadence/modules/RPI_nRF24L01Module_FT232/allegro/RPI_NRF24L01MODULE_FT232.brd
\i (00:06:21) generaledit 
\i (00:06:25) place manual 
\i (00:06:31) setwindow form.plc_manual
\i (00:06:31) FORM plc_manual tree 'MULTISEL YES' LOGO_MLAB_100X100 'Mechanical symbols' 
\i (00:06:31) FORM plc_manual tree  LOGO_MLAB_100X100 'Mechanical symbols' 
\i (00:06:46) FORM plc_manual done  
\i (00:06:46) setwindow pcb
\i (00:06:46) generaledit 
\i (00:13:30) 3d_viewer 
\i (00:13:32) setwindow pcb3D
\i (00:13:32) trapsize 2380
\i (00:13:32) setwindow pcb
\i (00:13:32) generaledit 
\i (00:13:33) setwindow pcb3D
\i (00:13:33) trapsize 2380
\i (01:04:38) setwindow pcb
\i (01:04:38) trapsize 2380
\i (01:04:44) open 
\e (01:04:45) Do you want to save the changes you made to RPI_NRF24L01MODULE_FT232.brd?
\i (01:04:46) fillin yes 
\i (01:04:53) fillin "C:\DATA\git\Cadence\modules\RPI_nRF24L01Module\allegro\RPI_NRF24L01MODULE.brd"
\i (01:04:53) cd "C:\DATA\git\Cadence\modules\RPI_nRF24L01Module\allegro"
\t (01:04:53) Opening existing design...
\t (01:04:53) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (01:04:53) trapsize 2936
\t (01:04:54)     Journal end - Fri Apr 07 18:51:41 2017
