<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 29475, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  2798, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  1580, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  1392, user inline pragmas are applied</column>
            <column name="">(4) simplification,    896, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,    887, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    887, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    888, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    888, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    892, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    892, loop and instruction simplification</column>
            <column name="">(2) parallelization,    887, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    887, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    887, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    888, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  1022, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="LSTM_Top" col1="rnn_top.cpp:37" col2="29475" col3="896" col4="892" col5="887" col6="1022">
                    <row id="34" col0="mnist_lstm&lt;float, 1, 1, 1&gt;" col1="rnn_top.cpp:5" col2="29470" col3="" col4="" col5="" col6="">
                        <row id="16" col0="pop_stream&lt;float, 1, 1, 1&gt;" col1="utils.h:14" col2="32" col3="" col4="" col5="" col6=""/>
                        <row id="17" col0="infer" col1="rnn.cpp:46" col2="29174" col3="" col4="" col5="" col6="">
                            <row id="12" col0="geva" col1="rnn.cpp:32" col2="108" col2_disp="  108 (6 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="22" col0="sigmoid" col1="rnn.cpp:18" col2="66" col2_disp="   66 (3 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="9" col0="tanh" col1="rnn.cpp:25" col2="28512" col2_disp="28,512 (2 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="8" col0="hprod" col1="rnn.cpp:39" col2="60" col2_disp="   60 (3 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="14" col0="push_stream&lt;float, 1, 1, 1&gt;" col1="utils.h:38" col2="194" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="17" col0="infer" col1="rnn.cpp:46" col2="" col3="850" col4="846" col5="841" col6="970">
                        <row id="7" col0="generic_tanh&lt;float&gt;" col1="hls_tanh.h:28" col2="" col3="464" col3_disp="464 (2 calls)" col4="464" col4_disp="464 (2 calls)" col5="464" col5_disp="464 (2 calls)" col6="466" col6_disp=" 466 (2 calls)">
                            <row id="23" col0="exp_generic&lt;double&gt;" col1="hls_exp_.h:156" col2="" col3="356" col3_disp="356 (2 calls)" col4="356" col4_disp="356 (2 calls)" col5="356" col5_disp="356 (2 calls)" col6="358" col6_disp=" 358 (2 calls)"/>
                        </row>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

