
Cadence Tempus(TM) Timing Signoff Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.20-p001_1, built Wed Dec 2 16:07:28 PST 2020
Options:	
Date:		Thu Mar  6 15:39:51 2025
Host:		APL7.kletech.ac.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12500 18432KB)
OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)

License:
		tpsxl	Tempus Timing Signoff Solution XL	20.2	checkout succeeded
		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
environment variable TMPDIR is '/tmp/ssv_tmpdir_76586_RX2et1'.
<CMD> read_lib ../NangateOpenCellLibrary_slow_conditional_ccs.lib
<CMD> read_verilog ../Scan_Ins/S_net.v
<CMD> set_top_module
#% Begin Load MMMC data ... (date=03/06 15:41:33, mem=752.5M)
Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
#% End Load MMMC data ... (date=03/06 15:41:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=752.9M, current mem=752.9M)
default_emulate_early_rc_corner default_emulate_late_rc_corner default_emulate_rc_corner
Loading view definition file from .ssv_emulate_view_definition_76586.tcl
Reading default_emulate_libset_max timing library '/home/02fe21bec035/HP/DFT/Counter/NangateOpenCellLibrary_slow_conditional_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=33.0M, fe_cpu=0.22min, fe_real=1.70min, fe_mem=809.8M) ***
**ERROR: (UI-402):	'../Scan_Ins/S_net.v' not found.

<CMD> read_verilog ../Scan_Ins/S_net.v
<CMD> set_top_module
#% Begin Load MMMC data ... (date=03/06 15:43:06, mem=761.5M)
Extraction setup Started 
Extraction setup Started 
Extraction setup Started 
**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Extraction setup Started 
Extraction setup Started 
Extraction setup Started 
The existing analysis_view 'default_emulate_view' has been replaced with new attributes.
INFO: New setup and hold views overwrite old settings during design initialization
Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
#% End Load MMMC data ... (date=03/06 15:43:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=765.0M, current mem=765.0M)
default_emulate_early_rc_corner default_emulate_late_rc_corner default_emulate_rc_corner
Loading view definition file from .ssv_emulate_view_definition_76586.tcl
*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.33min, fe_real=3.25min, fe_mem=809.2M) ***
#% Begin Load netlist data ... (date=03/06 15:43:06, mem=763.6M)
*** Begin netlist parsing (mem=809.2M) ***
Reading verilog netlist '../Scan_Ins/S_net.v'

*** Memory Usage v#1 (Current mem = 961.301M, initial mem = 299.711M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=961.3M) ***
#% End Load netlist data ... (date=03/06 15:43:07, total cpu=0:00:00.2, real=0:00:01.0, peak res=867.3M, current mem=859.4M)
Top level cell is counter.
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Building hierarchical netlist for Cell counter ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 14 stdCell insts.

*** Memory Usage v#1 (Current mem = 1169.246M, initial mem = 299.711M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
/dev/null
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Reading timing constraints file '/dev/null' ...
Current (total cpu=0:00:20.0, real=0:03:16, peak res=1219.1M, current mem=1219.1M)
Total number of combinational cells: 92
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 CLKBUF_X1 CLKBUF_X3 CLKBUF_X2
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X16 INV_X2 INV_X32 INV_X8 INV_X4
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUF_X16 BUF_X32
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
default_emulate_constraint_mode
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
default_emulate_libset_max default_emulate_libset_min
Loading  (counter)
Traverse HInst (counter)
<CMD> ui::getColorByName yellow
<CMD> selectInst {counter_up_reg[3]}
<CMD> deselectInst {counter_up_reg[3]}
<CMD> selectInst {counter_up_reg[3]}
<CMD> deselectInst {counter_up_reg[3]}
<CMD> selectInst {counter_up_reg[3]}
<CMD> deselectInst {counter_up_reg[3]}
<CMD> selectInst {counter_up_reg[3]}
<CMD> deselectInst {counter_up_reg[3]}
<CMD> selectInst {counter_up_reg[3]}
<CMD> deselectInst {counter_up_reg[3]}
<CMD> ui::getColorByName yellow
<CMD> ui::getColorByName green
<CMD> verify_connectivity -type all -error 1000 -warning 50
**ERROR: (IMPLIC-90):	This command "verify_connectivity -type all -error 1000 ..." does not have the necessary license to run with the current base license 'tpsxl'. You must get access to one of the following optional licenses before you can run the command:  tpstso vtsxl vtsl.
Use 'setLicenseCheck -status' to see the current licenses in use and for more information.

--------------------------------------------------------------------------------
Exiting Tempus Timing Signoff Solution on Thu Mar  6 15:51:32 2025
  Total CPU time:     0:00:55
  Total real time:    0:11:46
  Peak memory (main): 1248.48MB


*** Memory Usage v#1 (Current mem = 1437.254M, initial mem = 299.711M) ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     UI-402               2  %s                                       
ERROR     IMPLIC-90            1  This command %sdoes not have the necessa...
WARNING   IMPOPT-3000          1  Buffer footprint is not defined or is an...
WARNING   IMPOPT-3001          1  Inverter footprint is not defined or is ...
*** Message Summary: 2 warning(s), 3 error(s)

--- Ending "Tempus Timing Signoff Solution" (totcpu=0:00:54.9, real=0:11:41, mem=1437.3M) ---
