

================================================================
== Vivado HLS Report for 'cos_lut_ap_fixed_16_6_5_3_0_s'
================================================================
* Date:           Sun Feb 26 11:25:13 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_V)" [firmware/nnet_utils/nnet_math.h:194]   --->   Operation 5 'read' 'input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %input_V_read to i31" [firmware/nnet_utils/nnet_math.h:194]   --->   Operation 6 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i31 10430, %sext_ln1116" [firmware/nnet_utils/nnet_math.h:194]   --->   Operation 7 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_57 = call i10 @_ssdm_op_PartSelect.i10.i31.i32.i32(i31 %r_V, i32 16, i32 25)" [firmware/nnet_utils/nnet_math.h:93->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 8 'partselect' 'p_Val2_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%luTdex1_V = call i7 @_ssdm_op_PartSelect.i7.i31.i32.i32(i31 %r_V, i32 16, i32 22)" [firmware/nnet_utils/nnet_math.h:113->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 9 'partselect' 'luTdex1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%octant_V = call i3 @_ssdm_op_PartSelect.i3.i31.i32.i32(i31 %r_V, i32 23, i32 25)" [firmware/nnet_utils/nnet_math.h:138->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 10 'partselect' 'octant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V, i32 23)" [firmware/nnet_utils/nnet_math.h:138->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 11 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i10 @_ssdm_op_PartSelect.i10.i31.i32.i32(i31 %r_V, i32 25, i32 16)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 12 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_27 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 -1, i10 %p_Result_s)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 13 'bitconcatenate' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.84ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_27, i1 true) nounwind" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 14 'cttz' 'l' <Predicate = true> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 15 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.88ns)   --->   "%sub_ln894 = sub nsw i32 10, %l" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 16 'sub' 'sub_ln894' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i10" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 17 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.88ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 18 'add' 'lsb_index' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_12 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 19 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.84ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_12, 0" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 20 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 21 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.70ns)   --->   "%sub_ln897 = sub i4 0, %trunc_ln897" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 22 'sub' 'sub_ln897' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i10" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 23 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i10 -1, %zext_ln897" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 24 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%p_Result_17 = and i10 %p_Val2_57, %lshr_ln897" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 25 'and' 'p_Result_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.60ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i10 %p_Result_17, 0" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 26 'icmp' 'icmp_ln897_2' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_2" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 27 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 28 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%xor_ln899 = xor i1 %tmp_13, true" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 29 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.72ns)   --->   "%add_ln899 = add i10 -53, %trunc_ln894" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 30 'add' 'add_ln899' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i10.i10(i10 %p_Val2_57, i10 %add_ln899) nounwind" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 31 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%and_ln899 = and i1 %p_Result_18, %xor_ln899" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 32 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%or_ln899 = or i1 %and_ln899, %a" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 33 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln899_s = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 34 'bitconcatenate' 'or_ln899_s' <Predicate = true> <Delay = 0.12>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 35 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_26 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %luTdex1_V, i2 0)" [firmware/nnet_utils/nnet_math.h:116->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 36 'bitconcatenate' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.71ns)   --->   "%sub_ln214 = sub i9 0, %p_Result_26" [firmware/nnet_utils/nnet_math.h:139->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 37 'sub' 'sub_ln214' <Predicate = (tmp_10)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.30ns)   --->   "%luTdex_V_2 = select i1 %tmp_10, i9 %sub_ln214, i9 %p_Result_26" [firmware/nnet_utils/nnet_math.h:139->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 38 'select' 'luTdex_V_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i9 %luTdex_V_2 to i64" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 39 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sincos1_1_addr = getelementptr [512 x i10]* @sincos1_1, i64 0, i64 %zext_ln544" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 40 'getelementptr' 'sincos1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.15ns)   --->   "%p_Val2_47 = load i10* %sincos1_1_addr, align 2" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 41 'load' 'p_Val2_47' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sincos1_0_addr = getelementptr [512 x i11]* @sincos1_0, i64 0, i64 %zext_ln544" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 42 'getelementptr' 'sincos1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.15ns)   --->   "%p_Val2_48 = load i11* %sincos1_0_addr, align 2" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 43 'load' 'p_Val2_48' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m = zext i10 %p_Val2_57 to i64" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 44 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln907_2 = zext i10 %p_Val2_57 to i32" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 45 'zext' 'zext_ln907_2' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 46 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 47 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 48 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.88ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 49 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 50 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_2" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 51 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 52 'select' 'm_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln911 = zext i32 %or_ln899_s to i64" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 53 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_13 = add i64 %zext_ln911, %m_12" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 54 'add' 'm_13' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_13, i32 1, i32 63)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 55 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%m_22 = zext i63 %m_s to i64" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 56 'zext' 'm_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_13, i32 54)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 57 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.73ns)   --->   "%sub_ln915 = sub i11 1022, %trunc_ln893" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 58 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.73ns)   --->   "%add_ln915 = add i11 1, %sub_ln915" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 59 'add' 'add_ln915' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.30ns)   --->   "%select_ln915 = select i1 %tmp_14, i11 %add_ln915, i11 %sub_ln915" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 60 'select' 'select_ln915' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %select_ln915)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 61 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_28 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_22, i12 %tmp_8, i32 52, i32 63)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 62 'partset' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_28 to double" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 63 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_13, i32 1, i32 52)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 64 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.61ns)   --->   "%icmp_ln924 = icmp ne i11 %select_ln915, -1" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 65 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.98ns)   --->   "%icmp_ln924_2 = icmp eq i52 %trunc_ln6, 0" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 66 'icmp' 'icmp_ln924_2' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.12ns)   --->   "%or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 67 'or' 'or_ln924' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [2/2] (2.01ns)   --->   "%tmp = fcmp oeq double %bitcast_ln729, 1.250000e-01" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 68 'dcmp' 'tmp' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.60ns)   --->   "%icmp_ln885 = icmp ne i10 %p_Val2_57, 0" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 69 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/2] (2.01ns)   --->   "%tmp_5 = fcmp oeq double %bitcast_ln729, 8.750000e-01" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 70 'dcmp' 'tmp_5' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [2/2] (2.01ns)   --->   "%tmp_6 = fcmp oeq double %bitcast_ln729, 3.750000e-01" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 71 'dcmp' 'tmp_6' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [2/2] (2.01ns)   --->   "%tmp_7 = fcmp oeq double %bitcast_ln729, 6.250000e-01" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 72 'dcmp' 'tmp_7' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 73 [1/1] (0.57ns)   --->   "%add_ln147 = add i3 -3, %octant_V" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 73 'add' 'add_ln147' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_11 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln147, i32 1, i32 2)" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 74 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.34ns)   --->   "%icmp_ln147 = icmp eq i2 %tmp_11, 0" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 75 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (1.15ns)   --->   "%p_Val2_47 = load i10* %sincos1_1_addr, align 2" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 76 'load' 'p_Val2_47' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %p_Val2_47 to i11" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 77 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/2] (1.15ns)   --->   "%p_Val2_48 = load i11* %sincos1_0_addr, align 2" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 78 'load' 'p_Val2_48' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_3)   --->   "%zext_ln1265_1 = zext i11 %p_Val2_48 to i12" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 79 'zext' 'zext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.73ns)   --->   "%sub_ln703 = sub i11 0, %p_Val2_48" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 80 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_3)   --->   "%sext_ln703 = sext i11 %sub_ln703 to i12" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 81 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.72ns)   --->   "%sub_ln703_1 = sub i11 0, %zext_ln1265" [firmware/nnet_utils/nnet_math.h:148->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 82 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.49ns)   --->   "%icmp_ln146 = icmp eq i3 %octant_V, -2" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 83 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.49ns)   --->   "%icmp_ln146_1 = icmp eq i3 %octant_V, 1" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 84 'icmp' 'icmp_ln146_1' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_2)   --->   "%or_ln146 = or i1 %icmp_ln146, %icmp_ln146_1" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 85 'or' 'or_ln146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.49ns)   --->   "%icmp_ln146_2 = icmp ne i3 %octant_V, -2" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 86 'icmp' 'icmp_ln146_2' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.49ns)   --->   "%icmp_ln146_3 = icmp ne i3 %octant_V, 1" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 87 'icmp' 'icmp_ln146_3' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.12ns)   --->   "%and_ln146 = and i1 %icmp_ln146_2, %icmp_ln146_3" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 88 'and' 'and_ln146' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln154_3)   --->   "%and_ln147 = and i1 %and_ln146, %icmp_ln147" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 89 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_2)   --->   "%xor_ln147 = xor i1 %icmp_ln147, true" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 90 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.49ns)   --->   "%icmp_ln148 = icmp ne i3 %octant_V, -3" [firmware/nnet_utils/nnet_math.h:148->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 91 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.49ns)   --->   "%icmp_ln148_1 = icmp ne i3 %octant_V, 2" [firmware/nnet_utils/nnet_math.h:148->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 92 'icmp' 'icmp_ln148_1' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_2)   --->   "%and_ln148 = and i1 %and_ln146, %xor_ln147" [firmware/nnet_utils/nnet_math.h:148->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 93 'and' 'and_ln148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_2)   --->   "%and_ln148_1 = and i1 %icmp_ln148, %icmp_ln148_1" [firmware/nnet_utils/nnet_math.h:148->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 94 'and' 'and_ln148_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln148_2 = and i1 %and_ln148_1, %and_ln148" [firmware/nnet_utils/nnet_math.h:148->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 95 'and' 'and_ln148_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/2] (2.01ns)   --->   "%tmp = fcmp oeq double %bitcast_ln729, 1.250000e-01" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 96 'dcmp' 'tmp' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/2] (2.01ns)   --->   "%tmp_5 = fcmp oeq double %bitcast_ln729, 8.750000e-01" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 97 'dcmp' 'tmp_5' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%or_ln154_1 = or i1 %tmp, %tmp_5" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 98 'or' 'or_ln154_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%and_ln154_1 = and i1 %or_ln924, %or_ln154_1" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 99 'and' 'and_ln154_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln154 = and i1 %and_ln154_1, %icmp_ln885" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 100 'and' 'and_ln154' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/2] (2.01ns)   --->   "%tmp_6 = fcmp oeq double %bitcast_ln729, 3.750000e-01" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 101 'dcmp' 'tmp_6' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/2] (2.01ns)   --->   "%tmp_7 = fcmp oeq double %bitcast_ln729, 6.250000e-01" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 102 'dcmp' 'tmp_7' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln154)   --->   "%or_ln155 = or i1 %tmp_6, %tmp_7" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 103 'or' 'or_ln155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln154)   --->   "%and_ln155_1 = and i1 %or_ln924, %or_ln155" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 104 'and' 'and_ln155_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln154)   --->   "%and_ln155 = and i1 %and_ln155_1, %icmp_ln885" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 105 'and' 'and_ln155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_3)   --->   "%select_ln154 = select i1 %and_ln154, i12 724, i12 -725" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 106 'select' 'select_ln154' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln154 = or i1 %and_ln154, %and_ln155" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 107 'or' 'or_ln154' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_3)   --->   "%select_ln154_1 = select i1 %and_ln148_2, i12 %zext_ln1265_1, i12 %sext_ln703" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 108 'select' 'select_ln154_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln154_3)   --->   "%or_ln154_2 = or i1 %and_ln148_2, %and_ln147" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 109 'or' 'or_ln154_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln154_2 = select i1 %or_ln146, i11 %zext_ln1265, i11 %sub_ln703_1" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 110 'select' 'select_ln154_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_4)   --->   "%sext_ln154 = sext i11 %select_ln154_2 to i12" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 111 'sext' 'sext_ln154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln154_3 = select i1 %or_ln154, i12 %select_ln154, i12 %select_ln154_1" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 112 'select' 'select_ln154_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln154_3 = or i1 %or_ln154, %or_ln154_2" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 113 'or' 'or_ln154_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln154_4 = select i1 %or_ln154_3, i12 %select_ln154_3, i12 %sext_ln154" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 114 'select' 'select_ln154_4' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "ret i12 %select_ln154_4" [firmware/nnet_utils/nnet_math.h:196]   --->   Operation 115 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.53ns
The critical path consists of the following:
	wire read on port 'input_V' (firmware/nnet_utils/nnet_math.h:194) [6]  (0 ns)
	'mul' operation of DSP[8] ('r.V', firmware/nnet_utils/nnet_math.h:194) [8]  (2.53 ns)

 <State 2>: 3.57ns
The critical path consists of the following:
	'cttz' operation ('l', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [44]  (0.84 ns)
	'sub' operation ('sub_ln894', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [46]  (0.88 ns)
	'add' operation ('lsb_index', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [48]  (0.88 ns)
	'icmp' operation ('icmp_ln897', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [50]  (0.848 ns)
	'and' operation ('a', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [57]  (0 ns)
	'or' operation ('or_ln899', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [63]  (0 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 4.34ns
The critical path consists of the following:
	'add' operation ('add_ln908', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [68]  (0.88 ns)
	'lshr' operation ('lshr_ln908', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [69]  (0 ns)
	'select' operation ('m', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [74]  (0 ns)
	'add' operation ('m', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [76]  (1.15 ns)
	'select' operation ('select_ln915', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [82]  (0.301 ns)
	'dcmp' operation ('tmp', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [90]  (2.01 ns)

 <State 4>: 2.85ns
The critical path consists of the following:
	'dcmp' operation ('tmp', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [90]  (2.01 ns)
	'or' operation ('or_ln154_1', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [93]  (0 ns)
	'and' operation ('and_ln154_1', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [94]  (0 ns)
	'and' operation ('and_ln154', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [95]  (0.122 ns)
	'or' operation ('or_ln154', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [102]  (0.122 ns)
	'select' operation ('select_ln154_3', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [107]  (0.301 ns)
	'select' operation ('select_ln154_4', firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195) [109]  (0.299 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
