Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun Sep  8 00:06:18 2024
| Host         : grindpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FourBitRCA_timing_summary_routed.rpt -pb FourBitRCA_timing_summary_routed.pb -rpx FourBitRCA_timing_summary_routed.rpx -warn_on_violation
| Design       : FourBitRCA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.805ns  (logic 5.444ns (55.521%)  route 4.361ns (44.479%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.619     3.070    B_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.194 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.860    w2
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.152     4.012 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.075     6.088    Sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.717     9.805 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.805    Sum[3]
    V19                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.360ns  (logic 5.207ns (55.635%)  route 4.153ns (44.365%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.619     3.070    B_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.194 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.860    w2
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.984 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.867     5.851    Sum_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     9.360 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.360    Sum[4]
    W18                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.307ns  (logic 5.107ns (54.866%)  route 4.201ns (45.134%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.567     3.020    A_IBUF[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.144 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.634     5.778    Sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.307 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.307    Sum[1]
    E19                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.765ns  (logic 5.076ns (57.912%)  route 3.689ns (42.088%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.624     3.075    B_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.199 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.065     5.264    Sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.765 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.765    Sum[2]
    U19                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 5.312ns (60.659%)  route 3.445ns (39.341%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.567     3.020    A_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.152     3.172 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.878     5.050    Sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.756 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.756    Sum[0]
    U16                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.471ns (62.655%)  route 0.877ns (37.345%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.452     0.669    A_IBUF[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.714 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.139    Sum_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.348 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.348    Sum[4]
    W18                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.479ns (62.252%)  route 0.897ns (37.748%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.403     0.635    A_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.680 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.174    Sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.376 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.376    Sum[2]
    U19                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.529ns (62.772%)  route 0.907ns (37.228%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           0.491     0.710    B_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.042     0.752 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.168    Sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.435 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.435    Sum[0]
    U16                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.537ns (61.486%)  route 0.963ns (38.514%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.452     0.669    A_IBUF[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.043     0.712 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.510     1.222    Sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     2.499 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.499    Sum[3]
    V19                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.510ns (57.071%)  route 1.136ns (42.929%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           0.414     0.648    B_IBUF[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.045     0.693 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.722     1.415    Sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.645 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.645    Sum[1]
    E19                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





