-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_2/ip/design_2_assign_2_0_0/sim/design_2_assign_2_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1_clk_wiz.v" \
  "../../../bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_2/sim/design_2.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

