m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/simulation/modelsim
T_opt
Z1 !s110 1625670499
V`X14YMi9f7ZQFeDh?XCbc1
04 7 4 work test_tb fast 0
=1-e4b97afadadd-60e5c363-170-2dc8
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vn_divider
Z3 !s110 1625670498
!i10b 1
!s100 ?4BURePGSUHJT94h=b6Zj3
Z4 !s11b Dg1SIo80bB@j0V0VzS_@n1
I;:ogZ^C1@VcXX3SMQ>9j93
R0
w1625669966
8D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/n_divider.v
FD:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/n_divider.v
!i122 1
L0 2 41
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2020.4;71
r1
!s85 0
31
Z7 !s108 1625670498.000000
!s107 D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/n_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider|D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/n_divider.v|
!i113 0
Z8 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -vlog01compat -work work +incdir+D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtest
R3
!i10b 1
!s100 O=BQMK^V8>O2l^JF4lOOa3
R4
IEO;_kATb_zjU50EFl7LO?1
R0
w1625670272
8D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/test.v
FD:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/test.v
!i122 0
L0 19 23
R5
R6
r1
!s85 0
31
R7
!s107 D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider|D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/test.v|
!i113 0
R8
R9
R2
vtest_tb
R1
!i10b 1
!s100 86[KcE6[UPe9^B9B26hFi0
R4
Ijko@f<A@5kk67Mg66RJFn3
R0
w1625670461
8D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/test_tb.v
FD:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/test_tb.v
!i122 2
L0 2 19
R5
R6
r1
!s85 0
31
!s108 1625670499.000000
!s107 D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/test_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider|D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/test_tb.v|
!i113 0
R8
R9
R2
