<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_xbar_intf</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band">AXI_USER_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.Cfg" class="impl"><code class="in-band">Cfg<span class="type-annotation">: axi_pkg::xbar_cfg_t</span></code></h3><div class="docblock"
></div><h3 id="parameter.ATOPS" class="impl"><code class="in-band">ATOPS<span class="type-annotation">: bit</span></code></h3><div class="docblock"
></div><h3 id="parameter.CONNECTIVITY" class="impl"><code class="in-band">CONNECTIVITY<span class="type-annotation">: bit [Cfg.NumSbrPorts-1:0][Cfg.NumMgrPorts-1:0]</span></code></h3><div class="docblock"
></div><h3 id="parameter.rule_t" class="impl"><code class="in-band">rule_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.IdWidthMgrPorts" class="impl"><code class="in-band">IdWidthMgrPorts<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.test_i" class="impl"><code class="in-band">test_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.sbr_ports" class="impl"><code class="in-band">sbr_ports<span class="type-annotation">: AXI_BUS.Subordinate</span></code></h3><div class="docblock"
></div><h3 id="port.mgr_ports" class="impl"><code class="in-band">mgr_ports<span class="type-annotation">: AXI_BUS.Manager</span></code></h3><div class="docblock"
></div><h3 id="port.addr_map_i" class="impl"><code class="in-band">addr_map_i<span class="type-annotation">: input  rule_t [Cfg.NumAddrRules-1:0]</span></code></h3><div class="docblock"
></div><h3 id="port.en_default_mgr_port_i" class="impl"><code class="in-band">en_default_mgr_port_i<span class="type-annotation">: input  logic  [Cfg.NumSbrPorts-1:0]</span></code></h3><div class="docblock"
></div><h3 id="port.default_mgr_port_i" class="impl"><code class="in-band">default_mgr_port_i<span class="type-annotation">: input  logic  [Cfg.NumSbrPorts-1:0][idx_width(Cfg.NumMgrPorts)-1:0]</span></code></h3><div class="docblock"
></div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.id_mgr_t.html">id_mgr_t</a></td><td></td></tr><tr><td><a class="type" href="type.id_sbr_t.html">id_sbr_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.mgr_aw_chan_t.html">mgr_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.sbr_aw_chan_t.html">sbr_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_t.html">w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mgr_b_chan_t.html">mgr_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.sbr_b_chan_t.html">sbr_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mgr_ar_chan_t.html">mgr_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.sbr_ar_chan_t.html">sbr_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mgr_r_chan_t.html">mgr_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.sbr_r_chan_t.html">sbr_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mgr_port_axi_req_t.html">mgr_port_axi_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.sbr_port_axi_req_t.html">sbr_port_axi_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.mgr_port_axi_rsp_t.html">mgr_port_axi_rsp_t</a></td><td></td></tr><tr><td><a class="type" href="type.sbr_port_axi_rsp_t.html">sbr_port_axi_rsp_t</a></td><td></td></tr></table>
</section>
</body>
</html>
