Analysis & Synthesis report for Pong
Tue Jun 01 12:08:57 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: VGA_Sync_Pulses:VGA_Sync_Pulses_inst
 14. Parameter Settings for User Entity Instance: Debounce_Switch:Debounce_Switch_1
 15. Parameter Settings for User Entity Instance: Debounce_Switch:Debounce_Switch_2
 16. Parameter Settings for User Entity Instance: Debounce_Switch:Debounce_Switch_3
 17. Parameter Settings for User Entity Instance: Debounce_Switch:Debounce_Switch_4
 18. Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1
 19. Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1|Sync_To_Count:Sync_To_Count_inst
 20. Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P1_inst
 21. Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P2_inst
 22. Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1|Convertidor:Puntos1
 23. Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1|Convertidor:Puntos2
 24. Parameter Settings for User Entity Instance: VGA_Sync_Porch:VGA_Sync_Porch_Inst
 25. Parameter Settings for User Entity Instance: VGA_Sync_Porch:VGA_Sync_Porch_Inst|Sync_To_Count:Sync_To_Count_Porch_inst
 26. Port Connectivity Checks: "Pong_Top:Pong_Top_1|Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst"
 27. Port Connectivity Checks: "Pong_Top:Pong_Top_1|Sync_To_Count:Sync_To_Count_inst"
 28. Port Connectivity Checks: "VGA_Sync_Pulses:VGA_Sync_Pulses_inst"
 29. Port Connectivity Checks: "clkdiv:clk"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 01 12:08:57 2021      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Pong                                       ;
; Top-level Entity Name              ; Project10_Pong_Top                         ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 1,045                                      ;
;     Total combinational functions  ; 1,029                                      ;
;     Dedicated logic registers      ; 356                                        ;
; Total registers                    ; 356                                        ;
; Total pins                         ; 36                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Project10_Pong_Top ; Pong               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                       ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------+---------+
; VGA_Sync_Pulses.vhd              ; yes             ; User VHDL File  ; C:/Users/Windows 10/Desktop/pong_top/VGA_Sync_Pulses.vhd    ;         ;
; VGA_Sync_Porch.vhd               ; yes             ; User VHDL File  ; C:/Users/Windows 10/Desktop/pong_top/VGA_Sync_Porch.vhd     ;         ;
; Sync_To_Count.vhd                ; yes             ; User VHDL File  ; C:/Users/Windows 10/Desktop/pong_top/Sync_To_Count.vhd      ;         ;
; Project10_Pong_Top.vhd           ; yes             ; User VHDL File  ; C:/Users/Windows 10/Desktop/pong_top/Project10_Pong_Top.vhd ;         ;
; Pong_Top.vhd                     ; yes             ; User VHDL File  ; C:/Users/Windows 10/Desktop/pong_top/Pong_Top.vhd           ;         ;
; Pong_Pkg.vhd                     ; yes             ; User VHDL File  ; C:/Users/Windows 10/Desktop/pong_top/Pong_Pkg.vhd           ;         ;
; Pong_Paddle_Ctrl.vhd             ; yes             ; User VHDL File  ; C:/Users/Windows 10/Desktop/pong_top/Pong_Paddle_Ctrl.vhd   ;         ;
; Pong_Ball_Ctrl.vhd               ; yes             ; User VHDL File  ; C:/Users/Windows 10/Desktop/pong_top/Pong_Ball_Ctrl.vhd     ;         ;
; Debounce_Switch.vhd              ; yes             ; User VHDL File  ; C:/Users/Windows 10/Desktop/pong_top/Debounce_Switch.vhd    ;         ;
; clkdiv.vhd                       ; yes             ; User VHDL File  ; C:/Users/Windows 10/Desktop/pong_top/clkdiv.vhd             ;         ;
; Convertidor.vhd                  ; yes             ; User VHDL File  ; C:/Users/Windows 10/Desktop/pong_top/Convertidor.vhd        ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 1,045           ;
;                                             ;                 ;
; Total combinational functions               ; 1029            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 421             ;
;     -- 3 input functions                    ; 212             ;
;     -- <=2 input functions                  ; 396             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 663             ;
;     -- arithmetic mode                      ; 366             ;
;                                             ;                 ;
; Total registers                             ; 356             ;
;     -- Dedicated logic registers            ; 356             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 36              ;
; Embedded Multiplier 9-bit elements          ; 0               ;
; Maximum fan-out node                        ; clkdiv:clk|q[0] ;
; Maximum fan-out                             ; 356             ;
; Total fan-out                               ; 4234            ;
; Average fan-out                             ; 2.91            ;
+---------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
; |Project10_Pong_Top                            ; 1029 (1)          ; 356 (0)      ; 0           ; 0            ; 0       ; 0         ; 36   ; 0            ; |Project10_Pong_Top                                                                           ; work         ;
;    |Debounce_Switch:Debounce_Switch_1|         ; 46 (46)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|Debounce_Switch:Debounce_Switch_1                                         ; work         ;
;    |Debounce_Switch:Debounce_Switch_2|         ; 46 (46)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|Debounce_Switch:Debounce_Switch_2                                         ; work         ;
;    |Debounce_Switch:Debounce_Switch_3|         ; 46 (46)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|Debounce_Switch:Debounce_Switch_3                                         ; work         ;
;    |Debounce_Switch:Debounce_Switch_4|         ; 46 (46)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|Debounce_Switch:Debounce_Switch_4                                         ; work         ;
;    |Pong_Top:Pong_Top_1|                       ; 771 (2)           ; 222 (3)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|Pong_Top:Pong_Top_1                                                       ; work         ;
;       |Convertidor:Puntos1|                    ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Convertidor:Puntos1                                   ; work         ;
;       |Convertidor:Puntos2|                    ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Convertidor:Puntos2                                   ; work         ;
;       |Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst|     ; 529 (529)         ; 143 (143)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst                    ; work         ;
;       |Pong_Paddle_Ctrl:Paddle_Ctrl_P1_inst|   ; 68 (68)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P1_inst                  ; work         ;
;       |Pong_Paddle_Ctrl:Paddle_Ctrl_P2_inst|   ; 68 (68)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P2_inst                  ; work         ;
;       |Sync_To_Count:Sync_To_Count_inst|       ; 28 (28)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Sync_To_Count:Sync_To_Count_inst                      ; work         ;
;    |VGA_Sync_Porch:VGA_Sync_Porch_Inst|        ; 36 (8)            ; 37 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|VGA_Sync_Porch:VGA_Sync_Porch_Inst                                        ; work         ;
;       |Sync_To_Count:Sync_To_Count_Porch_inst| ; 28 (28)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|VGA_Sync_Porch:VGA_Sync_Porch_Inst|Sync_To_Count:Sync_To_Count_Porch_inst ; work         ;
;    |VGA_Sync_Pulses:VGA_Sync_Pulses_inst|      ; 36 (36)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|VGA_Sync_Pulses:VGA_Sync_Pulses_inst                                      ; work         ;
;    |clkdiv:clk|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project10_Pong_Top|clkdiv:clk                                                                ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+------------------------------------------------------+---------------------------------------------------------------+
; Register name                                        ; Reason for Removal                                            ;
+------------------------------------------------------+---------------------------------------------------------------+
; VGA_Sync_Porch:VGA_Sync_Porch_Inst|r_Red_Video[0..3] ; Merged with VGA_Sync_Porch:VGA_Sync_Porch_Inst|r_Blu_Video[0] ;
; VGA_Sync_Porch:VGA_Sync_Porch_Inst|r_Grn_Video[0..3] ; Merged with VGA_Sync_Porch:VGA_Sync_Porch_Inst|r_Blu_Video[0] ;
; VGA_Sync_Porch:VGA_Sync_Porch_Inst|r_Blu_Video[1..3] ; Merged with VGA_Sync_Porch:VGA_Sync_Porch_Inst|r_Blu_Video[0] ;
; clkdiv:clk|q[1..23]                                  ; Lost fanout                                                   ;
; Total Number of Removed Registers = 34               ;                                                               ;
+------------------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                 ;
+------------------+--------------------+-------------------------------------------------------------------------------------+
; Register name    ; Reason for Removal ; Registers Removed due to This Register                                              ;
+------------------+--------------------+-------------------------------------------------------------------------------------+
; clkdiv:clk|q[23] ; Lost Fanouts       ; clkdiv:clk|q[5], clkdiv:clk|q[4], clkdiv:clk|q[3], clkdiv:clk|q[2], clkdiv:clk|q[1] ;
+------------------+--------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 356   ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 182   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                     ;
+------------------------------------------------------------------------+---------+
; Inverted Register                                                      ; Fan out ;
+------------------------------------------------------------------------+---------+
; Pong_Top:Pong_Top_1|Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst|IzStart         ; 11      ;
; Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P2_inst|r_Paddle_Y[3] ; 15      ;
; Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P2_inst|r_Paddle_Y[2] ; 17      ;
; Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P1_inst|r_Paddle_Y[3] ; 15      ;
; Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P1_inst|r_Paddle_Y[2] ; 17      ;
; Total number of inverted registers = 5                                 ;         ;
+------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Project10_Pong_Top|VGA_Sync_Porch:VGA_Sync_Porch_Inst|Sync_To_Count:Sync_To_Count_Porch_inst|r_Col_Count[1] ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P2_inst|r_Paddle_Count[13]              ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P1_inst|r_Paddle_Count[5]               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Project10_Pong_Top|Debounce_Switch:Debounce_Switch_4|r_Debounce_Count[3]                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Project10_Pong_Top|Debounce_Switch:Debounce_Switch_3|r_Debounce_Count[14]                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Project10_Pong_Top|Debounce_Switch:Debounce_Switch_1|r_Debounce_Count[2]                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Project10_Pong_Top|Debounce_Switch:Debounce_Switch_2|r_Debounce_Count[13]                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Sync_To_Count:Sync_To_Count_inst|r_Col_Count[5]                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Project10_Pong_Top|VGA_Sync_Porch:VGA_Sync_Porch_Inst|Sync_To_Count:Sync_To_Count_Porch_inst|r_Row_Count[2] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Sync_To_Count:Sync_To_Count_inst|r_Row_Count[9]                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P2_inst|r_Paddle_Y[4]                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P1_inst|r_Paddle_Y[1]                   ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst|r_Ball_Y[0]                       ;
; 11:1               ; 22 bits   ; 154 LEs       ; 22 LEs               ; 132 LEs                ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst|r_Ball_Count[12]                  ;
; 16:1               ; 7 bits    ; 70 LEs        ; 7 LEs                ; 63 LEs                 ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst|r_Ball_X[5]                       ;
; 22:1               ; 32 bits   ; 448 LEs       ; 32 LEs               ; 416 LEs                ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst|GolIz[27]                         ;
; 23:1               ; 32 bits   ; 480 LEs       ; 32 LEs               ; 448 LEs                ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst|GolDer[4]                         ;
; 29:1               ; 32 bits   ; 608 LEs       ; 0 LEs                ; 608 LEs                ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst|Toques[31]                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P2_inst|r_Paddle_Y[3]                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P1_inst|r_Paddle_Y[2]                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Convertidor:Puntos1|Sseg[5]                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Convertidor:Puntos2|Sseg[5]                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Convertidor:Puntos1|Sseg[2]                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Project10_Pong_Top|Pong_Top:Pong_Top_1|Convertidor:Puntos2|Sseg[2]                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Sync_Pulses:VGA_Sync_Pulses_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_total_cols   ; 800   ; Signed Integer                                           ;
; g_total_rows   ; 525   ; Signed Integer                                           ;
; g_active_cols  ; 640   ; Signed Integer                                           ;
; g_active_rows  ; 480   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce_Switch:Debounce_Switch_1 ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; debounce_limit ; 250000 ; Signed Integer                                       ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce_Switch:Debounce_Switch_2 ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; debounce_limit ; 250000 ; Signed Integer                                       ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce_Switch:Debounce_Switch_3 ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; debounce_limit ; 250000 ; Signed Integer                                       ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce_Switch:Debounce_Switch_4 ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; debounce_limit ; 250000 ; Signed Integer                                       ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; g_video_width  ; 4     ; Signed Integer                          ;
; g_total_cols   ; 800   ; Signed Integer                          ;
; g_total_rows   ; 525   ; Signed Integer                          ;
; g_active_cols  ; 640   ; Signed Integer                          ;
; g_active_rows  ; 480   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1|Sync_To_Count:Sync_To_Count_inst ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_total_cols   ; 800   ; Signed Integer                                                           ;
; g_total_rows   ; 525   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P1_inst ;
+-------------------+-------+---------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------+
; g_player_paddle_x ; 0     ; Signed Integer                                                            ;
+-------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P2_inst ;
+-------------------+-------+---------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------+
; g_player_paddle_x ; 39    ; Signed Integer                                                            ;
+-------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1|Convertidor:Puntos1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; max_width      ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pong_Top:Pong_Top_1|Convertidor:Puntos2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; max_width      ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Sync_Porch:VGA_Sync_Porch_Inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; g_video_width  ; 4     ; Signed Integer                                         ;
; g_total_cols   ; 800   ; Signed Integer                                         ;
; g_total_rows   ; 525   ; Signed Integer                                         ;
; g_active_cols  ; 640   ; Signed Integer                                         ;
; g_active_rows  ; 480   ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Sync_Porch:VGA_Sync_Porch_Inst|Sync_To_Count:Sync_To_Count_Porch_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; g_total_cols   ; 800   ; Signed Integer                                                                                ;
; g_total_rows   ; 525   ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pong_Top:Pong_Top_1|Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst"                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_ball_x ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ball_y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pong_Top:Pong_Top_1|Sync_To_Count:Sync_To_Count_inst"                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_col_count[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_row_count[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Sync_Pulses:VGA_Sync_Pulses_inst"                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_col_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_row_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "clkdiv:clk" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; clr  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jun 01 12:08:38 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync_pulses.vhd
    Info (12022): Found design unit 1: VGA_Sync_Pulses-RTL
    Info (12023): Found entity 1: VGA_Sync_Pulses
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync_porch.vhd
    Info (12022): Found design unit 1: VGA_Sync_Porch-RTL
    Info (12023): Found entity 1: VGA_Sync_Porch
Info (12021): Found 2 design units, including 1 entities, in source file sync_to_count.vhd
    Info (12022): Found design unit 1: Sync_To_Count-RTL
    Info (12023): Found entity 1: Sync_To_Count
Info (12021): Found 2 design units, including 1 entities, in source file project10_pong_top.vhd
    Info (12022): Found design unit 1: Project10_Pong_Top-RTL
    Info (12023): Found entity 1: Project10_Pong_Top
Info (12021): Found 2 design units, including 1 entities, in source file pong_top.vhd
    Info (12022): Found design unit 1: Pong_Top-rtl
    Info (12023): Found entity 1: Pong_Top
Info (12021): Found 1 design units, including 0 entities, in source file pong_pkg.vhd
    Info (12022): Found design unit 1: Pong_Pkg
Info (12021): Found 2 design units, including 1 entities, in source file pong_paddle_ctrl.vhd
    Info (12022): Found design unit 1: Pong_Paddle_Ctrl-rtl
    Info (12023): Found entity 1: Pong_Paddle_Ctrl
Info (12021): Found 2 design units, including 1 entities, in source file pong_ball_ctrl.vhd
    Info (12022): Found design unit 1: Pong_Ball_Ctrl-rtl
    Info (12023): Found entity 1: Pong_Ball_Ctrl
Info (12021): Found 2 design units, including 1 entities, in source file debounce_switch.vhd
    Info (12022): Found design unit 1: Debounce_Switch-RTL
    Info (12023): Found entity 1: Debounce_Switch
Info (12021): Found 2 design units, including 1 entities, in source file clkdiv.vhd
    Info (12022): Found design unit 1: clkdiv-clkdiv
    Info (12023): Found entity 1: clkdiv
Info (12021): Found 2 design units, including 1 entities, in source file convertidor.vhd
    Info (12022): Found design unit 1: Convertidor-Behaviour
    Info (12023): Found entity 1: Convertidor
Info (12127): Elaborating entity "Project10_Pong_Top" for the top level hierarchy
Info (12128): Elaborating entity "clkdiv" for hierarchy "clkdiv:clk"
Info (12128): Elaborating entity "VGA_Sync_Pulses" for hierarchy "VGA_Sync_Pulses:VGA_Sync_Pulses_inst"
Info (12128): Elaborating entity "Debounce_Switch" for hierarchy "Debounce_Switch:Debounce_Switch_1"
Info (12128): Elaborating entity "Pong_Top" for hierarchy "Pong_Top:Pong_Top_1"
Warning (10036): Verilog HDL or VHDL warning at Pong_Top.vhd(73): object "X" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pong_Top.vhd(73): object "Y" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pong_Top.vhd(73): object "YRD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pong_Top.vhd(73): object "YRI" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pong_Top.vhd(76): object "w_Paddle_Y_P1_Top" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pong_Top.vhd(78): object "w_Paddle_Y_P2_Top" assigned a value but never read
Info (12128): Elaborating entity "Sync_To_Count" for hierarchy "Pong_Top:Pong_Top_1|Sync_To_Count:Sync_To_Count_inst"
Info (12128): Elaborating entity "Pong_Paddle_Ctrl" for hierarchy "Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P1_inst"
Info (12128): Elaborating entity "Pong_Paddle_Ctrl" for hierarchy "Pong_Top:Pong_Top_1|Pong_Paddle_Ctrl:Paddle_Ctrl_P2_inst"
Info (12128): Elaborating entity "Pong_Ball_Ctrl" for hierarchy "Pong_Top:Pong_Top_1|Pong_Ball_Ctrl:Pong_Ball_Ctrl_inst"
Warning (10036): Verilog HDL or VHDL warning at Pong_Ball_Ctrl.vhd(46): object "r_Ball_X_Prev" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pong_Ball_Ctrl.vhd(47): object "r_Ball_Y_Prev" assigned a value but never read
Info (12128): Elaborating entity "Convertidor" for hierarchy "Pong_Top:Pong_Top_1|Convertidor:Puntos1"
Info (12128): Elaborating entity "VGA_Sync_Porch" for hierarchy "VGA_Sync_Porch:VGA_Sync_Porch_Inst"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1081 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1045 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4682 megabytes
    Info: Processing ended: Tue Jun 01 12:08:57 2021
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:13


