// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for AM6 SoC Family
 *
 * Copyright (C) 2016-2018 Texas Instruments Incorporated - http://www.ti.com/
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/pinctrl/k3-am6.h>

/ {
	model = "Texas Instruments K3 AM654 SoC";
	compatible = "ti,am654";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		serial0 = &wkup_uart0;
		serial1 = &mcu_uart0;
		serial2 = &main_uart0;
		serial3 = &main_uart1;
		serial4 = &main_uart2;
		i2c0 = &wkup_i2c0;
		i2c1 = &mcu_i2c0;
		i2c2 = &main_i2c0;
		i2c3 = &main_i2c1;
		i2c4 = &main_i2c2;
		i2c5 = &main_i2c3;
	};

	chosen { };

	firmware {
		optee {
			compatible = "linaro,optee-tz";
			method = "smc";
		};

		psci: psci {
			compatible = "arm,psci-1.0";
			method = "smc";
		};
	};

	soc0: soc0 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		a53_timer0: timer-cl0-cpu0 {
			compatible = "arm,armv8-timer";
			interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, /* cntpsirq */
				     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, /* cntpnsirq */
				     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, /* cntvirq */
				     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; /* cnthpirq */
		};

		pmu: pmu {
			compatible = "arm,armv8-pmuv3";
			/* Recommendation from GIC500 TRM Table A.3 */
			interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
		};

		gic: interrupt-controller@1800000 {
			compatible = "arm,gic-v3";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			#interrupt-cells = <3>;
			interrupt-controller;
			/*
			 * NOTE: we are NOT gicv2 backward compat, so no GICC,
			 * GICH or GICV
			 */
			reg = <0x0 0x01800000 0x0 0x10000>,	/* GICD */
			      <0x0 0x01880000 0x0 0x90000>;	/* GICR */

			/*
			 * vcpumntirq:
			 * virtual CPU interface maintenance interrupt
			 */
			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;

			gic_its: gic-its@1000000 {
				compatible = "arm,gic-v3-its";
				reg = <0x0 0x1820000 0x0 0x10000>;
				msi-controller;
				#msi-cells = <1>;
			};
		};

		secure_proxy: secure_proxy@32c00000 {
			compatible = "ti,am654-secure-proxy";
			#mbox-cells = <1>;
			reg-names = "target_data", "rt", "scfg";
			reg = <0x0 0x32c00000 0x0 0x100000>,
			      <0x0 0x32400000 0x0 0x100000>,
			      <0x0 0x32800000 0x0 0x100000>;
			interrupt-names = "rx_011";
			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
		};

		dmsc: dmsc {
			compatible = "ti,k2g-sci";
			ti,host-id = <12>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			/*
			 * In case of rare platforms that does not use am6 as
			 * system master, use /delete-property/
			 */
			ti,system-reboot-controller;
			mbox-names = "rx", "tx";

			mboxes= <&secure_proxy 11>,
				<&secure_proxy 13>;

			k3_pds: power-controller {
				compatible = "ti,sci-pm-domain";
				#power-domain-cells = <1>;
			};

			k3_clks: clocks {
				compatible = "ti,k2g-sci-clk";
				#clock-cells = <2>;
			};

			k3_reset: reset-controller {
				compatible = "ti,sci-reset";
				#reset-cells = <2>;
			};

			k3_irq: irqchip@33d00000 {
				compatible = "ti,sci-irq";
				interrupt-controller;
				interrupt-parent = <&gic>;
				#interrupt-cells = <3>;
				reg = <0x0 0x33d00000 0x0 0x100000>,
				      <0x0 0x33c00000 0x0 0x40000>,
				      <0x0 0x33c40000 0x0 0x40000>,
				      <0x0 0x2a700000 0x0 0x100000>;
				ia-ids = <179>, <180>, <181>, <189>;
			};
		};

		main_pmx0: pinmux@11c000 {
			compatible = "pinctrl-single";
			reg = <0x0 0x11c000 0x0 0x2e4>;
			#pinctrl-cells = <1>;
			pinctrl-single,register-width = <32>;
			pinctrl-single,function-mask = <0xffffffff>;
		};

		main_pmx1: pinmux@11c2e8 {
			compatible = "pinctrl-single";
			reg = <0x0 0x11c2e8 0x0 0x24>;
			#pinctrl-cells = <1>;
			pinctrl-single,register-width = <32>;
			pinctrl-single,function-mask = <0xffffffff>;
		};

		wkup_pmx0: pinmux@4301c000 {
			compatible = "pinctrl-single";
			reg = <0x0 0x4301c000 0x0 0x118>;
			#pinctrl-cells = <1>;
			pinctrl-single,register-width = <32>;
			pinctrl-single,function-mask = <0xffffffff>;
		};

		wkup_uart0: serial@42300000 {
			compatible = "ti,am654-uart", "ti,omap4-uart", "ns16550a";
			reg = <0x0 0x42300000 0x0 0x100>;
			reg-shift = <2>;
			reg-io-width = <4>;
			interrupts = <GIC_SPI 697 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <48000000>;
			current-speed = <115200>;
			status = "disabled";
		};

		mcu_uart0: serial@40a00000 {
			compatible = "ti,am654-uart", "ti,omap4-uart", "ns16550a";
			reg = <0x0 0x40a00000 0x0 0x100>;
			reg-shift = <2>;
			reg-io-width = <4>;
			interrupts = <GIC_SPI 565 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <96000000>;
			current-speed = <115200>;
			status = "disabled";
		};

		main_uart0: serial@2800000 {
			compatible = "ti,am654-uart", "ti,omap4-uart", "ns16550a";
			reg = <0x0 0x02800000 0x0 0x100>;
			reg-shift = <2>;
			reg-io-width = <4>;
			interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <48000000>;
			current-speed = <115200>;
			status = "disabled";
		};

		main_uart1: serial@2810000 {
			compatible = "ti,am654-uart", "ti,omap4-uart", "ns16550a";
			reg = <0x0 0x02810000 0x0 0x100>;
			reg-shift = <2>;
			reg-io-width = <4>;
			interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <48000000>;
			current-speed = <115200>;
			status = "disabled";
		};

		main_uart2: serial@2820000 {
			compatible = "ti,am654-uart", "ti,omap4-uart", "ns16550a";
			reg = <0x0 0x02820000 0x0 0x100>;
			reg-shift = <2>;
			reg-io-width = <4>;
			interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <48000000>;
			current-speed = <115200>;
			status = "disabled";
		};

		wkup_i2c0: i2c@42120000 {
			compatible = "ti,am654-i2c", "ti,omap4-i2c";
			reg = <0x0 0x42120000 0x0 0x100>;
			interrupts = <GIC_SPI 696 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			clock-names = "fck";
			clocks = <&k3_clks 115 1>;
			power-domains = <&k3_pds 115>;
			status = "disabled";
		};

		mcu_i2c0: i2c@40b00000 {
			compatible = "ti,am654-i2c", "ti,omap4-i2c";
			reg = <0x0 0x40b00000 0x0 0x100>;
			interrupts = <GIC_SPI 564 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			clock-names = "fck";
			clocks = <&k3_clks 114 1>;
			power-domains = <&k3_pds 114>;
			status = "disabled";
		};

		main_i2c0: i2c@2000000 {
			compatible = "ti,am654-i2c", "ti,omap4-i2c";
			reg = <0x0 0x2000000 0x0 0x100>;
			interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			clock-names = "fck";
			clocks = <&k3_clks 110 1>;
			power-domains = <&k3_pds 110>;
			status = "disabled";
		};

		main_i2c1: i2c@2010000 {
			compatible = "ti,am654-i2c", "ti,omap4-i2c";
			reg = <0x0 0x2010000 0x0 0x100>;
			interrupts = <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			clock-names = "fck";
			clocks = <&k3_clks 111 1>;
			power-domains = <&k3_pds 111>;
			status = "disabled";
		};

		main_i2c2: i2c@2020000 {
			compatible = "ti,am654-i2c", "ti,omap4-i2c";
			reg = <0x0 0x2020000 0x0 0x100>;
			interrupts = <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			clock-names = "fck";
			clocks = <&k3_clks 112 1>;
			power-domains = <&k3_pds 112>;
			status = "disabled";
		};

		main_i2c3: i2c@2030000 {
			compatible = "ti,am654-i2c", "ti,omap4-i2c";
			reg = <0x0 0x2030000 0x0 0x100>;
			interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			clock-names = "fck";
			clocks = <&k3_clks 113 1>;
			power-domains = <&k3_pds 113>;
			status = "disabled";
		};

		main_gpio0:  main_gpio0@600000 {
			compatible = "ti,k2g-gpio", "ti,keystone-gpio";
			reg = <0x0 0x600000 0x0 0x100>;
			gpio-controller;
			#gpio-cells = <2>;

			interrupt-parent = <&k3_irq>;
			interrupts = <57 256 IRQ_TYPE_EDGE_RISING>,
					<57 257 IRQ_TYPE_EDGE_RISING>,
					<57 258 IRQ_TYPE_EDGE_RISING>,
					<57 259 IRQ_TYPE_EDGE_RISING>,
					<57 260 IRQ_TYPE_EDGE_RISING>,
					<57 261 IRQ_TYPE_EDGE_RISING>;
			interrupt-controller;
			#interrupt-cells = <2>;
			ti,ngpio = <96>;
			ti,davinci-gpio-unbanked = <0>;
			clocks = <&k3_clks 57 0>;
			clock-names = "gpio";
		};

		main_gpio1:  main_gpio1@601000 {
			compatible = "ti,k2g-gpio", "ti,keystone-gpio";
			reg = <0x0 0x601000 0x0 0x100>;
			gpio-controller;
			#gpio-cells = <2>;

			interrupt-parent = <&k3_irq>;
			interrupts = <58 256 IRQ_TYPE_EDGE_RISING>,
					<58 257 IRQ_TYPE_EDGE_RISING>,
					<58 258 IRQ_TYPE_EDGE_RISING>,
					<58 259 IRQ_TYPE_EDGE_RISING>,
					<58 260 IRQ_TYPE_EDGE_RISING>,
					<58 261 IRQ_TYPE_EDGE_RISING>;
			interrupt-controller;
			#interrupt-cells = <2>;
			ti,ngpio = <90>;
			ti,davinci-gpio-unbanked = <0>;
			clocks = <&k3_clks 58 0>;
			clock-names = "gpio";
		};

		wkup_gpio0: wkup_gpio0:@42110000 {
			compatible = "ti,k2g-gpio", "ti,keystone-gpio";
			reg = <0x0 0x42110000 0x0 0x100>;
			gpio-controller;
			#gpio-cells = <2>;

			interrupt-parent = <&k3_irq>;
			interrupts = <59 128 IRQ_TYPE_EDGE_RISING>,
					<59 129 IRQ_TYPE_EDGE_RISING>,
					<59 130 IRQ_TYPE_EDGE_RISING>,
					<59 131 IRQ_TYPE_EDGE_RISING>;
			interrupt-controller;
			#interrupt-cells = <2>;
			ti,ngpio = <56>;
			ti,davinci-gpio-unbanked = <0>;
			clocks = <&k3_clks 59 0>;
			clock-names = "gpio";
		};

		hwspinlock: spinlock@30e00000 {
			compatible = "ti,am654-hwspinlock";
			reg = <0x0 0x30e00000 0x0 0x1000>;
			#hwlock-cells = <1>;
		};

		mailbox1: mailbox@31f80000 {
			compatible = "ti,am654-mailbox";
			reg = <0x0 0x31f80000 0x0 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			interrupt-parent = <&k3_irq>;
			interrupts = <164 0 IRQ_TYPE_LEVEL_HIGH>;

			mbox_mcu_r5f0_ipc3x: mbox-mcu-r5f0-ipc3x {
				ti,mbox-tx = <1 0 0>;
				ti,mbox-rx = <0 0 0>;
			};
		};

		mailbox2: mailbox@31f81000 {
			compatible = "ti,am654-mailbox";
			reg = <0x0 0x31f81000 0x0 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			interrupt-parent = <&k3_irq>;
			interrupts = <165 0 IRQ_TYPE_LEVEL_HIGH>;

			mbox_mcu_r5f1_ipc3x: mbox-mcu-r5f1-ipc3x {
				ti,mbox-tx = <1 0 0>;
				ti,mbox-rx = <0 0 0>;
			};
		};

		mailbox3: mailbox@31f82000 {
			compatible = "ti,am654-mailbox";
			reg = <0x0 0x31f82000 0x0 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox4: mailbox@31f83000 {
			compatible = "ti,am654-mailbox";
			reg = <0x0 0x31f83000 0x0 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox5: mailbox@31f84000 {
			compatible = "ti,am654-mailbox";
			reg = <0x0 0x31f84000 0x0 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox6: mailbox@31f85000 {
			compatible = "ti,am654-mailbox";
			reg = <0x0 0x31f85000 0x0 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox7: mailbox@31f86000 {
			compatible = "ti,am654-mailbox";
			reg = <0x0 0x31f86000 0x0 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox8: mailbox@31f87000 {
			compatible = "ti,am654-mailbox";
			reg = <0x0 0x31f87000 0x0 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox9: mailbox@31f88000 {
			compatible = "ti,am654-mailbox";
			reg = <0x0 0x31f88000 0x0 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox10: mailbox@31f89000 {
			compatible = "ti,am654-mailbox";
			reg = <0x0 0x31f89000 0x0 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};

		mailbox11: mailbox@31f8a000 {
			compatible = "ti,am654-mailbox";
			reg = <0x0 0x31f8a000 0x0 0x200>;
			#mbox-cells = <1>;
			ti,mbox-num-users = <4>;
			ti,mbox-num-fifos = <16>;
			status = "disabled";
		};
	};
};
