// Seed: 4162788287
module module_0;
  id_1 :
  assert property (@(posedge id_1) 1) id_1 <= id_1;
  assign id_1 = id_1.id_1;
  wire id_2;
  supply1 id_3;
  tri id_4, id_5, id_6;
  assign id_3 = id_4;
  assign id_6 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    output tri   id_2,
    input  tri   id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  tri0  id_6,
    input  tri   id_7
);
  assign id_2 = 1'b0 || 1;
  module_0();
endmodule
