Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  9 18:34:40 2020
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: db/FSM_onehot_state_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: db/FSM_onehot_state_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: db/FSM_onehot_state_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: db/FSM_onehot_state_reg_reg[7]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: scg/outsignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.303        0.000                      0                  113        0.119        0.000                      0                  113        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.303        0.000                      0                  113        0.119        0.000                      0                  113        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 scg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.377ns (38.285%)  route 3.832ns (61.715%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.228    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  scg/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.331    scg/counter_reg[0]
    SLICE_X53Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    scg/counter_reg[0]_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.025    scg/counter_reg[0]_i_15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  scg/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    scg/counter_reg[0]_i_17_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  scg/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.253    scg/counter_reg[0]_i_16_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.367    scg/counter_reg[0]_i_11_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  scg/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.501    scg/p_0_in[22]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.303     8.804 r  scg/counter[0]_i_5/O
                         net (fo=1, routed)           0.666     9.469    scg/counter[0]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.761    10.354    db/counter_reg[0]_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    10.478 r  db/counter[0]_i_1/O
                         net (fo=27, routed)          0.958    11.436    scg/clear
    SLICE_X52Y99         FDRE                                         r  scg/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.505    14.928    scg/clk
    SLICE_X52Y99         FDRE                                         r  scg/counter_reg[20]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.739    scg/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 scg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.377ns (38.285%)  route 3.832ns (61.715%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.228    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  scg/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.331    scg/counter_reg[0]
    SLICE_X53Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    scg/counter_reg[0]_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.025    scg/counter_reg[0]_i_15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  scg/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    scg/counter_reg[0]_i_17_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  scg/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.253    scg/counter_reg[0]_i_16_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.367    scg/counter_reg[0]_i_11_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  scg/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.501    scg/p_0_in[22]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.303     8.804 r  scg/counter[0]_i_5/O
                         net (fo=1, routed)           0.666     9.469    scg/counter[0]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.761    10.354    db/counter_reg[0]_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    10.478 r  db/counter[0]_i_1/O
                         net (fo=27, routed)          0.958    11.436    scg/clear
    SLICE_X52Y99         FDRE                                         r  scg/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.505    14.928    scg/clk
    SLICE_X52Y99         FDRE                                         r  scg/counter_reg[21]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.739    scg/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 scg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.377ns (38.285%)  route 3.832ns (61.715%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.228    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  scg/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.331    scg/counter_reg[0]
    SLICE_X53Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    scg/counter_reg[0]_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.025    scg/counter_reg[0]_i_15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  scg/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    scg/counter_reg[0]_i_17_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  scg/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.253    scg/counter_reg[0]_i_16_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.367    scg/counter_reg[0]_i_11_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  scg/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.501    scg/p_0_in[22]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.303     8.804 r  scg/counter[0]_i_5/O
                         net (fo=1, routed)           0.666     9.469    scg/counter[0]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.761    10.354    db/counter_reg[0]_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    10.478 r  db/counter[0]_i_1/O
                         net (fo=27, routed)          0.958    11.436    scg/clear
    SLICE_X52Y99         FDRE                                         r  scg/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.505    14.928    scg/clk
    SLICE_X52Y99         FDRE                                         r  scg/counter_reg[22]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.739    scg/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 scg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.377ns (38.285%)  route 3.832ns (61.715%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.228    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  scg/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.331    scg/counter_reg[0]
    SLICE_X53Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    scg/counter_reg[0]_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.025    scg/counter_reg[0]_i_15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  scg/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    scg/counter_reg[0]_i_17_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  scg/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.253    scg/counter_reg[0]_i_16_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.367    scg/counter_reg[0]_i_11_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  scg/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.501    scg/p_0_in[22]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.303     8.804 r  scg/counter[0]_i_5/O
                         net (fo=1, routed)           0.666     9.469    scg/counter[0]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.761    10.354    db/counter_reg[0]_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    10.478 r  db/counter[0]_i_1/O
                         net (fo=27, routed)          0.958    11.436    scg/clear
    SLICE_X52Y99         FDRE                                         r  scg/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.505    14.928    scg/clk
    SLICE_X52Y99         FDRE                                         r  scg/counter_reg[23]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.739    scg/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 scg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.377ns (39.126%)  route 3.698ns (60.874%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.228    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  scg/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.331    scg/counter_reg[0]
    SLICE_X53Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    scg/counter_reg[0]_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.025    scg/counter_reg[0]_i_15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  scg/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    scg/counter_reg[0]_i_17_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  scg/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.253    scg/counter_reg[0]_i_16_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.367    scg/counter_reg[0]_i_11_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  scg/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.501    scg/p_0_in[22]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.303     8.804 r  scg/counter[0]_i_5/O
                         net (fo=1, routed)           0.666     9.469    scg/counter[0]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.761    10.354    db/counter_reg[0]_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    10.478 r  db/counter[0]_i_1/O
                         net (fo=27, routed)          0.825    11.303    scg/clear
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.489    14.911    scg/clk
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[24]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    scg/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 scg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.377ns (39.126%)  route 3.698ns (60.874%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.228    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  scg/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.331    scg/counter_reg[0]
    SLICE_X53Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    scg/counter_reg[0]_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.025    scg/counter_reg[0]_i_15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  scg/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    scg/counter_reg[0]_i_17_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  scg/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.253    scg/counter_reg[0]_i_16_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.367    scg/counter_reg[0]_i_11_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  scg/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.501    scg/p_0_in[22]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.303     8.804 r  scg/counter[0]_i_5/O
                         net (fo=1, routed)           0.666     9.469    scg/counter[0]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.761    10.354    db/counter_reg[0]_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    10.478 r  db/counter[0]_i_1/O
                         net (fo=27, routed)          0.825    11.303    scg/clear
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.489    14.911    scg/clk
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[25]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    scg/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 scg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.377ns (39.126%)  route 3.698ns (60.874%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.228    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  scg/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.331    scg/counter_reg[0]
    SLICE_X53Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    scg/counter_reg[0]_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.025    scg/counter_reg[0]_i_15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  scg/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    scg/counter_reg[0]_i_17_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  scg/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.253    scg/counter_reg[0]_i_16_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.367    scg/counter_reg[0]_i_11_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  scg/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.501    scg/p_0_in[22]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.303     8.804 r  scg/counter[0]_i_5/O
                         net (fo=1, routed)           0.666     9.469    scg/counter[0]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.761    10.354    db/counter_reg[0]_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    10.478 r  db/counter[0]_i_1/O
                         net (fo=27, routed)          0.825    11.303    scg/clear
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.489    14.911    scg/clk
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[26]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    scg/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 scg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 2.377ns (38.298%)  route 3.830ns (61.702%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.228    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  scg/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.331    scg/counter_reg[0]
    SLICE_X53Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    scg/counter_reg[0]_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.025    scg/counter_reg[0]_i_15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  scg/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    scg/counter_reg[0]_i_17_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  scg/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.253    scg/counter_reg[0]_i_16_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.367    scg/counter_reg[0]_i_11_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  scg/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.501    scg/p_0_in[22]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.303     8.804 r  scg/counter[0]_i_5/O
                         net (fo=1, routed)           0.666     9.469    scg/counter[0]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.761    10.354    db/counter_reg[0]_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    10.478 r  db/counter[0]_i_1/O
                         net (fo=27, routed)          0.956    11.434    scg/clear
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.927    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429    14.763    scg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 scg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 2.377ns (38.298%)  route 3.830ns (61.702%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.228    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  scg/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.331    scg/counter_reg[0]
    SLICE_X53Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    scg/counter_reg[0]_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.025    scg/counter_reg[0]_i_15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  scg/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    scg/counter_reg[0]_i_17_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  scg/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.253    scg/counter_reg[0]_i_16_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.367    scg/counter_reg[0]_i_11_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  scg/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.501    scg/p_0_in[22]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.303     8.804 r  scg/counter[0]_i_5/O
                         net (fo=1, routed)           0.666     9.469    scg/counter[0]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.761    10.354    db/counter_reg[0]_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    10.478 r  db/counter[0]_i_1/O
                         net (fo=27, routed)          0.956    11.434    scg/clear
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.927    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[1]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429    14.763    scg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 scg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 2.377ns (38.298%)  route 3.830ns (61.702%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.228    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  scg/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.331    scg/counter_reg[0]
    SLICE_X53Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    scg/counter_reg[0]_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.025    scg/counter_reg[0]_i_15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  scg/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    scg/counter_reg[0]_i_17_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  scg/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.253    scg/counter_reg[0]_i_16_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.367    scg/counter_reg[0]_i_11_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  scg/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.501    scg/p_0_in[22]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.303     8.804 r  scg/counter[0]_i_5/O
                         net (fo=1, routed)           0.666     9.469    scg/counter[0]_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.593 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.761    10.354    db/counter_reg[0]_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    10.478 r  db/counter[0]_i_1/O
                         net (fo=27, routed)          0.956    11.434    scg/clear
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.927    scg/clk
    SLICE_X52Y94         FDRE                                         r  scg/counter_reg[2]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429    14.763    scg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                  3.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 scg/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.565     1.484    scg/clk
    SLICE_X52Y99         FDRE                                         r  scg/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  scg/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.758    scg/counter_reg[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  scg/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    scg/counter_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  scg/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    scg/counter_reg[24]_i_1_n_7
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.828     1.994    scg/clk
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[24]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    scg/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 scg/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.565     1.484    scg/clk
    SLICE_X52Y99         FDRE                                         r  scg/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  scg/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.758    scg/counter_reg[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  scg/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    scg/counter_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  scg/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    scg/counter_reg[24]_i_1_n_5
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.828     1.994    scg/clk
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    scg/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 scg/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.565     1.484    scg/clk
    SLICE_X52Y99         FDRE                                         r  scg/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  scg/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.758    scg/counter_reg[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  scg/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    scg/counter_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.009 r  scg/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.009    scg/counter_reg[24]_i_1_n_6
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.828     1.994    scg/clk
    SLICE_X52Y100        FDRE                                         r  scg/counter_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    scg/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 db/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.455%)  route 0.191ns (57.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.485    db/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  db/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  db/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=2, routed)           0.191     1.817    db/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X48Y94         FDRE                                         r  db/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.837     2.002    db/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  db/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.066     1.567    db/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 db/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.567     1.486    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  db/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  db/counter_reg[17]/Q
                         net (fo=3, routed)           0.117     1.745    db/counter[17]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  db/counter1_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.860    db/data0[17]
    SLICE_X49Y99         FDRE                                         r  db/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.838     2.003    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  db/counter_reg[17]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.105     1.591    db/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 db/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.567     1.486    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  db/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  db/counter_reg[9]/Q
                         net (fo=3, routed)           0.117     1.745    db/counter[9]
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  db/counter1_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.860    db/data0[9]
    SLICE_X49Y97         FDRE                                         r  db/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.838     2.003    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  db/counter_reg[9]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.105     1.591    db/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 db/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.567     1.486    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  db/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  db/counter_reg[11]/Q
                         net (fo=3, routed)           0.122     1.749    db/counter[11]
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  db/counter1_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.860    db/data0[11]
    SLICE_X49Y97         FDRE                                         r  db/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.838     2.003    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  db/counter_reg[11]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.105     1.591    db/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 db/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.386%)  route 0.126ns (33.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.485    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  db/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  db/counter_reg[8]/Q
                         net (fo=3, routed)           0.126     1.752    db/counter[8]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  db/counter1_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.860    db/data0[8]
    SLICE_X49Y96         FDRE                                         r  db/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.837     2.002    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  db/counter_reg[8]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    db/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 db/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.567     1.486    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  db/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  db/counter_reg[12]/Q
                         net (fo=3, routed)           0.129     1.756    db/counter[12]
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  db/counter1_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.864    db/data0[12]
    SLICE_X49Y97         FDRE                                         r  db/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.838     2.003    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  db/counter_reg[12]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.105     1.591    db/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.567     1.486    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  db/counter_reg[16]/Q
                         net (fo=3, routed)           0.129     1.756    db/counter[16]
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  db/counter1_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.864    db/data0[16]
    SLICE_X49Y98         FDRE                                         r  db/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.838     2.003    db/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  db/counter_reg[16]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.105     1.591    db/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    db/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    db/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    db/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    db/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    db/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    db/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    db/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    db/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    db/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    scg/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    scg/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    scg/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   scg/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   scg/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   scg/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    scg/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    scg/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    scg/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    scg/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    db/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    db/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    db/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    db/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    db/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    db/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    db/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    db/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    db/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    db/counter_reg[1]/C



