--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ad9226_test.twx ad9226_test.ncd -o ad9226_test.twr
ad9226_test.pcf -ucf ad9226_test.ucf

Design file:              ad9226_test.ncd
Physical constraint file: ad9226_test.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24623744 paths analyzed, 732 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.748ns.
--------------------------------------------------------------------------------

Paths for end point u2/bcd1_ist/rese_0 (SLICE_X31Y56.A5), 5493858 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/bcd1_ist/rhexa_1 (FF)
  Destination:          u2/bcd1_ist/rese_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.682ns (Levels of Logic = 14)
  Clock Path Skew:      -0.031ns (0.285 - 0.316)
  Source Clock:         ad1_clk_OBUF_BUFG rising at 0.000ns
  Destination Clock:    ad1_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/bcd1_ist/rhexa_1 to u2/bcd1_ist/rese_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y48.CQ      Tcko                  0.525   u2/bcd1_ist/rhexa<1>
                                                       u2/bcd1_ist/rhexa_1
    SLICE_X34Y48.D3      net (fanout=13)       1.173   u2/bcd1_ist/rhexa<1>
    SLICE_X34Y48.D       Tilo                  0.254   u2/bcd1_ist/rhexa<1>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_xor<0>4_SW2
    SLICE_X35Y48.C1      net (fanout=1)        0.520   N140
    SLICE_X35Y48.C       Tilo                  0.259   N139
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_xor<0>4
    SLICE_X35Y46.B4      net (fanout=13)       0.603   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_32
    SLICE_X35Y46.B       Tilo                  0.259   N157
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW2
    SLICE_X37Y47.A1      net (fanout=1)        0.774   N157
    SLICE_X37Y47.A       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C2      net (fanout=11)       0.562   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>31
    SLICE_X36Y48.D2      net (fanout=5)        0.757   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>3
    SLICE_X36Y48.CMUX    Topdc                 0.402   N15
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_F
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4
    SLICE_X35Y50.B1      net (fanout=6)        1.277   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X35Y50.B       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT4111
    SLICE_X35Y50.D2      net (fanout=7)        0.558   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT21
    SLICE_X35Y50.D       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>_SW5
    SLICE_X35Y50.C6      net (fanout=1)        0.143   N124
    SLICE_X35Y50.C       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd8_xor<0>411
    SLICE_X32Y51.B1      net (fanout=9)        1.010   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd8_xor<0>41
    SLICE_X32Y51.B       Tilo                  0.235   instance_name/wr1/din<11>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd8_xor<0>42
    SLICE_X33Y55.B3      net (fanout=6)        1.120   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_38
    SLICE_X33Y55.B       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_B121
    SLICE_X33Y56.B1      net (fanout=5)        0.799   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_B12
    SLICE_X33Y56.B       Tilo                  0.259   u2/bcd1_ist/resd<2>
                                                       u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<1>
    SLICE_X31Y56.B3      net (fanout=4)        0.777   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<1>
    SLICE_X31Y56.B       Tilo                  0.259   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>_SW3
    SLICE_X31Y56.A5      net (fanout=1)        0.230   N134
    SLICE_X31Y56.CLK     Tas                   0.373   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>
                                                       u2/bcd1_ist/rese_0
    -------------------------------------------------  ---------------------------
    Total                                     14.682ns (4.379ns logic, 10.303ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/bcd1_ist/rhexa_1 (FF)
  Destination:          u2/bcd1_ist/rese_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.654ns (Levels of Logic = 14)
  Clock Path Skew:      -0.031ns (0.285 - 0.316)
  Source Clock:         ad1_clk_OBUF_BUFG rising at 0.000ns
  Destination Clock:    ad1_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/bcd1_ist/rhexa_1 to u2/bcd1_ist/rese_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y48.CQ      Tcko                  0.525   u2/bcd1_ist/rhexa<1>
                                                       u2/bcd1_ist/rhexa_1
    SLICE_X34Y48.D3      net (fanout=13)       1.173   u2/bcd1_ist/rhexa<1>
    SLICE_X34Y48.D       Tilo                  0.254   u2/bcd1_ist/rhexa<1>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_xor<0>4_SW2
    SLICE_X35Y48.C1      net (fanout=1)        0.520   N140
    SLICE_X35Y48.C       Tilo                  0.259   N139
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_xor<0>4
    SLICE_X35Y46.B4      net (fanout=13)       0.603   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_32
    SLICE_X35Y46.B       Tilo                  0.259   N157
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW2
    SLICE_X37Y47.A1      net (fanout=1)        0.774   N157
    SLICE_X37Y47.A       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C2      net (fanout=11)       0.562   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>31
    SLICE_X36Y48.D2      net (fanout=5)        0.757   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>3
    SLICE_X36Y48.CMUX    Topdc                 0.402   N15
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_F
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4
    SLICE_X35Y50.B1      net (fanout=6)        1.277   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X35Y50.B       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT4111
    SLICE_X37Y48.C4      net (fanout=7)        0.800   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT21
    SLICE_X37Y48.C       Tilo                  0.259   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT54
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A3      net (fanout=5)        1.067   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A       Tilo                  0.259   N86
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22_SW1
    SLICE_X33Y55.A6      net (fanout=1)        0.593   N52
    SLICE_X33Y55.A       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22
    SLICE_X33Y56.C3      net (fanout=3)        0.588   u2/bcd1_ist/Madd_n0151_cy<0>21
    SLICE_X33Y56.C       Tilo                  0.259   u2/bcd1_ist/resd<2>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>24
    SLICE_X33Y55.C1      net (fanout=7)        0.805   u2/bcd1_ist/Madd_n0151_cy<0>1
    SLICE_X33Y55.C       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Madd_n0151_xor<0>41
    SLICE_X31Y56.B5      net (fanout=2)        0.502   u2/bcd1_ist/n0151<3>
    SLICE_X31Y56.B       Tilo                  0.259   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>_SW3
    SLICE_X31Y56.A5      net (fanout=1)        0.230   N134
    SLICE_X31Y56.CLK     Tas                   0.373   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>
                                                       u2/bcd1_ist/rese_0
    -------------------------------------------------  ---------------------------
    Total                                     14.654ns (4.403ns logic, 10.251ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/bcd1_ist/rhexc_1 (FF)
  Destination:          u2/bcd1_ist/rese_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.632ns (Levels of Logic = 13)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         ad1_clk_OBUF_BUFG rising at 0.000ns
  Destination Clock:    ad1_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/bcd1_ist/rhexc_1 to u2/bcd1_ist/rese_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.AQ      Tcko                  0.430   u2/bcd1_ist/rhexc<6>
                                                       u2/bcd1_ist/rhexc_1
    SLICE_X34Y50.A4      net (fanout=19)       0.544   u2/bcd1_ist/rhexc<1>
    SLICE_X34Y50.A       Tilo                  0.254   u2/bcd1_ist/rhexd<9>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd1_lut<1>1
    SLICE_X35Y47.B3      net (fanout=2)        1.312   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd1_lut<1>
    SLICE_X35Y47.B       Tilo                  0.259   N158
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X32Y47.C1      net (fanout=11)       0.993   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X32Y47.CMUX    Tilo                  0.403   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_42
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW5_G
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW5
    SLICE_X36Y47.C3      net (fanout=2)        0.686   N63
    SLICE_X36Y47.CMUX    Tilo                  0.403   N7
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_xor<1>11_G
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_xor<1>11
    SLICE_X36Y48.C4      net (fanout=9)        0.869   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_13
    SLICE_X36Y48.CMUX    Tilo                  0.403   N15
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_G
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4
    SLICE_X35Y50.B1      net (fanout=6)        1.277   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X35Y50.B       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT4111
    SLICE_X35Y50.D2      net (fanout=7)        0.558   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT21
    SLICE_X35Y50.D       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>_SW5
    SLICE_X35Y50.C6      net (fanout=1)        0.143   N124
    SLICE_X35Y50.C       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd8_xor<0>411
    SLICE_X32Y51.B1      net (fanout=9)        1.010   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd8_xor<0>41
    SLICE_X32Y51.B       Tilo                  0.235   instance_name/wr1/din<11>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd8_xor<0>42
    SLICE_X33Y55.B3      net (fanout=6)        1.120   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_38
    SLICE_X33Y55.B       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_B121
    SLICE_X33Y56.B1      net (fanout=5)        0.799   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_B12
    SLICE_X33Y56.B       Tilo                  0.259   u2/bcd1_ist/resd<2>
                                                       u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<1>
    SLICE_X31Y56.B3      net (fanout=4)        0.777   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<1>
    SLICE_X31Y56.B       Tilo                  0.259   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>_SW3
    SLICE_X31Y56.A5      net (fanout=1)        0.230   N134
    SLICE_X31Y56.CLK     Tas                   0.373   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>
                                                       u2/bcd1_ist/rese_0
    -------------------------------------------------  ---------------------------
    Total                                     14.632ns (4.314ns logic, 10.318ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point u2/bcd1_ist/rese_1 (SLICE_X31Y56.C6), 5493858 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/bcd1_ist/rhexa_1 (FF)
  Destination:          u2/bcd1_ist/rese_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.622ns (Levels of Logic = 14)
  Clock Path Skew:      -0.031ns (0.285 - 0.316)
  Source Clock:         ad1_clk_OBUF_BUFG rising at 0.000ns
  Destination Clock:    ad1_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/bcd1_ist/rhexa_1 to u2/bcd1_ist/rese_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y48.CQ      Tcko                  0.525   u2/bcd1_ist/rhexa<1>
                                                       u2/bcd1_ist/rhexa_1
    SLICE_X34Y48.D3      net (fanout=13)       1.173   u2/bcd1_ist/rhexa<1>
    SLICE_X34Y48.D       Tilo                  0.254   u2/bcd1_ist/rhexa<1>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_xor<0>4_SW2
    SLICE_X35Y48.C1      net (fanout=1)        0.520   N140
    SLICE_X35Y48.C       Tilo                  0.259   N139
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_xor<0>4
    SLICE_X35Y46.B4      net (fanout=13)       0.603   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_32
    SLICE_X35Y46.B       Tilo                  0.259   N157
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW2
    SLICE_X37Y47.A1      net (fanout=1)        0.774   N157
    SLICE_X37Y47.A       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C2      net (fanout=11)       0.562   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>31
    SLICE_X36Y48.D2      net (fanout=5)        0.757   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>3
    SLICE_X36Y48.CMUX    Topdc                 0.402   N15
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_F
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4
    SLICE_X35Y50.B1      net (fanout=6)        1.277   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X35Y50.B       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT4111
    SLICE_X37Y48.C4      net (fanout=7)        0.800   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT21
    SLICE_X37Y48.C       Tilo                  0.259   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT54
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A3      net (fanout=5)        1.067   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A       Tilo                  0.259   N86
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22_SW1
    SLICE_X33Y55.A6      net (fanout=1)        0.593   N52
    SLICE_X33Y55.A       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22
    SLICE_X33Y56.C3      net (fanout=3)        0.588   u2/bcd1_ist/Madd_n0151_cy<0>21
    SLICE_X33Y56.C       Tilo                  0.259   u2/bcd1_ist/resd<2>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>24
    SLICE_X33Y55.C1      net (fanout=7)        0.805   u2/bcd1_ist/Madd_n0151_cy<0>1
    SLICE_X33Y55.C       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Madd_n0151_xor<0>41
    SLICE_X31Y56.D4      net (fanout=2)        0.557   u2/bcd1_ist/n0151<3>
    SLICE_X31Y56.D       Tilo                  0.259   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_xor<1>11_SW0
    SLICE_X31Y56.C6      net (fanout=1)        0.143   N132
    SLICE_X31Y56.CLK     Tas                   0.373   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_xor<1>11
                                                       u2/bcd1_ist/rese_1
    -------------------------------------------------  ---------------------------
    Total                                     14.622ns (4.403ns logic, 10.219ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/bcd1_ist/rhexc_1 (FF)
  Destination:          u2/bcd1_ist/rese_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.572ns (Levels of Logic = 13)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         ad1_clk_OBUF_BUFG rising at 0.000ns
  Destination Clock:    ad1_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/bcd1_ist/rhexc_1 to u2/bcd1_ist/rese_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.AQ      Tcko                  0.430   u2/bcd1_ist/rhexc<6>
                                                       u2/bcd1_ist/rhexc_1
    SLICE_X34Y50.A4      net (fanout=19)       0.544   u2/bcd1_ist/rhexc<1>
    SLICE_X34Y50.A       Tilo                  0.254   u2/bcd1_ist/rhexd<9>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd1_lut<1>1
    SLICE_X35Y47.B3      net (fanout=2)        1.312   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd1_lut<1>
    SLICE_X35Y47.B       Tilo                  0.259   N158
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X32Y47.C1      net (fanout=11)       0.993   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X32Y47.CMUX    Tilo                  0.403   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_42
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW5_G
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW5
    SLICE_X36Y47.C3      net (fanout=2)        0.686   N63
    SLICE_X36Y47.CMUX    Tilo                  0.403   N7
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_xor<1>11_G
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_xor<1>11
    SLICE_X36Y48.C4      net (fanout=9)        0.869   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_13
    SLICE_X36Y48.CMUX    Tilo                  0.403   N15
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_G
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4
    SLICE_X35Y50.B1      net (fanout=6)        1.277   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X35Y50.B       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT4111
    SLICE_X37Y48.C4      net (fanout=7)        0.800   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT21
    SLICE_X37Y48.C       Tilo                  0.259   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT54
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A3      net (fanout=5)        1.067   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A       Tilo                  0.259   N86
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22_SW1
    SLICE_X33Y55.A6      net (fanout=1)        0.593   N52
    SLICE_X33Y55.A       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22
    SLICE_X33Y56.C3      net (fanout=3)        0.588   u2/bcd1_ist/Madd_n0151_cy<0>21
    SLICE_X33Y56.C       Tilo                  0.259   u2/bcd1_ist/resd<2>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>24
    SLICE_X33Y55.C1      net (fanout=7)        0.805   u2/bcd1_ist/Madd_n0151_cy<0>1
    SLICE_X33Y55.C       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Madd_n0151_xor<0>41
    SLICE_X31Y56.D4      net (fanout=2)        0.557   u2/bcd1_ist/n0151<3>
    SLICE_X31Y56.D       Tilo                  0.259   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_xor<1>11_SW0
    SLICE_X31Y56.C6      net (fanout=1)        0.143   N132
    SLICE_X31Y56.CLK     Tas                   0.373   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_xor<1>11
                                                       u2/bcd1_ist/rese_1
    -------------------------------------------------  ---------------------------
    Total                                     14.572ns (4.338ns logic, 10.234ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/bcd1_ist/rhexb_3 (FF)
  Destination:          u2/bcd1_ist/rese_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.565ns (Levels of Logic = 14)
  Clock Path Skew:      -0.032ns (0.285 - 0.317)
  Source Clock:         ad1_clk_OBUF_BUFG rising at 0.000ns
  Destination Clock:    ad1_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/bcd1_ist/rhexb_3 to u2/bcd1_ist/rese_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.DMUX    Tshcko                0.535   u2/bcd1_ist/rhexb<8>
                                                       u2/bcd1_ist/rhexb_3
    SLICE_X35Y48.B1      net (fanout=3)        0.755   u2/bcd1_ist/rhexb<3>
    SLICE_X35Y48.B       Tilo                  0.259   N139
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>321_SW0
    SLICE_X35Y48.A5      net (fanout=2)        0.237   N49
    SLICE_X35Y48.A       Tilo                  0.259   N139
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>321
    SLICE_X33Y47.B2      net (fanout=2)        1.144   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>32
    SLICE_X33Y47.B       Tilo                  0.259   u2/bcd1_ist/rhex_0<7>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_cy<0>51
    SLICE_X37Y47.A5      net (fanout=7)        0.862   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_cy<0>4
    SLICE_X37Y47.A       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C2      net (fanout=11)       0.562   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>31
    SLICE_X36Y48.D2      net (fanout=5)        0.757   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>3
    SLICE_X36Y48.CMUX    Topdc                 0.402   N15
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_F
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4
    SLICE_X35Y50.B1      net (fanout=6)        1.277   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X35Y50.B       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT4111
    SLICE_X37Y48.C4      net (fanout=7)        0.800   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT21
    SLICE_X37Y48.C       Tilo                  0.259   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT54
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A3      net (fanout=5)        1.067   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A       Tilo                  0.259   N86
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22_SW1
    SLICE_X33Y55.A6      net (fanout=1)        0.593   N52
    SLICE_X33Y55.A       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22
    SLICE_X33Y56.C3      net (fanout=3)        0.588   u2/bcd1_ist/Madd_n0151_cy<0>21
    SLICE_X33Y56.C       Tilo                  0.259   u2/bcd1_ist/resd<2>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>24
    SLICE_X33Y55.C1      net (fanout=7)        0.805   u2/bcd1_ist/Madd_n0151_cy<0>1
    SLICE_X33Y55.C       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Madd_n0151_xor<0>41
    SLICE_X31Y56.D4      net (fanout=2)        0.557   u2/bcd1_ist/n0151<3>
    SLICE_X31Y56.D       Tilo                  0.259   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_xor<1>11_SW0
    SLICE_X31Y56.C6      net (fanout=1)        0.143   N132
    SLICE_X31Y56.CLK     Tas                   0.373   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_xor<1>11
                                                       u2/bcd1_ist/rese_1
    -------------------------------------------------  ---------------------------
    Total                                     14.565ns (4.418ns logic, 10.147ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point u2/bcd1_ist/rese_0 (SLICE_X31Y56.A2), 1092631 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/bcd1_ist/rhexa_1 (FF)
  Destination:          u2/bcd1_ist/rese_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.469ns (Levels of Logic = 13)
  Clock Path Skew:      -0.031ns (0.285 - 0.316)
  Source Clock:         ad1_clk_OBUF_BUFG rising at 0.000ns
  Destination Clock:    ad1_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/bcd1_ist/rhexa_1 to u2/bcd1_ist/rese_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y48.CQ      Tcko                  0.525   u2/bcd1_ist/rhexa<1>
                                                       u2/bcd1_ist/rhexa_1
    SLICE_X34Y48.D3      net (fanout=13)       1.173   u2/bcd1_ist/rhexa<1>
    SLICE_X34Y48.D       Tilo                  0.254   u2/bcd1_ist/rhexa<1>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_xor<0>4_SW2
    SLICE_X35Y48.C1      net (fanout=1)        0.520   N140
    SLICE_X35Y48.C       Tilo                  0.259   N139
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_xor<0>4
    SLICE_X35Y46.B4      net (fanout=13)       0.603   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_32
    SLICE_X35Y46.B       Tilo                  0.259   N157
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW2
    SLICE_X37Y47.A1      net (fanout=1)        0.774   N157
    SLICE_X37Y47.A       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C2      net (fanout=11)       0.562   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>31
    SLICE_X36Y48.D2      net (fanout=5)        0.757   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>3
    SLICE_X36Y48.CMUX    Topdc                 0.402   N15
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_F
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4
    SLICE_X35Y50.B1      net (fanout=6)        1.277   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X35Y50.B       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT4111
    SLICE_X37Y48.C4      net (fanout=7)        0.800   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT21
    SLICE_X37Y48.C       Tilo                  0.259   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT54
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A3      net (fanout=5)        1.067   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A       Tilo                  0.259   N86
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22_SW1
    SLICE_X33Y55.A6      net (fanout=1)        0.593   N52
    SLICE_X33Y55.A       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22
    SLICE_X33Y56.C3      net (fanout=3)        0.588   u2/bcd1_ist/Madd_n0151_cy<0>21
    SLICE_X33Y56.C       Tilo                  0.259   u2/bcd1_ist/resd<2>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>24
    SLICE_X35Y56.A3      net (fanout=7)        0.590   u2/bcd1_ist/Madd_n0151_cy<0>1
    SLICE_X35Y56.A       Tilo                  0.259   N13
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>_SW0
    SLICE_X31Y56.A2      net (fanout=2)        1.021   N13
    SLICE_X31Y56.CLK     Tas                   0.373   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>
                                                       u2/bcd1_ist/rese_0
    -------------------------------------------------  ---------------------------
    Total                                     14.469ns (4.144ns logic, 10.325ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/bcd1_ist/rhexc_1 (FF)
  Destination:          u2/bcd1_ist/rese_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.419ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (0.285 - 0.315)
  Source Clock:         ad1_clk_OBUF_BUFG rising at 0.000ns
  Destination Clock:    ad1_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/bcd1_ist/rhexc_1 to u2/bcd1_ist/rese_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.AQ      Tcko                  0.430   u2/bcd1_ist/rhexc<6>
                                                       u2/bcd1_ist/rhexc_1
    SLICE_X34Y50.A4      net (fanout=19)       0.544   u2/bcd1_ist/rhexc<1>
    SLICE_X34Y50.A       Tilo                  0.254   u2/bcd1_ist/rhexd<9>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd1_lut<1>1
    SLICE_X35Y47.B3      net (fanout=2)        1.312   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd1_lut<1>
    SLICE_X35Y47.B       Tilo                  0.259   N158
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X32Y47.C1      net (fanout=11)       0.993   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X32Y47.CMUX    Tilo                  0.403   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_42
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW5_G
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW5
    SLICE_X36Y47.C3      net (fanout=2)        0.686   N63
    SLICE_X36Y47.CMUX    Tilo                  0.403   N7
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_xor<1>11_G
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_xor<1>11
    SLICE_X36Y48.C4      net (fanout=9)        0.869   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_13
    SLICE_X36Y48.CMUX    Tilo                  0.403   N15
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_G
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4
    SLICE_X35Y50.B1      net (fanout=6)        1.277   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X35Y50.B       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT4111
    SLICE_X37Y48.C4      net (fanout=7)        0.800   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT21
    SLICE_X37Y48.C       Tilo                  0.259   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT54
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A3      net (fanout=5)        1.067   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A       Tilo                  0.259   N86
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22_SW1
    SLICE_X33Y55.A6      net (fanout=1)        0.593   N52
    SLICE_X33Y55.A       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22
    SLICE_X33Y56.C3      net (fanout=3)        0.588   u2/bcd1_ist/Madd_n0151_cy<0>21
    SLICE_X33Y56.C       Tilo                  0.259   u2/bcd1_ist/resd<2>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>24
    SLICE_X35Y56.A3      net (fanout=7)        0.590   u2/bcd1_ist/Madd_n0151_cy<0>1
    SLICE_X35Y56.A       Tilo                  0.259   N13
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>_SW0
    SLICE_X31Y56.A2      net (fanout=2)        1.021   N13
    SLICE_X31Y56.CLK     Tas                   0.373   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>
                                                       u2/bcd1_ist/rese_0
    -------------------------------------------------  ---------------------------
    Total                                     14.419ns (4.079ns logic, 10.340ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/bcd1_ist/rhexb_3 (FF)
  Destination:          u2/bcd1_ist/rese_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.412ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.285 - 0.317)
  Source Clock:         ad1_clk_OBUF_BUFG rising at 0.000ns
  Destination Clock:    ad1_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/bcd1_ist/rhexb_3 to u2/bcd1_ist/rese_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.DMUX    Tshcko                0.535   u2/bcd1_ist/rhexb<8>
                                                       u2/bcd1_ist/rhexb_3
    SLICE_X35Y48.B1      net (fanout=3)        0.755   u2/bcd1_ist/rhexb<3>
    SLICE_X35Y48.B       Tilo                  0.259   N139
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>321_SW0
    SLICE_X35Y48.A5      net (fanout=2)        0.237   N49
    SLICE_X35Y48.A       Tilo                  0.259   N139
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>321
    SLICE_X33Y47.B2      net (fanout=2)        1.144   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>32
    SLICE_X33Y47.B       Tilo                  0.259   u2/bcd1_ist/rhex_0<7>
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_cy<0>51
    SLICE_X37Y47.A5      net (fanout=7)        0.862   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_cy<0>4
    SLICE_X37Y47.A       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C2      net (fanout=11)       0.562   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X37Y47.C       Tilo                  0.259   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_35
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>31
    SLICE_X36Y48.D2      net (fanout=5)        0.757   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>3
    SLICE_X36Y48.CMUX    Topdc                 0.402   N15
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_F
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4
    SLICE_X35Y50.B1      net (fanout=6)        1.277   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X35Y50.B       Tilo                  0.259   u2/bcd1_ist/rhex_0<14>
                                                       u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT4111
    SLICE_X37Y48.C4      net (fanout=7)        0.800   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT21
    SLICE_X37Y48.C       Tilo                  0.259   u2/bcd1_ist/Mmux_BUS_0117_BUS_0117_mux_50_OUT54
                                                       u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A3      net (fanout=5)        1.067   u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X31Y52.A       Tilo                  0.259   N86
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22_SW1
    SLICE_X33Y55.A6      net (fanout=1)        0.593   N52
    SLICE_X33Y55.A       Tilo                  0.259   u2/bcd1_ist/Mmux_GND_6_o_BUS_0238_mux_73_OUT_rs_lut<3>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>22
    SLICE_X33Y56.C3      net (fanout=3)        0.588   u2/bcd1_ist/Madd_n0151_cy<0>21
    SLICE_X33Y56.C       Tilo                  0.259   u2/bcd1_ist/resd<2>
                                                       u2/bcd1_ist/Madd_n0151_cy<0>24
    SLICE_X35Y56.A3      net (fanout=7)        0.590   u2/bcd1_ist/Madd_n0151_cy<0>1
    SLICE_X35Y56.A       Tilo                  0.259   N13
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>_SW0
    SLICE_X31Y56.A2      net (fanout=2)        1.021   N13
    SLICE_X31Y56.CLK     Tas                   0.373   u2/bcd1_ist/rese<1>
                                                       u2/bcd1_ist/Madd_n0223[2:0]_lut<0>
                                                       u2/bcd1_ist/rese_0
    -------------------------------------------------  ---------------------------
    Total                                     14.412ns (4.159ns logic, 10.253ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 (SLICE_X16Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 (FF)
  Destination:          instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.454ns (Levels of Logic = 0)
  Clock Path Skew:      1.314ns (1.808 - 0.494)
  Source Clock:         ad1_clk_OBUF rising at 20.000ns
  Destination Clock:    ad1_clk_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 to instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.200   instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
    SLICE_X16Y53.SR      net (fanout=11)       1.148   instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>
    SLICE_X16Y53.CLK     Tremck      (-Th)    -0.106   instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<10>
                                                       instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.306ns logic, 1.148ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (SLICE_X16Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 (FF)
  Destination:          instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.463ns (Levels of Logic = 0)
  Clock Path Skew:      1.314ns (1.808 - 0.494)
  Source Clock:         ad1_clk_OBUF rising at 20.000ns
  Destination Clock:    ad1_clk_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 to instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.200   instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
    SLICE_X16Y53.SR      net (fanout=11)       1.148   instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>
    SLICE_X16Y53.CLK     Tremck      (-Th)    -0.115   instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<10>
                                                       instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (0.315ns logic, 1.148ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (SLICE_X16Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 (FF)
  Destination:          instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.465ns (Levels of Logic = 0)
  Clock Path Skew:      1.314ns (1.808 - 0.494)
  Source Clock:         ad1_clk_OBUF rising at 20.000ns
  Destination Clock:    ad1_clk_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 to instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.200   instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
    SLICE_X16Y53.SR      net (fanout=11)       1.148   instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>
    SLICE_X16Y53.CLK     Tremck      (-Th)    -0.117   instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<10>
                                                       instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    -------------------------------------------------  ---------------------------
    Total                                      1.465ns (0.317ns logic, 1.148ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y26.CLKAWRCLK
  Clock network: ad1_clk_OBUF
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: ad1_clk_OBUF
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: instance_name/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y32.CLKA
  Clock network: ad1_clk_OBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50m         |   14.748|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 24623744 paths, 0 nets, and 1428 connections

Design statistics:
   Minimum period:  14.748ns{1}   (Maximum frequency:  67.806MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 28 17:00:40 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 268 MB



