+-----------------------------------------------------------------------+
; QoR Summary                                                           ;
+-------------------------------------+---------------------------------+
; Logic Utilization (in ALMs)         ; 35,002.5 / 222,400 (15.7 %)     ;
; Total Combinational ALUTs           ; 49497                           ;
; Total Registers                     ; 82701                           ;
; Total DSP Blocks                    ; 32 / 846 (3.78 %)               ;
; Total Block Memory Bits             ; 3,499,780 / 32,993,280 (10.6 %) ;
; Total RAM Blocks                    ; 207 / 1,611 (12.8 %)            ;
; Total MLABs                         ; 270.0                           ;
; AI Suite IP Fmax                    ; 339.56 MHz                      ;
; Actual AI Suite IPs Clock Frequency ; 338.89 MHz                      ;
+-------------------------------------+---------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+---------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; Entity Name                                                         ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+---------------------------------------------------------------------+
; top                                                                                                               ; 49145               ; 88249        ; 32         ; 3499812           ; Total                                                               ;
; Total non AI Suite IPs                                                                                            ; 25447 (52%)         ; 26676 (30%)  ; 0 (0%)     ; 8976 (0%)         ; Total non AI Suite IPs                                              ;
; Total AI Suite IPs                                                                                                ; 23698 (48%)         ; 61573 (70%)  ; 32 (100%)  ; 3490836 (100%)    ; Total AI Suite IPs                                                  ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 23698 (100%)        ; 61573 (100%) ; 32 (100%)  ; 3490836 (100%)    ; dla_top_wrapper_16x16_i12x1_fp12agx_sb8192_poolk1_actk16_clamp_AGX5 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 23698 (100%)        ; 61573 (100%) ; 32 (100%)  ; 3490836 (100%)    ; dla_top                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 1321 (6%)           ; 1742 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_top                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 63 (0%)             ; 326 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_config_decoder                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 1258 (5%)           ; 1407 (2%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_group                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 854 (4%)            ; 1421 (2%)    ; 0 (0%)     ; 146432 (4%)       ; dla_config_network                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 11264 (0%)        ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 7680 (0%)         ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 13312 (0%)        ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 372 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_debug_network                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_debug_network_node                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4962 (21%)          ; 10003 (16%)  ; 0 (0%)     ; 624128 (18%)      ; dla_dma                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 886 (4%)            ; 1696 (3%)    ; 0 (0%)     ; 95744 (3%)        ; dla_dma_reader                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 799 (3%)            ; 2168 (4%)    ; 0 (0%)     ; 146944 (4%)       ; dla_dma_reader                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 940 (4%)            ; 2549 (4%)    ; 0 (0%)     ; 147968 (4%)       ; dla_dma_reader                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 954 (4%)            ; 1251 (2%)    ; 0 (0%)     ; 33280 (1%)        ; dla_dma_csr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1294 (5%)           ; 2227 (4%)    ; 0 (0%)     ; 200192 (6%)       ; dla_dma_writer                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 85 (0%)             ; 105 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (0%)     ; 0 (0%)     ; 0 (0%)            ; altdpram                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 4527 (19%)          ; 4963 (8%)    ; 0 (0%)     ; 65536 (2%)        ; dla_interface_profiling_counters                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 65536 (2%)        ; altera_syncram                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 8382 (35%)          ; 36250 (59%)  ; 32 (100%)  ; 2581012 (74%)     ; dla_pe_array_system                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 4 (0%)       ; 0 (0%)     ; 532 (0%)          ; dla_delay                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 70 (0%)             ; 82 (0%)      ; 0 (0%)     ; 262144 (8%)       ; dla_exit_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 3634 (15%)          ; 6541 (11%)   ; 0 (0%)     ; 1089536 (31%)     ; dla_input_feeder                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 4414 (19%)          ; 26722 (43%)  ; 32 (100%)  ; 0 (0%)            ; dla_pe_array                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 27 (0%)             ; 2744 (4%)    ; 0 (0%)     ; 1228800 (35%)     ; dla_filter_bias_scale_scratchpad                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 232 (1%)            ; 157 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 752 (3%)            ; 1295 (2%)    ; 0 (0%)     ; 73728 (2%)        ; dla_aux_pool_top                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 175 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 746 (3%)            ; 1111 (2%)    ; 0 (0%)     ; 73728 (2%)        ; dla_aux_pool_group                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 512 (2%)            ; 782 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 262 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 2214 (9%)           ; 4289 (7%)    ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 92 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                             ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+---------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+---------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs           ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks      ; Entity Name                                                         ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+---------------------------------------------------------------------+
; top                                                                                                               ; 35002.5        ; 49497               ; 82701        ; 32         ; 3499780           ; 270.0        ; 207        ; Total                                                               ;
; Total non AI Suite IPs                                                                                            ; 13411.1 (38%)  ; 25472 (51%)         ; 27016 (33%)  ; 0 (0%)     ; 8944 (0%)         ; 1.0 (0%)     ; 10 (5%)    ; Total non AI Suite IPs                                              ;
; Total AI Suite IPs                                                                                                ; 21591.4 (62%)  ; 24025 (49%)         ; 55685 (67%)  ; 32 (100%)  ; 3490836 (100%)    ; 269.0 (100%) ; 197 (95%)  ; Total AI Suite IPs                                                  ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 21591.4 (100%) ; 24025 (100%)        ; 55685 (100%) ; 32 (100%)  ; 3490836 (100%)    ; 269.0 (100%) ; 197 (100%) ; dla_top_wrapper_16x16_i12x1_fp12agx_sb8192_poolk1_actk16_clamp_AGX5 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 21591.4 (100%) ; 24025 (100%)        ; 55685 (100%) ; 32 (100%)  ; 3490836 (100%)    ; 269.0 (100%) ; 197 (100%) ; dla_top                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 912.8 (4%)     ; 1376 (6%)           ; 1651 (3%)    ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; dla_aux_activation_top                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 111.2 (1%)     ; 70 (0%)             ; 346 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_activation_config_decoder                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 799.6 (4%)     ; 1306 (5%)           ; 1296 (2%)    ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; dla_aux_activation_group                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.0 (0%)       ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.2 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0.9 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.2 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.2 (0%)       ; 1 (0%)              ; 5 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.2 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.7 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.9 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.5 (0%)       ; 1 (0%)              ; 23 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 657.8 (3%)     ; 870 (4%)            ; 1609 (3%)    ; 0 (0%)     ; 146432 (4%)       ; 0.0 (0%)     ; 11 (6%)    ; dla_config_network                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 47.6 (0%)      ; 78 (0%)             ; 101 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (1%)     ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 38.9 (0%)      ; 64 (0%)             ; 87 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (1%)     ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 39.9 (0%)      ; 65 (0%)             ; 83 (0%)      ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (1%)     ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 40.5 (0%)      ; 65 (0%)             ; 92 (0%)      ; 0 (0%)     ; 11264 (0%)        ; 0.0 (0%)     ; 1 (1%)     ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 41.8 (0%)      ; 65 (0%)             ; 86 (0%)      ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (1%)     ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 41.8 (0%)      ; 66 (0%)             ; 98 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (1%)     ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 38.9 (0%)      ; 64 (0%)             ; 88 (0%)      ; 0 (0%)     ; 7680 (0%)         ; 0.0 (0%)     ; 1 (1%)     ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 42.0 (0%)      ; 64 (0%)             ; 92 (0%)      ; 0 (0%)     ; 13312 (0%)        ; 0.0 (0%)     ; 1 (1%)     ; dla_hld_fifo                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 80.3 (0%)      ; 106 (0%)            ; 170 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (1%)     ; dla_acl_dcfifo                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 86.1 (0%)      ; 108 (0%)            ; 170 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (1%)     ; dla_acl_dcfifo                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 84.9 (0%)      ; 106 (0%)            ; 173 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (1%)     ; dla_acl_dcfifo                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 185.9 (1%)     ; 64 (0%)             ; 136 (0%)     ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; dla_acl_dcfifo                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.8 (0%)      ; 42 (0%)             ; 97 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.6 (0%)      ; 40 (0%)             ; 60 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network_node                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 24.6 (0%)      ; 41 (0%)             ; 49 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 7.6 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 7.5 (0%)       ; 13 (0%)             ; 16 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 7.9 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0.8 (0%)       ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4592.0 (21%)   ; 4962 (21%)          ; 9213 (17%)   ; 0 (0%)     ; 624128 (18%)      ; 90.0 (33%)   ; 38 (19%)   ; dla_dma                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 743.5 (3%)     ; 887 (4%)            ; 1870 (3%)    ; 0 (0%)     ; 95744 (3%)        ; 7.0 (3%)     ; 6 (3%)     ; dla_dma_reader                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 945.4 (4%)     ; 799 (3%)            ; 1752 (3%)    ; 0 (0%)     ; 146944 (4%)       ; 28.0 (10%)   ; 8 (4%)     ; dla_dma_reader                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 1015.8 (5%)    ; 942 (4%)            ; 2154 (4%)    ; 0 (0%)     ; 147968 (4%)       ; 30.0 (11%)   ; 9 (5%)     ; dla_dma_reader                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 712.6 (3%)     ; 959 (4%)            ; 1299 (2%)    ; 0 (0%)     ; 33280 (1%)        ; 4.0 (1%)     ; 2 (1%)     ; dla_dma_csr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1102.5 (5%)    ; 1286 (5%)           ; 2045 (4%)    ; 0 (0%)     ; 200192 (6%)       ; 19.0 (7%)    ; 13 (7%)    ; dla_dma_writer                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 69.7 (0%)      ; 85 (0%)             ; 84 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (1%)     ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; altdpram                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 9.3 (0%)       ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.1 (0%)       ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.4 (0%)       ; 7 (0%)              ; 12 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.0 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 2.2 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.5 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3124.1 (14%)   ; 4529 (19%)          ; 6467 (12%)   ; 0 (0%)     ; 65536 (2%)        ; 0.0 (0%)     ; 4 (2%)     ; dla_interface_profiling_counters                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 65536 (2%)        ; 0.0 (0%)     ; 4 (2%)     ; altera_syncram                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 9789.3 (45%)   ; 8593 (36%)          ; 28719 (52%)  ; 32 (100%)  ; 2581012 (74%)     ; 150.0 (56%)  ; 139 (71%)  ; dla_pe_array_system                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.4 (0%)       ; 4 (0%)              ; 4 (0%)       ; 0 (0%)     ; 532 (0%)          ; 0.0 (0%)     ; 4 (2%)     ; dla_delay                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 40.0 (0%)      ; 68 (0%)             ; 108 (0%)     ; 0 (0%)     ; 262144 (8%)       ; 0.0 (0%)     ; 13 (7%)    ; dla_exit_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 2596.3 (12%)   ; 3752 (16%)          ; 7715 (14%)   ; 0 (0%)     ; 1089536 (31%)     ; 26.0 (10%)   ; 56 (28%)   ; dla_input_feeder                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 6516.4 (30%)   ; 4478 (19%)          ; 18562 (33%)  ; 32 (100%)  ; 0 (0%)            ; 124.0 (46%)  ; 0 (0%)     ; dla_pe_array                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 461.8 (2%)     ; 24 (0%)             ; 1950 (4%)    ; 0 (0%)     ; 1228800 (35%)     ; 0.0 (0%)     ; 66 (34%)   ; dla_filter_bias_scale_scratchpad                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 173.1 (1%)     ; 266 (1%)            ; 380 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 520.0 (2%)     ; 754 (3%)            ; 1263 (2%)    ; 0 (0%)     ; 73728 (2%)        ; 3.0 (1%)     ; 5 (3%)     ; dla_aux_pool_top                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 33.0 (0%)      ; 6 (0%)              ; 150 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 485.7 (2%)     ; 748 (3%)            ; 1107 (2%)    ; 0 (0%)     ; 73728 (2%)        ; 3.0 (1%)     ; 5 (3%)     ; dla_aux_pool_group                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 256.2 (1%)     ; 514 (2%)            ; 1050 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 80.9 (0%)      ; 28 (0%)             ; 315 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 124.5 (1%)     ; 260 (1%)            ; 776 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 9.7 (0%)       ; 20 (0%)             ; 36 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 131.5 (1%)     ; 260 (1%)            ; 540 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 127.9 (1%)     ; 259 (1%)            ; 531 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 126.9 (1%)     ; 259 (1%)            ; 729 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 259.8 (1%)     ; 263 (1%)            ; 602 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 129.3 (1%)     ; 261 (1%)            ; 776 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 258.5 (1%)     ; 261 (1%)            ; 518 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 138.6 (1%)     ; 281 (1%)            ; 564 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 129.9 (1%)     ; 260 (1%)            ; 572 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 1412.2 (7%)    ; 2252 (9%)           ; 5116 (9%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 24.2 (0%)      ; 8 (0%)              ; 115 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                             ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+---------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Clocks                                                                               ;
+------------+-------------------------------------------+----------------------+------+
; Fmax       ; Clock Name                                ; Corner Delay Model   ; Note ;
+------------+-------------------------------------------+----------------------+------+
; 19.85 MHz  ; altera_reserved_tck                       ; Slow fix6 100C Model ;      ;
; 188.04 MHz ; pd|jtag_pll_0|altera_iopll_inst_outclk0   ; Slow fix6 0C Model   ;      ;
; 226.6 MHz  ; pd|emif_0|emif_io96b_ddr4comp_0_0_usr_clk ; Slow fix6a 0C Model  ;      ;
; 339.56 MHz ; pd|dla_pll_0|altera_iopll_inst_outclk0    ; Slow fix6 0C Model   ;      ;
+------------+-------------------------------------------+----------------------+------+
