// Seed: 3874350199
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri0 id_7,
    output supply1 id_8,
    output tri id_9,
    output supply1 id_10,
    output uwire id_11,
    input wire id_12,
    input wand id_13,
    output tri id_14
);
  always @(posedge 1) begin
    disable id_16;
  end
endmodule
module module_1 (
    output wand id_0,
    input  tri1 id_1
);
  supply0 id_3 = 1, id_4;
  module_0(
      id_1, id_1, id_0, id_1, id_1, id_0, id_1, id_0, id_0, id_0, id_0, id_0, id_1, id_1, id_0
  );
endmodule
