Real time: Nov/24/2014 12:59:39

Profiler Stats
--------------
Elapsed_time_in_seconds: 904
Elapsed_time_in_minutes: 15.0667
Elapsed_time_in_hours: 0.251111
Elapsed_time_in_days: 0.010463

Virtual_time_in_seconds: 902.06
Virtual_time_in_minutes: 15.0343
Virtual_time_in_hours:   0.250572
Virtual_time_in_days:    0.250572

Ruby_current_time: 33735628
Ruby_start_time: 1
Ruby_cycles: 33735627

mbytes_resident: 104.324
mbytes_total: 145.41
resident_ratio: 0.717448

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.37356e+07 [ 3.37356e+07 3.37356e+07 3.37356e+07 3.37356e+07 3.37356e+07 3.37356e+07 3.37356e+07 3.37356e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3976479
  L1D_cache_total_misses: 66091	(1.66205%)
  L1D_cache_total_demand_misses: 66091
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 66091
  L1D_cache_misses_per_instruction: 66091
  L1D_cache_instructions_per_misses: 1.51307e-05

  L1D_cache_request_type_LD:   3349606	(84.2355)%
  L1D_cache_request_type_ST:   626873	(15.7645)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3976479 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3976479 ]

  L1D_cache_miss_type_LD:   23653	(35.7885)%
  L1D_cache_miss_type_ST:   42438	(64.2115)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 984934
  L1T_cache_total_misses: 736377	(74.7641%)
  L1T_cache_total_demand_misses: 736377
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 736377
  L1T_cache_misses_per_instruction: 736377
  L1T_cache_instructions_per_misses: 1.358e-06

  L1T_cache_request_type_LD:   229336	(23.2844)%
  L1T_cache_request_type_ST:   755598	(76.7156)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 984934 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 984934 ]

  L1T_cache_miss_type_LD:   6427	(0.872787)%
  L1T_cache_miss_type_ST:   729950	(99.1272)%

L2_cache cache stats: 
  L2_cache_total_requests: 69529
  L2_cache_total_misses: 18186	(26.156%)
  L2_cache_total_demand_misses: 18186
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 18186
  L2_cache_misses_per_instruction: 18186
  L2_cache_instructions_per_misses: 5.49874e-05

  L2_cache_request_type_LD:   23653	(34.0189)%
  L2_cache_request_type_ST:   45876	(65.9811)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 69529 average:     8 | standard deviation: 0 | 0 0 0 0 69529 ]

  L2_cache_miss_type_LD:   3115	(17.1286)%
  L2_cache_miss_type_ST:   15071	(82.8714)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 762025
  L2T_cache_total_misses: 3438	(0.451166%)
  L2T_cache_total_demand_misses: 3438
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 3438
  L2T_cache_misses_per_instruction: 3438
  L2T_cache_instructions_per_misses: 0.000290867

  L2T_cache_request_type_LD:   6427	(0.843411)%
  L2T_cache_request_type_ST:   755598	(99.1566)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 762025 average: 31.7976 | standard deviation: 2.19478 | 0 0 0 0 6427 0 755598 ]

  L2T_cache_miss_type_LD:   221	(6.42816)%
  L2T_cache_miss_type_ST:   3217	(93.5718)%


TBE Queries: 940769
Busy TBE Counts: 26001
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:817  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 127 count: 914768 average: 9.38549 | standard deviation: 29.8837 | 820302 1442 3082 1842 1319 1440 2781 2510 2322 1586 1492 1568 1490 1529 1562 1473 1264 1255 1205 1331 1747 2042 1818 2639 3497 1888 1432 1895 2811 4340 14882 22982 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 4 max: 126 count: 4961413 average: 2.80123 | standard deviation: 5.94359 | 4366805 546353 1161 1034 1100 1170 1194 1237 1326 1438 1579 1645 1525 1526 1742 11476 12465 478 476 476 472 472 472 472 472 472 472 472 469 467 409 86 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 984 count: 4961413 average: 13.0181 | standard deviation: 46.2545 | 4133255 20 6 7 758579 557 5124 120 8165 206 202 248 238 249 238 390 345 243 286 276 291 296 266 283 270 299 264 279 264 279 297 296 265 291 975 264 1759 2437 1896 2126 1537 461 394 1200 402 2584 620 407 407 394 385 459 437 527 698 1288 2381 2789 2046 1448 1872 2409 2247 1696 913 522 408 439 535 597 673 664 623 550 500 425 401 291 234 154 127 115 102 66 95 89 83 83 72 103 65 62 72 66 54 74 50 58 53 54 60 45 63 50 50 48 45 51 44 46 43 30 32 24 18 17 11 9 4 6 1 3 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 984 count: 3578942 average: 6.22409 | standard deviation: 31.8633 | 3562049 1401 4581 7567 1734 796 688 126 0 0 ]
miss_latency_ST: [binsize: 128 max: 930 count: 1382471 average: 30.6065 | standard deviation: 67.9779 | 1345555 3133 13037 13916 6195 532 102 1 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 984 count: 23010 average: 325.93 | standard deviation: 231.924 | 5647 20 6 7 0 42 25 28 56 55 43 50 50 65 44 66 74 58 68 83 74 94 77 86 83 94 79 83 92 89 87 102 86 98 260 81 1214 97 1640 322 93 93 87 93 90 97 114 108 109 107 107 124 132 124 199 407 931 1002 677 517 689 847 895 699 402 195 106 99 86 88 85 88 87 79 86 60 69 77 64 63 61 52 59 32 53 58 44 51 46 60 40 41 56 47 41 55 38 44 40 45 46 38 51 46 47 45 41 49 43 44 41 30 32 24 18 17 10 9 4 6 1 3 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 930 count: 4938403 average: 11.5601 | standard deviation: 37.9538 | 4127608 0 0 0 758579 515 5099 92 8109 151 159 198 188 184 194 324 271 185 218 193 217 202 189 197 187 205 185 196 172 190 210 194 179 193 715 183 545 2340 256 1804 1444 368 307 1107 312 2487 506 299 298 287 278 335 305 403 499 881 1450 1787 1369 931 1183 1562 1352 997 511 327 302 340 449 509 588 576 536 471 414 365 332 214 170 91 66 63 43 34 42 31 39 32 26 43 25 21 16 19 13 19 12 14 13 9 14 7 12 4 3 3 4 2 1 2 2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 4 max: 126 count: 4961413 average: 2.80123 | standard deviation: 5.94359 | 4366805 546353 1161 1034 1100 1170 1194 1237 1326 1438 1579 1645 1525 1526 1742 11476 12465 478 476 476 472 472 472 472 472 472 472 472 469 467 409 86 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42026 | standard deviation: 0.873589 | 0 481114 1832588 1107253 484795 17660 31 4 2 ]
Sequencer_1: [binsize: 4 max: 126 count: 53032 average: 52.6238 | standard deviation: 26.755 | 3870 1042 1038 1022 1100 1170 1194 1237 1326 1438 1579 1645 1525 1526 1742 11476 12465 478 476 476 472 472 472 472 472 472 472 472 469 467 409 86 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 12 count: 594856 average: 1.98944 | standard deviation: 0.947882 | 0 222590 200936 128641 40600 2027 18 9 8 8 10 4 5 ]
SequencerACC_1: [binsize: 1 max: 12 count: 140967 average: 1.25956 | standard deviation: 0.473216 | 0 105054 35729 51 30 30 19 4 14 9 15 8 4 ]
SequencerACC_2: [binsize: 1 max: 13 count: 249111 average: 1.0058 | standard deviation: 0.155764 | 0 248337 617 25 24 22 25 13 8 16 12 9 2 1 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 634 count: 351404 average: 100.097 | standard deviation: 151.049 | 50398 194170 16482 4392 2762 2139 1923 1876 1879 2088 2036 1658 1577 1631 1599 1843 2356 2807 2481 1808 1456 1371 1367 1481 2650 7316 8106 10056 11778 4952 1731 762 260 82 58 47 15 7 3 1 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 527 count: 150549 average: 26.4016 | standard deviation: 26.2271 | 21514 110744 11824 2291 1049 565 400 302 235 232 223 207 206 163 91 67 84 54 34 29 21 24 18 14 16 18 29 34 35 21 4 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 634 count: 200855 average: 155.335 | standard deviation: 179.665 | 28884 83426 4658 2101 1713 1574 1523 1574 1644 1856 1813 1451 1371 1468 1508 1776 2272 2753 2447 1779 1435 1347 1349 1467 2634 7298 8077 10022 11743 4931 1727 762 259 82 58 47 15 7 3 1 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 34 count: 1286 average: 11.4751 | standard deviation: 2.61171 | 0 0 0 0 0 0 0 0 0 164 1 1010 0 2 0 0 0 0 2 85 2 13 5 0 0 0 0 1 0 0 0 0 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 527 count: 149263 average: 26.5302 | standard deviation: 26.3019 | 20337 110636 11823 2291 1049 565 400 302 235 232 223 207 206 163 91 67 84 54 34 29 21 24 18 14 16 18 29 34 35 21 4 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 842
system_time: 59
page_reclaims: 27001
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 872

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 90930
L2_TO_L2T_MSG = 3290
L2_DATA_GX = 191005
L2T_TO_L1T_DATA = 25708
L1_DATA_GX = 5050
L2_TO_L2T_ACK = 3300
L2T_TO_L1T_MSG = 755598
L2_DATA_S = 134295
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 2989
L1_MSG = 0
L2_COHMSG_FWD = 1269
L1_DATA_F = 75
L1_DATA_PX = 310010
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 3022392
L2_MSG = 0
L2_COHMSG_INV = 17
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 61744
L2_ATOMIC = 0
L2_TO_L2T_DATA = 17190
L1_DATA = 0
L1_COHMSG = 139117
L1_COHMSG_INVACK = 7
L1T_TO_L2T_MSG = 6427
----------------------
total_flits_messages = 4770413
----------------------

DMA = 115050
DATA_GX_OW = 169728
DATA_PX_C = 248008
DATA_PX_D = 62002
DATA_GX_C = 42432
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.2906 | standard deviation: 0.852162 | 0 632151 1906998 996296 388002 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:53032 full:0 size:[binsize: 2 max: 64 count: 53032 average: 16.015 | standard deviation: 19.122 | 16869 9380 1875 1216 1120 1020 986 967 982 924 918 909 906 903 827 822 819 814 808 803 821 878 878 878 793 740 740 738 717 660 636 479 206 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=1469406 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=563337 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=996076 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=12709 [L2TCache]=0 [L2Cache]=4051 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=17028 [L2TCache]=0 [L2Cache]=14789 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=4666 [L2TCache]=0 [L2Cache]=4090 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=746903 [L2TCache]=0 [L2Cache]=140 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=4003 [L2Cache]=0 [L1Cache]=118299 [Directory]=4098 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=14434 [L2Cache]=0 [L1Cache]=108671 [Directory]=4817 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=3983 [L2Cache]=0 [L1Cache]=65101 [Directory]=5196 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=130 [L2Cache]=0 [L1Cache]=96259 [Directory]=4075 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=30 [L2Cache]=122409 [L1Cache]=5092 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=1200 [L2Cache]=306638 [L1Cache]=40 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00486985 flits/cycle
total_flits_on_link = 10842982
-------------
Total VC Load [0] = 320361 flits
Total VC Load [1] = 297157 flits
Total VC Load [2] = 296607 flits
Total VC Load [3] = 266481 flits
Total VC Load [4] = 4006 flits
Total VC Load [5] = 3957 flits
Total VC Load [6] = 4031 flits
Total VC Load [7] = 3952 flits
Total VC Load [8] = 15906 flits
Total VC Load [9] = 15923 flits
Total VC Load [10] = 15922 flits
Total VC Load [11] = 15909 flits
Total VC Load [12] = 441641 flits
Total VC Load [13] = 439187 flits
Total VC Load [14] = 430331 flits
Total VC Load [15] = 423507 flits
Total VC Load [16] = 57475 flits
Total VC Load [17] = 57125 flits
Total VC Load [18] = 56729 flits
Total VC Load [19] = 56525 flits
Total VC Load [20] = 1514321 flits
Total VC Load [21] = 1514534 flits
Total VC Load [22] = 1514428 flits
Total VC Load [23] = 1514355 flits
Total VC Load [24] = 390787 flits
Total VC Load [25] = 390577 flits
Total VC Load [26] = 390770 flits
Total VC Load [27] = 390478 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00949622 flits/cycle 
Average VC Load [1] = 0.0088084 flits/cycle 
Average VC Load [2] = 0.0087921 flits/cycle 
Average VC Load [3] = 0.0078991 flits/cycle 
Average VC Load [4] = 0.000118747 flits/cycle 
Average VC Load [5] = 0.000117294 flits/cycle 
Average VC Load [6] = 0.000119488 flits/cycle 
Average VC Load [7] = 0.000117146 flits/cycle 
Average VC Load [8] = 0.00047149 flits/cycle 
Average VC Load [9] = 0.000471994 flits/cycle 
Average VC Load [10] = 0.000471964 flits/cycle 
Average VC Load [11] = 0.000471579 flits/cycle 
Average VC Load [12] = 0.0130912 flits/cycle 
Average VC Load [13] = 0.0130185 flits/cycle 
Average VC Load [14] = 0.012756 flits/cycle 
Average VC Load [15] = 0.0125537 flits/cycle 
Average VC Load [16] = 0.00170369 flits/cycle 
Average VC Load [17] = 0.00169331 flits/cycle 
Average VC Load [18] = 0.00168158 flits/cycle 
Average VC Load [19] = 0.00167553 flits/cycle 
Average VC Load [20] = 0.0448879 flits/cycle 
Average VC Load [21] = 0.0448942 flits/cycle 
Average VC Load [22] = 0.0448911 flits/cycle 
Average VC Load [23] = 0.0448889 flits/cycle 
Average VC Load [24] = 0.0115838 flits/cycle 
Average VC Load [25] = 0.0115776 flits/cycle 
Average VC Load [26] = 0.0115833 flits/cycle 
Average VC Load [27] = 0.0115746 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 10.908
-------------
Dynamic_Link_Power = 0.0356151
Static_Link_Power = 0.733365
Total_Link_Power = 0.76898
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00166414, Crossbar: 0.00259139, VC allocator: 0.000277039, SW allocator: 0.000874192, Clock: 0.153216, Total: 0.158623
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69753
Dynamic_Router_Power = 0.158623
Static_Router_Power = 1.53891
Total_Router_Power = 1.69753
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.194238
Total_Static_Power = 2.27227
Total_Power = 2.46651
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  229336
L1_WThru  755598
L1_Atomic  0
L1_Replacement  1
Data  0
Data_Done  6427
Ack  0
Ack_Done  755598
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  6427
I  L1_WThru  729950
I  L1_Atomic  0 <-- 
I  L1_Replacement  1

S  Load  222909
S  L1_WThru  25648
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  6427

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  730954
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  24644

 --- L2TCache ---
 - Event Counts -
L1_GETS  6427
L1_Write  729950
L1_Upgrade_T  25361
L1_Upgrade_NT  287
L2_Atomic  0
L2_Expire  2
L2_Replacement  0
L2_Replacement_clean  0
Data  4
Data_all_Acks  3434
Ack  6
Ack_all  4
WB_Ack  3290
Fwd_GETX  3221
Fwd_GETS  69
Inv  0

 - Transitions -
NP  L1_GETS  221
NP  L1_Write  3217
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  6206
E  L1_Write  726733
E  L1_Upgrade_NT  287
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  3220
E  Fwd_GETS  68
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  25361
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  1
S  Fwd_GETS  1
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  4
IS  Data_all_Acks  217
IS  Ack  6
IS  Ack_all  4

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  3217
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  2
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  3290
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  23653
L1_GETX  45870
L1_UPGRADE  6
L1_PUTX  61738
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  18186
WB_Data  12
WB_Data_clean  3
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  15
Unblock_Cancel  0
Exclusive_Unblock  69509
PUTX_ACC  64
DATA_ACC  3226

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  3115
NP  L1_GETX  15071
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  4
SS  L1_GETX  6
SS  L1_UPGRADE  6
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  20450
M  L1_GETX  26318
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  84
MT  L1_GETX  4475
MT  L1_PUTX  61738
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  3115

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  15071

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  12

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  69497
MT_MB  PUTX_ACC  8
MT_MB  DATA_ACC  3213

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  12
MT_IIB  WB_Data_clean  3
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  56
MT_IIB  DATA_ACC  13

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  15

 --- L1Cache ---
 - Event Counts -
Load  3349645
Ifetch  0
Store  626873
Inv  17
L1_Replacement  61913
Fwd_GETX  1254
Fwd_GETS  15
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  26855
DataS_fromL1  15
Data_all_Acks  39215
Ack  7
Ack_all  6
WB_Ack  61738

 - Transitions -
NP  Load  23614
NP  Ifetch  0 <-- 
NP  Store  42395
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  39
I  Ifetch  0 <-- 
I  Store  37
I  Inv  0 <-- 
I  L1_Replacement  170

S  Load  9
S  Ifetch  0 <-- 
S  Store  6
S  Inv  17
S  L1_Replacement  5

E  Load  395424
E  Ifetch  0 <-- 
E  Store  26
E  Inv  0 <-- 
E  L1_Replacement  21362
E  Fwd_GETX  1214
E  Fwd_GETS  10
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930520
M  Ifetch  0 <-- 
M  Store  584409
M  Inv  0 <-- 
M  L1_Replacement  40376
M  Fwd_GETX  40
M  Fwd_GETS  5
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  23634
IS  DataS_fromL1  15
IS  Data_all_Acks  4

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  3221
IM  Data_all_Acks  39211
IM  Ack  1

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  6
SM  Ack_all  6

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  39
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  61738

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  18186
Data  0

 - Transitions -
I  Fetch  18186
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:372114 full:0 size:[binsize: 1 max: 10 count: 372114 average: 1.00875 | standard deviation: 0.0995808 | 0 368979 3052 73 2 1 1 2 2 1 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:140862 full:0 size:[binsize: 1 max: 10 count: 140862 average: 1.00909 | standard deviation: 0.106744 | 0 139637 1210 4 2 2 1 2 2 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:249049 full:0 size:[binsize: 1 max: 11 count: 249049 average: 1.00043 | standard deviation: 0.0473343 | 0 249009 24 4 2 2 1 1 2 2 1 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:372114 full:0 size:[binsize: 1 max: 2 count: 372114 average: 1.00068 | standard deviation: 0.0260749 | 0 371861 253 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:140862 full:0 size:[binsize: 1 max: 2 count: 140862 average: 1.00038 | standard deviation: 0.0193974 | 0 140809 53 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:249049 full:0 size:[binsize: 1 max: 2 count: 249049 average: 1.00001 | standard deviation: 0.00347072 | 0 249046 3 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:6556 full:0 size:[binsize: 1 max: 2 count: 6556 average: 1.0151 | standard deviation: 0.122272 | 0 6457 99 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:16569 full:0 size:[binsize: 1 max: 3 count: 16569 average: 1.00078 | standard deviation: 0.0320324 | 0 16558 9 2 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:4537 full:0 size:[binsize: 1 max: 2 count: 4537 average: 1.00309 | standard deviation: 0.0555556 | 0 4523 14 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:734363 full:0 size:[binsize: 1 max: 3 count: 734363 average: 1.02599 | standard deviation: 0.159131 | 0 715280 19080 3 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:6556 full:0 size:[binsize: 1 max: 2 count: 6556 average: 1.00244 | standard deviation: 0.0494053 | 0 6540 16 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:16569 full:0 size:[binsize: 1 max: 2 count: 16569 average: 1.00036 | standard deviation: 0.0190301 | 0 16563 6 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:4537 full:0 size:[binsize: 1 max: 2 count: 4537 average: 1.00132 | standard deviation: 0.0363696 | 0 4531 6 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:734363 full:0 size:[binsize: 1 max: 2 count: 734363 average: 1.00014 | standard deviation: 0.0119575 | 0 734258 105 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:610 full:0 size:[binsize: 1 max: 1 count: 610 average:     1 | standard deviation: 0 | 0 610 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:2231 full:0 size:[binsize: 1 max: 3 count: 2231 average: 1.00538 | standard deviation: 0.0847047 | 0 2221 8 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:626 full:0 size:[binsize: 1 max: 3 count: 626 average: 1.02236 | standard deviation: 0.169706 | 0 614 10 2 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:35 full:0 size:[binsize: 1 max: 2 count: 35 average: 1.08571 | standard deviation: 0.297044 | 0 32 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:570 full:0 size:[binsize: 1 max: 7 count: 570 average: 2.17895 | standard deviation: 1.19313 | 0 189 211 89 53 17 10 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:2069 full:0 size:[binsize: 1 max: 6 count: 2069 average: 1.86032 | standard deviation: 0.987103 | 0 897 770 255 98 39 10 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:572 full:0 size:[binsize: 1 max: 48 count: 572 average: 23.8601 | standard deviation: 15.541 | 0 27 33 15 12 14 15 10 8 10 10 9 11 14 11 9 9 7 11 10 9 13 11 8 11 11 7 8 15 7 7 10 6 11 10 10 12 9 10 7 10 9 6 11 20 26 35 15 3 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average: 1.06667 | standard deviation: 0.267261 | 0 14 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:591 full:0 size:[binsize: 1 max: 1 count: 591 average:     1 | standard deviation: 0 | 0 591 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:2213 full:0 size:[binsize: 1 max: 2 count: 2213 average: 1.00136 | standard deviation: 0.0368271 | 0 2210 3 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:604 full:0 size:[binsize: 1 max: 2 count: 604 average: 1.00331 | standard deviation: 0.0575912 | 0 602 2 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:30 full:0 size:[binsize: 1 max: 1 count: 30 average:     1 | standard deviation: 0 | 0 30 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:589 full:0 size:[binsize: 1 max: 2 count: 589 average: 1.07301 | standard deviation: 0.26082 | 0 546 43 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:2087 full:0 size:[binsize: 1 max: 2 count: 2087 average: 1.04744 | standard deviation: 0.213405 | 0 1988 99 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:594 full:0 size:[binsize: 1 max: 2 count: 594 average: 1.03704 | standard deviation: 0.192612 | 0 572 22 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:20 full:0 size:[binsize: 1 max: 2 count: 20 average:  1.05 | standard deviation: 0.229416 | 0 19 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:1180 full:0 size:[binsize: 1 max: 2 count: 1180 average: 1.02966 | standard deviation: 0.169818 | 0 1145 35 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:4306 full:0 size:[binsize: 1 max: 2 count: 4306 average: 1.02229 | standard deviation: 0.147767 | 0 4210 96 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:1200 full:0 size:[binsize: 1 max: 2 count: 1200 average: 1.03333 | standard deviation: 0.180353 | 0 1160 40 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:52 full:0 size:[binsize: 1 max: 1 count: 52 average:     1 | standard deviation: 0 | 0 52 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:4098 full:0 size:[binsize: 1 max: 3 count: 4098 average: 1.10176 | standard deviation: 0.330309 | 0 3717 345 36 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:4817 full:0 size:[binsize: 1 max: 3 count: 4817 average: 1.03841 | standard deviation: 0.194398 | 0 4634 181 2 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:5196 full:0 size:[binsize: 1 max: 3 count: 5196 average: 1.05466 | standard deviation: 0.245459 | 0 4934 240 22 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:4075 full:0 size:[binsize: 1 max: 4 count: 4075 average: 1.30675 | standard deviation: 0.562055 | 0 3028 851 189 7 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:1627 full:0 size:[binsize: 1 max: 3 count: 1627 average: 1.12723 | standard deviation: 0.337307 | 0 1422 203 2 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:2259 full:0 size:[binsize: 1 max: 3 count: 2259 average: 1.07393 | standard deviation: 0.270321 | 0 2097 157 5 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:650 full:0 size:[binsize: 1 max: 3 count: 650 average: 1.09077 | standard deviation: 0.293746 | 0 592 57 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:35 full:0 size:[binsize: 1 max: 2 count: 35 average: 1.02857 | standard deviation: 0.171499 | 0 34 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:39547 full:0 size:[binsize: 1 max: 29 count: 39547 average: 1.65016 | standard deviation: 1.54417 | 0 24425 10913 2628 708 182 97 91 93 88 67 61 39 20 15 13 13 10 11 22 13 10 5 5 5 4 3 3 2 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:40191 full:0 size:[binsize: 1 max: 36 count: 40191 average: 1.94638 | standard deviation: 1.91945 | 0 18935 13012 5414 1752 506 170 79 32 22 20 23 14 17 12 9 9 8 9 10 9 7 6 14 17 17 10 2 4 6 12 11 6 7 5 4 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:22021 full:0 size:[binsize: 1 max: 35 count: 22021 average: 1.45348 | standard deviation: 1.71116 | 0 16342 4462 686 245 76 15 9 13 18 11 11 14 12 6 5 8 9 12 9 4 6 6 5 4 1 2 5 5 3 6 6 1 1 2 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:31529 full:0 size:[binsize: 1 max: 43 count: 31529 average: 1.76771 | standard deviation: 2.92186 | 0 21579 7132 1657 367 66 45 25 31 29 35 31 39 43 41 29 34 28 21 19 22 26 22 17 17 23 19 15 15 8 12 17 9 5 2 8 6 7 6 5 7 3 3 4 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:21320 full:0 size:[binsize: 1 max: 2 count: 21320 average: 1.10464 | standard deviation: 0.306136 | 0 19089 2231 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:20330 full:0 size:[binsize: 1 max: 2 count: 20330 average: 1.14978 | standard deviation: 0.356868 | 0 17285 3045 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:11655 full:0 size:[binsize: 1 max: 2 count: 11655 average: 1.08202 | standard deviation: 0.274479 | 0 10699 956 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:16220 full:0 size:[binsize: 1 max: 2 count: 16220 average: 1.10937 | standard deviation: 0.312116 | 0 14446 1774 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:40013 full:0 size:[binsize: 1 max: 2 count: 40013 average: 1.06575 | standard deviation: 0.247904 | 0 37382 2631 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:38289 full:0 size:[binsize: 1 max: 2 count: 38289 average: 1.08901 | standard deviation: 0.284773 | 0 34881 3408 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:21501 full:0 size:[binsize: 1 max: 2 count: 21501 average: 1.03632 | standard deviation: 0.187145 | 0 20720 781 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:31528 full:0 size:[binsize: 1 max: 2 count: 31528 average: 1.07206 | standard deviation: 0.258641 | 0 29256 2272 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:4670 full:0 size:[binsize: 1 max: 2 count: 4670 average: 1.02976 | standard deviation: 0.170042 | 0 4531 139 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:6892 full:0 size:[binsize: 1 max: 2 count: 6892 average: 1.03221 | standard deviation: 0.176636 | 0 6670 222 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:5774 full:0 size:[binsize: 1 max: 2 count: 5774 average: 1.02096 | standard deviation: 0.143573 | 0 5653 121 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4091 full:0 size:[binsize: 1 max: 2 count: 4091 average: 1.04473 | standard deviation: 0.206851 | 0 3908 183 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 6 count: 35855 average: 1.47321 | standard deviation: 0.503599 | 0 18936 16892 12 11 2 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:91974 full:0 size:[binsize: 4 max: 124 count: 91974 average: 77.7404 | standard deviation: 39.4622 | 7495 1453 1278 1239 1202 1214 1258 1399 1602 1819 1641 1493 1645 2335 2899 2194 1509 1258 1252 1288 1409 1705 2177 2939 2465 1853 5333 16906 14641 3914 975 184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1038 full:0 size:[binsize: 1 max: 4 count: 1038 average: 1.14451 | standard deviation: 0.363472 | 0 891 145 1 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:263 full:0 size:[binsize: 1 max: 3 count: 263 average: 1.15209 | standard deviation: 0.428026 | 0 230 26 7 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18954 full:0 size:[binsize: 1 max: 2 count: 18954 average: 1.00016 | standard deviation: 0.0125812 | 0 18951 3 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:47133 full:0 size:[binsize: 1 max: 22 count: 47133 average: 1.22553 | standard deviation: 0.928316 | 0 40311 5872 307 112 110 111 96 66 37 27 15 8 3 6 5 8 9 10 7 8 3 2 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1030 full:0 size:[binsize: 1 max: 2 count: 1030 average: 1.06796 | standard deviation: 0.253259 | 0 960 70 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:256 full:0 size:[binsize: 1 max: 2 count: 256 average: 1.05078 | standard deviation: 0.225788 | 0 243 13 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35860 full:0 size:[binsize: 1 max: 2 count: 35860 average: 1.0007 | standard deviation: 0.0264041 | 0 35835 25 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:91976 full:0 size:[binsize: 1 max: 2 count: 91976 average: 1.15204 | standard deviation: 0.359063 | 0 77992 13984 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 2 count: 4547 average: 1.00044 | standard deviation: 0.0209749 | 0 4545 2 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 2 count: 4547 average: 1.00088 | standard deviation: 0.029663 | 0 4543 4 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 2 count: 4546 average: 1.00066 | standard deviation: 0.0256917 | 0 4543 3 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 2 count: 4546 average: 1.00022 | standard deviation: 0.0148331 | 0 4545 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 16 count: 4547 average: 2.96899 | standard deviation: 3.11246 | 0 2996 51 57 62 145 560 338 124 36 31 39 26 29 22 16 15 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 16 count: 4547 average: 3.00462 | standard deviation: 3.15221 | 0 2994 47 54 58 124 578 312 143 44 38 43 36 25 21 16 14 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 16 count: 4546 average: 3.03366 | standard deviation: 3.18978 | 0 2989 45 54 55 117 573 315 139 57 42 40 38 29 24 16 13 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 16 count: 4546 average: 2.97206 | standard deviation: 3.12089 | 0 2994 59 60 59 126 575 323 124 45 31 40 27 33 22 14 14 ]
