# RL4LS
ASPDAC23'

Reinforcement learning for logic synthesis.

This is the source codes for our paper "Area-Driven FPGA Logic Synthesis Using Reinforcement Learning", published at 28th  Asia and South Pacific Design Automation Conference, Jan 2023.

The authors include Guanglei Zhou, Jason H.Anderson.
