{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646854151685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646854151685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 22:29:11 2022 " "Processing started: Wed Mar 09 22:29:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646854151685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1646854151685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pulse_Width_Modulation -c Pulse_Width_Modulation --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pulse_Width_Modulation -c Pulse_Width_Modulation --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1646854151685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1646854152145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1646854152145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT " "Found entity 1: CNT" {  } { { "CNT.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/CNT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646854162570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646854162570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.v 1 1 " "Found 1 design units, including 1 entities, in source file comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "COMP.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/COMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646854162571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646854162571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerodetect.v 1 1 " "Found 1 design units, including 1 entities, in source file zerodetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroDetect " "Found entity 1: ZeroDetect" {  } { { "ZeroDetect.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/ZeroDetect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646854162572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646854162572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmouput.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmouput.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWMOutput " "Found entity 1: PWMOutput" {  } { { "PWMOuput.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/PWMOuput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646854162574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646854162574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646854162576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646854162576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646854162577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646854162577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646854162578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646854162578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench " "Found entity 1: testBench" {  } { { "testBench.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/testBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646854162580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646854162580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM " "Elaborating entity \"PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1646854162617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:DP " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:DP\"" {  } { { "PWM.v" "DP" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/PWM.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646854162619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP DataPath:DP\|COMP:COMP0 " "Elaborating entity \"COMP\" for hierarchy \"DataPath:DP\|COMP:COMP0\"" {  } { { "DataPath.v" "COMP0" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/DataPath.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646854162621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT DataPath:DP\|CNT:CNT " "Elaborating entity \"CNT\" for hierarchy \"DataPath:DP\|CNT:CNT\"" {  } { { "DataPath.v" "CNT" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/DataPath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646854162622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CNT.v(17) " "Verilog HDL assignment warning at CNT.v(17): truncated value with size 32 to match size of target (16)" {  } { { "CNT.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/CNT.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1646854162623 "|CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroDetect DataPath:DP\|ZeroDetect:ZeroDec " "Elaborating entity \"ZeroDetect\" for hierarchy \"DataPath:DP\|ZeroDetect:ZeroDec\"" {  } { { "DataPath.v" "ZeroDec" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/DataPath.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646854162623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWMOutput DataPath:DP\|PWMOutput:PWM_Output " "Elaborating entity \"PWMOutput\" for hierarchy \"DataPath:DP\|PWMOutput:PWM_Output\"" {  } { { "DataPath.v" "PWM_Output" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/DataPath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646854162624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PWMOuput.v(8) " "Verilog HDL assignment warning at PWMOuput.v(8): truncated value with size 32 to match size of target (1)" {  } { { "PWMOuput.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/PWMOuput.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1646854162625 "|PWMOutput"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "PWM.v" "CU" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/PWM.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646854162626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(20) " "Verilog HDL assignment warning at ControlUnit.v(20): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/ControlUnit.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646854162627 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(23) " "Verilog HDL assignment warning at ControlUnit.v(23): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/ControlUnit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646854162627 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(30) " "Verilog HDL assignment warning at ControlUnit.v(30): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/ControlUnit.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646854162627 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(34) " "Verilog HDL assignment warning at ControlUnit.v(34): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/ControlUnit.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646854162627 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(37) " "Verilog HDL assignment warning at ControlUnit.v(37): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/ControlUnit.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646854162627 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(45) " "Verilog HDL assignment warning at ControlUnit.v(45): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#4/ControlUnit.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646854162627 "|ControlUnit"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646854162691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 22:29:22 2022 " "Processing ended: Wed Mar 09 22:29:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646854162691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646854162691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646854162691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1646854162691 ""}
