#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x611ca205be50 .scope module, "alu4_tb" "alu4_tb" 2 5;
 .timescale -9 -12;
v0x611ca2094ff0_0 .var "A", 3 0;
v0x611ca20950d0_0 .var "B", 3 0;
v0x611ca20952a0_0 .net "Y", 7 0, v0x611ca2092e30_0;  1 drivers
v0x611ca2095340_0 .var "clk", 0 0;
v0x611ca20953e0_0 .var "init", 0 0;
v0x611ca20954d0_0 .var "opcode", 2 0;
v0x611ca2095570_0 .net "overflow", 0 0, v0x611ca2093bd0_0;  1 drivers
v0x611ca2095610_0 .var "rst", 0 0;
v0x611ca20956b0_0 .net "zero", 0 0, v0x611ca2094560_0;  1 drivers
S_0x611ca20533d0 .scope module, "dut" "alu4" 2 24, 3 63 0, S_0x611ca205be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /INPUT 3 "opcode";
    .port_info 6 /OUTPUT 8 "Y";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /OUTPUT 1 "zero";
P_0x611ca2071220 .param/l "M" 0 3 65, +C4<00000000000000000000000000001000>;
P_0x611ca2071260 .param/l "N" 0 3 64, +C4<00000000000000000000000000000100>;
L_0x611ca209a220 .functor AND 1, v0x611ca20953e0_0, L_0x611ca209a0e0, C4<1>, C4<1>;
L_0x611ca209a510 .functor XNOR 1, L_0x611ca209a3d0, L_0x611ca209a470, C4<0>, C4<0>;
L_0x611ca209a830 .functor XOR 1, L_0x611ca209a620, L_0x611ca209a750, C4<0>, C4<0>;
L_0x611ca209a8f0 .functor AND 1, L_0x611ca209a510, L_0x611ca209a830, C4<1>, C4<1>;
v0x611ca2092cb0_0 .net "A", 3 0, v0x611ca2094ff0_0;  1 drivers
v0x611ca2092d70_0 .net "B", 3 0, v0x611ca20950d0_0;  1 drivers
v0x611ca2092e30_0 .var "Y", 7 0;
v0x611ca2092f20_0 .net *"_ivl_11", 0 0, L_0x611ca209a470;  1 drivers
v0x611ca2093000_0 .net *"_ivl_12", 0 0, L_0x611ca209a510;  1 drivers
v0x611ca2093110_0 .net *"_ivl_15", 0 0, L_0x611ca209a620;  1 drivers
v0x611ca20931f0_0 .net *"_ivl_17", 0 0, L_0x611ca209a750;  1 drivers
v0x611ca20932d0_0 .net *"_ivl_18", 0 0, L_0x611ca209a830;  1 drivers
L_0x7ef1183b70f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x611ca2093390_0 .net/2u *"_ivl_2", 2 0, L_0x7ef1183b70f0;  1 drivers
v0x611ca2093470_0 .net *"_ivl_23", 3 0, L_0x611ca209aa30;  1 drivers
v0x611ca2093550_0 .net *"_ivl_4", 0 0, L_0x611ca209a0e0;  1 drivers
v0x611ca2093610_0 .net *"_ivl_9", 0 0, L_0x611ca209a3d0;  1 drivers
v0x611ca20936f0_0 .net "clk", 0 0, v0x611ca2095340_0;  1 drivers
v0x611ca2093790_0 .net "diff4", 3 0, L_0x611ca2098700;  1 drivers
v0x611ca2093850_0 .net "init", 0 0, v0x611ca20953e0_0;  1 drivers
v0x611ca2093910_0 .net "init_mul", 0 0, L_0x611ca209a220;  1 drivers
v0x611ca2093a00_0 .net "mul_done", 0 0, v0x611ca208b710_0;  1 drivers
v0x611ca2093af0_0 .net "opcode", 2 0, v0x611ca20954d0_0;  1 drivers
v0x611ca2093bd0_0 .var "overflow", 0 0;
v0x611ca2093c90_0 .net "ovf_add", 0 0, L_0x611ca209a8f0;  1 drivers
v0x611ca2093d50_0 .net "ovf_mul", 0 0, L_0x611ca209aad0;  1 drivers
v0x611ca2093e10_0 .var "ovf_sel", 0 0;
v0x611ca2093ed0_0 .net "ovf_sub", 0 0, L_0x611ca2098e00;  1 drivers
v0x611ca2093fc0_0 .net "prod8", 7 0, v0x611ca208b570_0;  1 drivers
v0x611ca20940d0_0 .net "rst", 0 0, v0x611ca2095610_0;  1 drivers
v0x611ca20941c0_0 .net "shl4", 3 0, L_0x611ca2099f50;  1 drivers
v0x611ca20942d0_0 .net "sum4", 3 0, L_0x611ca2096b70;  1 drivers
v0x611ca20943e0_0 .net "xor4", 3 0, L_0x611ca2099d20;  1 drivers
v0x611ca20944a0_0 .var "y_sel", 7 0;
v0x611ca2094560_0 .var "zero", 0 0;
E_0x611ca2026d20/0 .event anyedge, v0x611ca2093af0_0, v0x611ca208a370_0, v0x611ca2093c90_0, v0x611ca208fff0_0;
E_0x611ca2026d20/1 .event anyedge, v0x611ca2090610_0, v0x611ca2092b40_0, v0x611ca208c950_0, v0x611ca208b570_0;
E_0x611ca2026d20/2 .event anyedge, v0x611ca2093d50_0;
E_0x611ca2026d20 .event/or E_0x611ca2026d20/0, E_0x611ca2026d20/1, E_0x611ca2026d20/2;
L_0x611ca209a040 .part v0x611ca20950d0_0, 0, 2;
L_0x611ca209a0e0 .cmp/eq 3, v0x611ca20954d0_0, L_0x7ef1183b70f0;
L_0x611ca209a3d0 .part v0x611ca2094ff0_0, 3, 1;
L_0x611ca209a470 .part v0x611ca20950d0_0, 3, 1;
L_0x611ca209a620 .part L_0x611ca2096b70, 3, 1;
L_0x611ca209a750 .part v0x611ca2094ff0_0, 3, 1;
L_0x611ca209aa30 .part v0x611ca208b570_0, 4, 4;
L_0x611ca209aad0 .reduce/or L_0x611ca209aa30;
S_0x611ca206ac00 .scope module, "u_add" "adder4_if" 3 84, 3 7 0, S_0x611ca20533d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "S";
v0x611ca208a490_0 .net "A", 3 0, v0x611ca2094ff0_0;  alias, 1 drivers
v0x611ca208a570_0 .net "B", 3 0, v0x611ca20950d0_0;  alias, 1 drivers
v0x611ca208a610_0 .net "S", 3 0, L_0x611ca2096b70;  alias, 1 drivers
S_0x611ca2064560 .scope module, "u_add" "sum4b" 3 12, 4 3 0, S_0x611ca206ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Co";
v0x611ca2089d30_0 .net "A", 3 0, v0x611ca2094ff0_0;  alias, 1 drivers
v0x611ca2089e30_0 .net "B", 3 0, v0x611ca20950d0_0;  alias, 1 drivers
v0x611ca2089f10_0 .net "C0", 0 0, L_0x611ca2050aa0;  1 drivers
v0x611ca208a000_0 .net "C1", 0 0, L_0x611ca2095d00;  1 drivers
v0x611ca208a0f0_0 .net "C2", 0 0, L_0x611ca20962d0;  1 drivers
L_0x7ef1183b7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x611ca208a230_0 .net "Ci", 0 0, L_0x7ef1183b7018;  1 drivers
v0x611ca208a2d0_0 .net "Co", 0 0, L_0x611ca2096880;  1 drivers
v0x611ca208a370_0 .net "S", 3 0, L_0x611ca2096b70;  alias, 1 drivers
L_0x611ca20959a0 .part v0x611ca2094ff0_0, 0, 1;
L_0x611ca2095a40 .part v0x611ca20950d0_0, 0, 1;
L_0x611ca2095e10 .part v0x611ca2094ff0_0, 1, 1;
L_0x611ca2095eb0 .part v0x611ca20950d0_0, 1, 1;
L_0x611ca20963e0 .part v0x611ca2094ff0_0, 2, 1;
L_0x611ca2096480 .part v0x611ca20950d0_0, 2, 1;
L_0x611ca20969e0 .part v0x611ca2094ff0_0, 3, 1;
L_0x611ca2096a80 .part v0x611ca20950d0_0, 3, 1;
L_0x611ca2096b70 .concat8 [ 1 1 1 1], L_0x611ca2050860, L_0x611ca2095c60, L_0x611ca2096230, L_0x611ca20967e0;
S_0x611ca20651e0 .scope module, "bit0" "sum1b" 4 15, 5 1 0, S_0x611ca2064560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x611ca2051610 .functor XOR 1, L_0x611ca20959a0, L_0x611ca2095a40, C4<0>, C4<0>;
L_0x611ca204fd30 .functor AND 1, L_0x611ca20959a0, L_0x611ca2095a40, C4<1>, C4<1>;
L_0x611ca2050080 .functor AND 1, L_0x7ef1183b7018, L_0x611ca2051610, C4<1>, C4<1>;
L_0x611ca2050860 .functor XOR 1, L_0x7ef1183b7018, L_0x611ca2051610, C4<0>, C4<0>;
L_0x611ca2050aa0 .functor OR 1, L_0x611ca204fd30, L_0x611ca2050080, C4<0>, C4<0>;
v0x611ca2051440_0 .net "A", 0 0, L_0x611ca20959a0;  1 drivers
v0x611ca20517b0_0 .net "B", 0 0, L_0x611ca2095a40;  1 drivers
v0x611ca204fe50_0 .net "Ci", 0 0, L_0x7ef1183b7018;  alias, 1 drivers
v0x611ca20501e0_0 .net "Co", 0 0, L_0x611ca2050aa0;  alias, 1 drivers
v0x611ca2050a00_0 .net "S", 0 0, L_0x611ca2050860;  1 drivers
v0x611ca2050c00_0 .net "and1", 0 0, L_0x611ca204fd30;  1 drivers
v0x611ca2074000_0 .net "and2", 0 0, L_0x611ca2050080;  1 drivers
v0x611ca20880f0_0 .net "xor1", 0 0, L_0x611ca2051610;  1 drivers
S_0x611ca2088250 .scope module, "bit1" "sum1b" 4 16, 5 1 0, S_0x611ca2064560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x611ca2073e60 .functor XOR 1, L_0x611ca2095e10, L_0x611ca2095eb0, C4<0>, C4<0>;
L_0x611ca2095ae0 .functor AND 1, L_0x611ca2095e10, L_0x611ca2095eb0, C4<1>, C4<1>;
L_0x611ca2095bf0 .functor AND 1, L_0x611ca2050aa0, L_0x611ca2073e60, C4<1>, C4<1>;
L_0x611ca2095c60 .functor XOR 1, L_0x611ca2050aa0, L_0x611ca2073e60, C4<0>, C4<0>;
L_0x611ca2095d00 .functor OR 1, L_0x611ca2095ae0, L_0x611ca2095bf0, C4<0>, C4<0>;
v0x611ca2088450_0 .net "A", 0 0, L_0x611ca2095e10;  1 drivers
v0x611ca2088510_0 .net "B", 0 0, L_0x611ca2095eb0;  1 drivers
v0x611ca20885d0_0 .net "Ci", 0 0, L_0x611ca2050aa0;  alias, 1 drivers
v0x611ca20886d0_0 .net "Co", 0 0, L_0x611ca2095d00;  alias, 1 drivers
v0x611ca2088770_0 .net "S", 0 0, L_0x611ca2095c60;  1 drivers
v0x611ca2088860_0 .net "and1", 0 0, L_0x611ca2095ae0;  1 drivers
v0x611ca2088920_0 .net "and2", 0 0, L_0x611ca2095bf0;  1 drivers
v0x611ca20889e0_0 .net "xor1", 0 0, L_0x611ca2073e60;  1 drivers
S_0x611ca2088b40 .scope module, "bit2" "sum1b" 4 17, 5 1 0, S_0x611ca2064560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x611ca2095f80 .functor XOR 1, L_0x611ca20963e0, L_0x611ca2096480, C4<0>, C4<0>;
L_0x611ca2095ff0 .functor AND 1, L_0x611ca20963e0, L_0x611ca2096480, C4<1>, C4<1>;
L_0x611ca2096130 .functor AND 1, L_0x611ca2095d00, L_0x611ca2095f80, C4<1>, C4<1>;
L_0x611ca2096230 .functor XOR 1, L_0x611ca2095d00, L_0x611ca2095f80, C4<0>, C4<0>;
L_0x611ca20962d0 .functor OR 1, L_0x611ca2095ff0, L_0x611ca2096130, C4<0>, C4<0>;
v0x611ca2088d50_0 .net "A", 0 0, L_0x611ca20963e0;  1 drivers
v0x611ca2088e10_0 .net "B", 0 0, L_0x611ca2096480;  1 drivers
v0x611ca2088ed0_0 .net "Ci", 0 0, L_0x611ca2095d00;  alias, 1 drivers
v0x611ca2088fd0_0 .net "Co", 0 0, L_0x611ca20962d0;  alias, 1 drivers
v0x611ca2089070_0 .net "S", 0 0, L_0x611ca2096230;  1 drivers
v0x611ca2089160_0 .net "and1", 0 0, L_0x611ca2095ff0;  1 drivers
v0x611ca2089220_0 .net "and2", 0 0, L_0x611ca2096130;  1 drivers
v0x611ca20892e0_0 .net "xor1", 0 0, L_0x611ca2095f80;  1 drivers
S_0x611ca2089440 .scope module, "bit3" "sum1b" 4 18, 5 1 0, S_0x611ca2064560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x611ca2096560 .functor XOR 1, L_0x611ca20969e0, L_0x611ca2096a80, C4<0>, C4<0>;
L_0x611ca20965d0 .functor AND 1, L_0x611ca20969e0, L_0x611ca2096a80, C4<1>, C4<1>;
L_0x611ca20966e0 .functor AND 1, L_0x611ca20962d0, L_0x611ca2096560, C4<1>, C4<1>;
L_0x611ca20967e0 .functor XOR 1, L_0x611ca20962d0, L_0x611ca2096560, C4<0>, C4<0>;
L_0x611ca2096880 .functor OR 1, L_0x611ca20965d0, L_0x611ca20966e0, C4<0>, C4<0>;
v0x611ca2089620_0 .net "A", 0 0, L_0x611ca20969e0;  1 drivers
v0x611ca2089700_0 .net "B", 0 0, L_0x611ca2096a80;  1 drivers
v0x611ca20897c0_0 .net "Ci", 0 0, L_0x611ca20962d0;  alias, 1 drivers
v0x611ca20898c0_0 .net "Co", 0 0, L_0x611ca2096880;  alias, 1 drivers
v0x611ca2089960_0 .net "S", 0 0, L_0x611ca20967e0;  1 drivers
v0x611ca2089a50_0 .net "and1", 0 0, L_0x611ca20965d0;  1 drivers
v0x611ca2089b10_0 .net "and2", 0 0, L_0x611ca20966e0;  1 drivers
v0x611ca2089bd0_0 .net "xor1", 0 0, L_0x611ca2096560;  1 drivers
S_0x611ca208a750 .scope module, "u_mul" "mul4_if" 3 94, 3 44 0, S_0x611ca20533d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /OUTPUT 8 "P";
    .port_info 6 /OUTPUT 1 "done";
v0x611ca208bcd0_0 .net "A", 3 0, v0x611ca2094ff0_0;  alias, 1 drivers
v0x611ca208bdb0_0 .net "B", 3 0, v0x611ca20950d0_0;  alias, 1 drivers
v0x611ca208be70_0 .net "P", 7 0, v0x611ca208b570_0;  alias, 1 drivers
v0x611ca208bf10_0 .net "clk", 0 0, v0x611ca2095340_0;  alias, 1 drivers
v0x611ca208bfb0_0 .net "done", 0 0, v0x611ca208b710_0;  alias, 1 drivers
v0x611ca208c050_0 .net "init", 0 0, L_0x611ca209a220;  alias, 1 drivers
v0x611ca208c120_0 .net "rst", 0 0, v0x611ca2095610_0;  alias, 1 drivers
S_0x611ca208a9e0 .scope module, "u_mul" "multiplier" 3 52, 6 1 0, S_0x611ca208a750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "init";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "MD";
    .port_info 4 /INPUT 4 "MR";
    .port_info 5 /OUTPUT 8 "PP";
    .port_info 6 /OUTPUT 1 "done";
P_0x611ca208abc0 .param/l "ADD" 1 6 14, C4<010>;
P_0x611ca208ac00 .param/l "CHECK" 1 6 13, C4<001>;
P_0x611ca208ac40 .param/l "END_STATE" 1 6 16, C4<100>;
P_0x611ca208ac80 .param/l "SHIFT" 1 6 15, C4<011>;
P_0x611ca208acc0 .param/l "START" 1 6 12, C4<000>;
v0x611ca208b050_0 .var "A", 7 0;
v0x611ca208b150_0 .var "B", 3 0;
v0x611ca208b230_0 .net "LSB_B", 0 0, L_0x611ca209a330;  1 drivers
v0x611ca208b300_0 .net "MD", 3 0, v0x611ca2094ff0_0;  alias, 1 drivers
v0x611ca208b410_0 .net "MR", 3 0, v0x611ca20950d0_0;  alias, 1 drivers
v0x611ca208b570_0 .var "PP", 7 0;
v0x611ca208b650_0 .net "clk", 0 0, v0x611ca2095340_0;  alias, 1 drivers
v0x611ca208b710_0 .var "done", 0 0;
v0x611ca208b7d0_0 .var "fsm_state", 2 0;
v0x611ca208b8b0_0 .net "init", 0 0, L_0x611ca209a220;  alias, 1 drivers
v0x611ca208b970_0 .var "iter", 1 0;
v0x611ca208ba50_0 .var "next_state", 2 0;
v0x611ca208bb30_0 .net "rst", 0 0, v0x611ca2095610_0;  alias, 1 drivers
E_0x611ca2026970 .event posedge, v0x611ca208b650_0;
E_0x611ca1ffb2d0 .event anyedge, v0x611ca208b7d0_0, v0x611ca208b230_0, v0x611ca208b970_0;
L_0x611ca209a330 .part v0x611ca208b150_0, 0, 1;
S_0x611ca208c230 .scope module, "u_shl" "shl4_if" 3 90, 3 36 0, S_0x611ca20533d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 4 "Y";
v0x611ca208cac0_0 .net "A", 3 0, v0x611ca2094ff0_0;  alias, 1 drivers
v0x611ca208cb80_0 .net "B", 1 0, L_0x611ca209a040;  1 drivers
v0x611ca208cc70_0 .net "Y", 3 0, L_0x611ca2099f50;  alias, 1 drivers
S_0x611ca208c490 .scope module, "u_sh" "shifter4_logical_left" 3 41, 7 2 0, S_0x611ca208c230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 4 "Y";
v0x611ca208c700_0 .net "A", 3 0, v0x611ca2094ff0_0;  alias, 1 drivers
v0x611ca208c870_0 .net "B", 1 0, L_0x611ca209a040;  alias, 1 drivers
v0x611ca208c950_0 .net "Y", 3 0, L_0x611ca2099f50;  alias, 1 drivers
L_0x611ca2099f50 .shift/l 4, v0x611ca2094ff0_0, L_0x611ca209a040;
S_0x611ca208cdb0 .scope module, "u_sub" "sub4_if" 3 86, 3 16 0, S_0x611ca20533d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "D";
    .port_info 3 /OUTPUT 1 "Overflow";
v0x611ca2090f40_0 .net "A", 3 0, v0x611ca2094ff0_0;  alias, 1 drivers
v0x611ca2091020_0 .net "B", 3 0, v0x611ca20950d0_0;  alias, 1 drivers
v0x611ca20910e0_0 .net "D", 3 0, L_0x611ca2098700;  alias, 1 drivers
v0x611ca2091180_0 .net "Overflow", 0 0, L_0x611ca2098e00;  alias, 1 drivers
S_0x611ca208cf70 .scope module, "u_sub" "sub4b_signed" 3 22, 8 4 0, S_0x611ca208cdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "D";
    .port_info 3 /OUTPUT 1 "Overflow";
    .port_info 4 /OUTPUT 1 "Negative";
    .port_info 5 /OUTPUT 1 "Zero";
L_0x611ca2096de0 .functor NOT 4, v0x611ca20950d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x611ca2098af0 .functor XOR 1, L_0x611ca20989b0, L_0x611ca2098a50, C4<0>, C4<0>;
L_0x611ca2098cf0 .functor XOR 1, L_0x611ca2098bb0, L_0x611ca2098c50, C4<0>, C4<0>;
L_0x611ca2098e00 .functor AND 1, L_0x611ca2098af0, L_0x611ca2098cf0, C4<1>, C4<1>;
v0x611ca2090110_0 .net "A", 3 0, v0x611ca2094ff0_0;  alias, 1 drivers
v0x611ca20901f0_0 .net "B", 3 0, v0x611ca20950d0_0;  alias, 1 drivers
v0x611ca2090340_0 .net "Bx", 3 0, L_0x611ca2096de0;  1 drivers
v0x611ca20903e0_0 .net "Co", 0 0, L_0x611ca2098460;  1 drivers
v0x611ca2090480_0 .net "D", 3 0, L_0x611ca2098700;  alias, 1 drivers
v0x611ca2090570_0 .net "Negative", 0 0, L_0x611ca2098f40;  1 drivers
v0x611ca2090610_0 .net "Overflow", 0 0, L_0x611ca2098e00;  alias, 1 drivers
v0x611ca20906d0_0 .net "Zero", 0 0, L_0x611ca2098fe0;  1 drivers
v0x611ca2090790_0 .net *"_ivl_11", 0 0, L_0x611ca2098bb0;  1 drivers
v0x611ca2090900_0 .net *"_ivl_13", 0 0, L_0x611ca2098c50;  1 drivers
v0x611ca20909e0_0 .net *"_ivl_14", 0 0, L_0x611ca2098cf0;  1 drivers
L_0x7ef1183b70a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x611ca2090ac0_0 .net/2u *"_ivl_20", 3 0, L_0x7ef1183b70a8;  1 drivers
v0x611ca2090ba0_0 .net *"_ivl_5", 0 0, L_0x611ca20989b0;  1 drivers
v0x611ca2090c80_0 .net *"_ivl_7", 0 0, L_0x611ca2098a50;  1 drivers
v0x611ca2090d60_0 .net *"_ivl_8", 0 0, L_0x611ca2098af0;  1 drivers
L_0x611ca20989b0 .part v0x611ca2094ff0_0, 3, 1;
L_0x611ca2098a50 .part v0x611ca20950d0_0, 3, 1;
L_0x611ca2098bb0 .part v0x611ca2094ff0_0, 3, 1;
L_0x611ca2098c50 .part L_0x611ca2098700, 3, 1;
L_0x611ca2098f40 .part L_0x611ca2098700, 3, 1;
L_0x611ca2098fe0 .cmp/eq 4, L_0x611ca2098700, L_0x7ef1183b70a8;
S_0x611ca208d1f0 .scope module, "u_add" "sum4b" 8 16, 4 3 0, S_0x611ca208cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Co";
v0x611ca208f9d0_0 .net "A", 3 0, v0x611ca2094ff0_0;  alias, 1 drivers
v0x611ca208fab0_0 .net "B", 3 0, L_0x611ca2096de0;  alias, 1 drivers
v0x611ca208fb90_0 .net "C0", 0 0, L_0x611ca2097150;  1 drivers
v0x611ca208fc80_0 .net "C1", 0 0, L_0x611ca20978d0;  1 drivers
v0x611ca208fd70_0 .net "C2", 0 0, L_0x611ca2097eb0;  1 drivers
L_0x7ef1183b7060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x611ca208feb0_0 .net "Ci", 0 0, L_0x7ef1183b7060;  1 drivers
v0x611ca208ff50_0 .net "Co", 0 0, L_0x611ca2098460;  alias, 1 drivers
v0x611ca208fff0_0 .net "S", 3 0, L_0x611ca2098700;  alias, 1 drivers
L_0x611ca2097260 .part v0x611ca2094ff0_0, 0, 1;
L_0x611ca2097510 .part L_0x611ca2096de0, 0, 1;
L_0x611ca20979e0 .part v0x611ca2094ff0_0, 1, 1;
L_0x611ca2097a80 .part L_0x611ca2096de0, 1, 1;
L_0x611ca2097fc0 .part v0x611ca2094ff0_0, 2, 1;
L_0x611ca2098060 .part L_0x611ca2096de0, 2, 1;
L_0x611ca2098570 .part v0x611ca2094ff0_0, 3, 1;
L_0x611ca2098610 .part L_0x611ca2096de0, 3, 1;
L_0x611ca2098700 .concat8 [ 1 1 1 1], L_0x611ca20970e0, L_0x611ca2097830, L_0x611ca2097e10, L_0x611ca20983c0;
S_0x611ca208d420 .scope module, "bit0" "sum1b" 4 15, 5 1 0, S_0x611ca208d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x611ca2096e50 .functor XOR 1, L_0x611ca2097260, L_0x611ca2097510, C4<0>, C4<0>;
L_0x611ca2096ec0 .functor AND 1, L_0x611ca2097260, L_0x611ca2097510, C4<1>, C4<1>;
L_0x611ca2096fd0 .functor AND 1, L_0x7ef1183b7060, L_0x611ca2096e50, C4<1>, C4<1>;
L_0x611ca20970e0 .functor XOR 1, L_0x7ef1183b7060, L_0x611ca2096e50, C4<0>, C4<0>;
L_0x611ca2097150 .functor OR 1, L_0x611ca2096ec0, L_0x611ca2096fd0, C4<0>, C4<0>;
v0x611ca208d650_0 .net "A", 0 0, L_0x611ca2097260;  1 drivers
v0x611ca208d730_0 .net "B", 0 0, L_0x611ca2097510;  1 drivers
v0x611ca208d7f0_0 .net "Ci", 0 0, L_0x7ef1183b7060;  alias, 1 drivers
v0x611ca208d8c0_0 .net "Co", 0 0, L_0x611ca2097150;  alias, 1 drivers
v0x611ca208d980_0 .net "S", 0 0, L_0x611ca20970e0;  1 drivers
v0x611ca208da90_0 .net "and1", 0 0, L_0x611ca2096ec0;  1 drivers
v0x611ca208db50_0 .net "and2", 0 0, L_0x611ca2096fd0;  1 drivers
v0x611ca208dc10_0 .net "xor1", 0 0, L_0x611ca2096e50;  1 drivers
S_0x611ca208dd70 .scope module, "bit1" "sum1b" 4 16, 5 1 0, S_0x611ca208d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x611ca20975b0 .functor XOR 1, L_0x611ca20979e0, L_0x611ca2097a80, C4<0>, C4<0>;
L_0x611ca2097620 .functor AND 1, L_0x611ca20979e0, L_0x611ca2097a80, C4<1>, C4<1>;
L_0x611ca2097730 .functor AND 1, L_0x611ca2097150, L_0x611ca20975b0, C4<1>, C4<1>;
L_0x611ca2097830 .functor XOR 1, L_0x611ca2097150, L_0x611ca20975b0, C4<0>, C4<0>;
L_0x611ca20978d0 .functor OR 1, L_0x611ca2097620, L_0x611ca2097730, C4<0>, C4<0>;
v0x611ca208dff0_0 .net "A", 0 0, L_0x611ca20979e0;  1 drivers
v0x611ca208e0b0_0 .net "B", 0 0, L_0x611ca2097a80;  1 drivers
v0x611ca208e170_0 .net "Ci", 0 0, L_0x611ca2097150;  alias, 1 drivers
v0x611ca208e270_0 .net "Co", 0 0, L_0x611ca20978d0;  alias, 1 drivers
v0x611ca208e310_0 .net "S", 0 0, L_0x611ca2097830;  1 drivers
v0x611ca208e400_0 .net "and1", 0 0, L_0x611ca2097620;  1 drivers
v0x611ca208e4c0_0 .net "and2", 0 0, L_0x611ca2097730;  1 drivers
v0x611ca208e580_0 .net "xor1", 0 0, L_0x611ca20975b0;  1 drivers
S_0x611ca208e6e0 .scope module, "bit2" "sum1b" 4 17, 5 1 0, S_0x611ca208d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x611ca2097be0 .functor XOR 1, L_0x611ca2097fc0, L_0x611ca2098060, C4<0>, C4<0>;
L_0x611ca2097c50 .functor AND 1, L_0x611ca2097fc0, L_0x611ca2098060, C4<1>, C4<1>;
L_0x611ca2097d10 .functor AND 1, L_0x611ca20978d0, L_0x611ca2097be0, C4<1>, C4<1>;
L_0x611ca2097e10 .functor XOR 1, L_0x611ca20978d0, L_0x611ca2097be0, C4<0>, C4<0>;
L_0x611ca2097eb0 .functor OR 1, L_0x611ca2097c50, L_0x611ca2097d10, C4<0>, C4<0>;
v0x611ca208e970_0 .net "A", 0 0, L_0x611ca2097fc0;  1 drivers
v0x611ca208ea30_0 .net "B", 0 0, L_0x611ca2098060;  1 drivers
v0x611ca208eaf0_0 .net "Ci", 0 0, L_0x611ca20978d0;  alias, 1 drivers
v0x611ca208ebf0_0 .net "Co", 0 0, L_0x611ca2097eb0;  alias, 1 drivers
v0x611ca208ec90_0 .net "S", 0 0, L_0x611ca2097e10;  1 drivers
v0x611ca208ed80_0 .net "and1", 0 0, L_0x611ca2097c50;  1 drivers
v0x611ca208ee40_0 .net "and2", 0 0, L_0x611ca2097d10;  1 drivers
v0x611ca208ef00_0 .net "xor1", 0 0, L_0x611ca2097be0;  1 drivers
S_0x611ca208f060 .scope module, "bit3" "sum1b" 4 18, 5 1 0, S_0x611ca208d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x611ca2098140 .functor XOR 1, L_0x611ca2098570, L_0x611ca2098610, C4<0>, C4<0>;
L_0x611ca20981b0 .functor AND 1, L_0x611ca2098570, L_0x611ca2098610, C4<1>, C4<1>;
L_0x611ca20982c0 .functor AND 1, L_0x611ca2097eb0, L_0x611ca2098140, C4<1>, C4<1>;
L_0x611ca20983c0 .functor XOR 1, L_0x611ca2097eb0, L_0x611ca2098140, C4<0>, C4<0>;
L_0x611ca2098460 .functor OR 1, L_0x611ca20981b0, L_0x611ca20982c0, C4<0>, C4<0>;
v0x611ca208f2c0_0 .net "A", 0 0, L_0x611ca2098570;  1 drivers
v0x611ca208f3a0_0 .net "B", 0 0, L_0x611ca2098610;  1 drivers
v0x611ca208f460_0 .net "Ci", 0 0, L_0x611ca2097eb0;  alias, 1 drivers
v0x611ca208f560_0 .net "Co", 0 0, L_0x611ca2098460;  alias, 1 drivers
v0x611ca208f600_0 .net "S", 0 0, L_0x611ca20983c0;  1 drivers
v0x611ca208f6f0_0 .net "and1", 0 0, L_0x611ca20981b0;  1 drivers
v0x611ca208f7b0_0 .net "and2", 0 0, L_0x611ca20982c0;  1 drivers
v0x611ca208f870_0 .net "xor1", 0 0, L_0x611ca2098140;  1 drivers
S_0x611ca20912b0 .scope module, "u_xor" "xor4_if" 3 88, 3 26 0, S_0x611ca20533d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "X";
v0x611ca20929c0_0 .net "A", 3 0, v0x611ca2094ff0_0;  alias, 1 drivers
v0x611ca2092a80_0 .net "B", 3 0, v0x611ca20950d0_0;  alias, 1 drivers
v0x611ca2092b40_0 .net "X", 3 0, L_0x611ca2099d20;  alias, 1 drivers
L_0x611ca2099180 .part v0x611ca2094ff0_0, 0, 1;
L_0x611ca2099270 .part v0x611ca20950d0_0, 0, 1;
L_0x611ca20993d0 .part v0x611ca2094ff0_0, 1, 1;
L_0x611ca20994c0 .part v0x611ca20950d0_0, 1, 1;
L_0x611ca2099860 .part v0x611ca2094ff0_0, 2, 1;
L_0x611ca2099950 .part v0x611ca20950d0_0, 2, 1;
L_0x611ca2099af0 .part v0x611ca2094ff0_0, 3, 1;
L_0x611ca2099be0 .part v0x611ca20950d0_0, 3, 1;
L_0x611ca2099d20 .concat8 [ 1 1 1 1], L_0x611ca2099110, L_0x611ca2099360, L_0x611ca20997f0, L_0x611ca2099a80;
S_0x611ca2091550 .scope module, "b0" "xor1" 3 30, 9 1 0, S_0x611ca20912b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x611ca2099110 .functor XOR 1, L_0x611ca2099180, L_0x611ca2099270, C4<0>, C4<0>;
v0x611ca20917c0_0 .net "a", 0 0, L_0x611ca2099180;  1 drivers
v0x611ca20918a0_0 .net "b", 0 0, L_0x611ca2099270;  1 drivers
v0x611ca2091960_0 .net "y", 0 0, L_0x611ca2099110;  1 drivers
S_0x611ca2091a80 .scope module, "b1" "xor1" 3 31, 9 1 0, S_0x611ca20912b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x611ca2099360 .functor XOR 1, L_0x611ca20993d0, L_0x611ca20994c0, C4<0>, C4<0>;
v0x611ca2091cb0_0 .net "a", 0 0, L_0x611ca20993d0;  1 drivers
v0x611ca2091d90_0 .net "b", 0 0, L_0x611ca20994c0;  1 drivers
v0x611ca2091e50_0 .net "y", 0 0, L_0x611ca2099360;  1 drivers
S_0x611ca2091f70 .scope module, "b2" "xor1" 3 32, 9 1 0, S_0x611ca20912b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x611ca20997f0 .functor XOR 1, L_0x611ca2099860, L_0x611ca2099950, C4<0>, C4<0>;
v0x611ca20921d0_0 .net "a", 0 0, L_0x611ca2099860;  1 drivers
v0x611ca2092290_0 .net "b", 0 0, L_0x611ca2099950;  1 drivers
v0x611ca2092350_0 .net "y", 0 0, L_0x611ca20997f0;  1 drivers
S_0x611ca20924a0 .scope module, "b3" "xor1" 3 33, 9 1 0, S_0x611ca20912b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x611ca2099a80 .functor XOR 1, L_0x611ca2099af0, L_0x611ca2099be0, C4<0>, C4<0>;
v0x611ca20926d0_0 .net "a", 0 0, L_0x611ca2099af0;  1 drivers
v0x611ca20927b0_0 .net "b", 0 0, L_0x611ca2099be0;  1 drivers
v0x611ca2092870_0 .net "y", 0 0, L_0x611ca2099a80;  1 drivers
S_0x611ca2094790 .scope task, "run_mul" "run_mul" 2 56, 2 56 0, S_0x611ca205be50;
 .timescale -9 -12;
v0x611ca20949b0_0 .var "a", 3 0;
v0x611ca2094ab0_0 .var "b", 3 0;
E_0x611ca2026210 .event anyedge, v0x611ca208b710_0;
TD_alu4_tb.run_mul ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x611ca20954d0_0, 0, 3;
    %load/vec4 v0x611ca20949b0_0;
    %store/vec4 v0x611ca2094ff0_0, 0, 4;
    %load/vec4 v0x611ca2094ab0_0;
    %store/vec4 v0x611ca20950d0_0, 0, 4;
    %wait E_0x611ca2026970;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611ca20953e0_0, 0, 1;
    %wait E_0x611ca2026970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611ca20953e0_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x611ca2093a00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x611ca2026210;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x611ca2026970;
    %wait E_0x611ca2026970;
    %end;
S_0x611ca2094b90 .scope task, "run_nonmul" "run_nonmul" 2 45, 2 45 0, S_0x611ca205be50;
 .timescale -9 -12;
v0x611ca2094d70_0 .var "a", 3 0;
v0x611ca2094e50_0 .var "b", 3 0;
v0x611ca2094f30_0 .var "opc", 2 0;
TD_alu4_tb.run_nonmul ;
    %load/vec4 v0x611ca2094f30_0;
    %store/vec4 v0x611ca20954d0_0, 0, 3;
    %load/vec4 v0x611ca2094d70_0;
    %store/vec4 v0x611ca2094ff0_0, 0, 4;
    %load/vec4 v0x611ca2094e50_0;
    %store/vec4 v0x611ca20950d0_0, 0, 4;
    %wait E_0x611ca2026970;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611ca20953e0_0, 0, 1;
    %wait E_0x611ca2026970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611ca20953e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x611ca2026970;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %end;
    .scope S_0x611ca208a9e0;
T_2 ;
    %wait E_0x611ca1ffb2d0;
    %load/vec4 v0x611ca208b7d0_0;
    %store/vec4 v0x611ca208ba50_0, 0, 3;
    %load/vec4 v0x611ca208b7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611ca208ba50_0, 0, 3;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611ca208ba50_0, 0, 3;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x611ca208b230_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %store/vec4 v0x611ca208ba50_0, 0, 3;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x611ca208ba50_0, 0, 3;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x611ca208b970_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v0x611ca208ba50_0, 0, 3;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x611ca208ba50_0, 0, 3;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x611ca208a9e0;
T_3 ;
    %wait E_0x611ca2026970;
    %load/vec4 v0x611ca208bb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x611ca208b7d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x611ca208b570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x611ca208b050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x611ca208b150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x611ca208b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611ca208b710_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x611ca208b8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x611ca208b7d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x611ca208b570_0, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x611ca208b300_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x611ca208b050_0, 0;
    %load/vec4 v0x611ca208b410_0;
    %assign/vec4 v0x611ca208b150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x611ca208b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611ca208b710_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x611ca208ba50_0;
    %assign/vec4 v0x611ca208b7d0_0, 0;
    %load/vec4 v0x611ca208b7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611ca208b710_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x611ca208b570_0;
    %load/vec4 v0x611ca208b050_0;
    %add;
    %assign/vec4 v0x611ca208b570_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x611ca208b050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x611ca208b050_0, 0;
    %load/vec4 v0x611ca208b150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x611ca208b150_0, 0;
    %load/vec4 v0x611ca208b970_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x611ca208b970_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x611ca208b710_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x611ca20533d0;
T_4 ;
    %wait E_0x611ca2026d20;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x611ca20944a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611ca2093e10_0, 0, 1;
    %load/vec4 v0x611ca2093af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x611ca20944a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611ca2093e10_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x611ca20942d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611ca20944a0_0, 0, 8;
    %load/vec4 v0x611ca2093c90_0;
    %store/vec4 v0x611ca2093e10_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x611ca2093790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611ca20944a0_0, 0, 8;
    %load/vec4 v0x611ca2093ed0_0;
    %store/vec4 v0x611ca2093e10_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x611ca20943e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611ca20944a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611ca2093e10_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x611ca20941c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611ca20944a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611ca2093e10_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x611ca2093fc0_0;
    %store/vec4 v0x611ca20944a0_0, 0, 8;
    %load/vec4 v0x611ca2093d50_0;
    %store/vec4 v0x611ca2093e10_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x611ca20533d0;
T_5 ;
    %wait E_0x611ca2026970;
    %load/vec4 v0x611ca20940d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x611ca2092e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611ca2093bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x611ca2094560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x611ca2093af0_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x611ca2093850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x611ca20944a0_0;
    %assign/vec4 v0x611ca2092e30_0, 0;
    %load/vec4 v0x611ca2093e10_0;
    %assign/vec4 v0x611ca2093bd0_0, 0;
    %load/vec4 v0x611ca20944a0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x611ca2094560_0, 0;
T_5.4 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x611ca2093a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x611ca2093fc0_0;
    %assign/vec4 v0x611ca2092e30_0, 0;
    %load/vec4 v0x611ca2093d50_0;
    %assign/vec4 v0x611ca2093bd0_0, 0;
    %load/vec4 v0x611ca2093fc0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x611ca2094560_0, 0;
T_5.6 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x611ca205be50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611ca2095340_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x611ca205be50;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x611ca2095340_0;
    %inv;
    %store/vec4 v0x611ca2095340_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x611ca205be50;
T_8 ;
    %vpi_call 2 38 "$dumpfile", "alu4_tb.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x611ca205be50 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x611ca205be50;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611ca2095610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611ca20953e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611ca20954d0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x611ca2094ff0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x611ca20950d0_0, 0, 4;
    %pushi/vec4 2, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x611ca2026970;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611ca2095610_0, 0, 1;
    %wait E_0x611ca2026970;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611ca2094f30_0, 0, 3;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x611ca2094d70_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x611ca2094e50_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0x611ca2094b90;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611ca2094f30_0, 0, 3;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x611ca2094d70_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x611ca2094e50_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0x611ca2094b90;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x611ca2094f30_0, 0, 3;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x611ca2094d70_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x611ca2094e50_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0x611ca2094b90;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x611ca2094f30_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x611ca2094d70_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x611ca2094e50_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0x611ca2094b90;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x611ca2094f30_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x611ca2094d70_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x611ca2094e50_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0x611ca2094b90;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x611ca2094f30_0, 0, 3;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x611ca2094d70_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x611ca2094e50_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0x611ca2094b90;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x611ca2094f30_0, 0, 3;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x611ca2094d70_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x611ca2094e50_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0x611ca2094b90;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x611ca2094f30_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x611ca2094d70_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x611ca2094e50_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0x611ca2094b90;
    %join;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x611ca20949b0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x611ca2094ab0_0, 0, 4;
    %fork TD_alu4_tb.run_mul, S_0x611ca2094790;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x611ca20949b0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x611ca2094ab0_0, 0, 4;
    %fork TD_alu4_tb.run_mul, S_0x611ca2094790;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x611ca20949b0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x611ca2094ab0_0, 0, 4;
    %fork TD_alu4_tb.run_mul, S_0x611ca2094790;
    %join;
    %delay 50000, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "all_operators_tb.v";
    "./all_operators.v";
    "./sum4b.v";
    "./sum1b.v";
    "./multiplier4b.v";
    "./shifter4b.v";
    "./subtraction4b.v";
    "./xorNb.v";
