<?xml version="1.0"?>
<!--                                                                                         -->
<!--   Copyright (2021) Intel Corporation.                                                                                                                        -->
<!--                                                                                                                                                              -->
<!--   Redistribution. Redistribution and use in binary form, without modification, are permitted provided that the following conditions are met:                 -->
<!--                                                                                                                                                              -->
<!--    * Redistributions must reproduce the above copyright notice and the following disclaimer in the documentation and/or other materials provided with        -->
<!--   the distribution.                                                                                                                                          -->
<!--    * Neither the name of Intel Corporation nor the names of its suppliers may be used to endorse or promote products derived from this software              -->
<!--   without specific prior written permission.                                                                                                                 -->
<!--    * No reverse engineering, decompilation, or disassembly of this software is permitted.                                                                    -->
<!--                                                                                                                                                              -->
<!--   Limited patent license.  Intel Corporation grants a world-wide, royalty-free, non-exclusive license under patents it now or hereafter                      -->
<!--   owns or controls to make, have made, use, import, offer to sell and sell ("Utilize") this software, but solely to the extent that any                      -->
<!--   such patent is necessary to Utilize the software in the form provided by Intel. The patent license shall not apply to any combinations which include       -->
<!--   this software.  No hardware per se is licensed hereunder.                                                                                                  -->
<!--                                                                                         -->

<Ul_Config_Req>
    <UlConfigReqL1L2Header>
        <nSFN>0</nSFN>
        <nSlot>0</nSlot>
        <nPDU>62</nPDU>
        <nGroup>4</nGroup>
        <nUlsch>4</nUlsch>
        <nUlcch>58</nUlcch>
        <nRachPresent>1</nRachPresent>
    </UlConfigReqL1L2Header>

    <UL_SCH_PDU0>
        <nRNTI>4020</nRNTI>
        <nUEId>0</nUEId>

        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>

        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nMcsTable>0</nMcsTable>

        <nMCS>20</nMCS>
        <nTransPrecode>0</nTransPrecode>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nNrOfLayers>1</nNrOfLayers>

        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>

        <nNid>11</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>11</nNIDnSCID>

        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nPMI>0</nPMI>

        <nStartSymbolIndex>0</nStartSymbolIndex>
        <nNrOfSymbols>13</nNrOfSymbols>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>

        <nRBStart>0</nRBStart>
        <nRBSize>16</nRBSize>

        <nRBGIndex0>0</nRBGIndex0>

        <nTBSize>880</nTBSize>

        <nRBGSize>2</nRBGSize>
        <nRV>0</nRV>
        <nHARQID>2</nHARQID>
        <nNDI>1</nNDI>

        <nMappingType>1</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>

        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>

        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
    </UL_SCH_PDU0>

    <UL_SCH_PDU1>
        <nRNTI>4021</nRNTI>
        <nUEId>1</nUEId>

        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>

        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nMcsTable>0</nMcsTable>

        <nMCS>20</nMCS>
        <nTransPrecode>0</nTransPrecode>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nNrOfLayers>1</nNrOfLayers>

        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>

        <nNid>11</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>11</nNIDnSCID>

        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nPMI>0</nPMI>

        <nStartSymbolIndex>0</nStartSymbolIndex>
        <nNrOfSymbols>13</nNrOfSymbols>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>

        <nRBStart>24</nRBStart>
        <nRBSize>16</nRBSize>

        <nRBGIndex0>0</nRBGIndex0>

        <nTBSize>880</nTBSize>

        <nRBGSize>2</nRBGSize>
        <nRV>0</nRV>
        <nHARQID>2</nHARQID>
        <nNDI>1</nNDI>

        <nMappingType>1</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>

        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>

        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
    </UL_SCH_PDU1>

    <UL_SCH_PDU2>
        <nRNTI>4022</nRNTI>
        <nUEId>2</nUEId>

        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>

        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nMcsTable>0</nMcsTable>

        <nMCS>20</nMCS>
        <nTransPrecode>0</nTransPrecode>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nNrOfLayers>1</nNrOfLayers>

        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>

        <nNid>11</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>11</nNIDnSCID>

        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nPMI>0</nPMI>

        <nStartSymbolIndex>0</nStartSymbolIndex>
        <nNrOfSymbols>13</nNrOfSymbols>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>

        <nRBStart>48</nRBStart>
        <nRBSize>16</nRBSize>

        <nRBGIndex0>0</nRBGIndex0>

        <nTBSize>880</nTBSize>

        <nRBGSize>2</nRBGSize>
        <nRV>0</nRV>
        <nHARQID>2</nHARQID>
        <nNDI>1</nNDI>

        <nMappingType>1</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>

        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>

        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
    </UL_SCH_PDU2>

    <UL_SCH_PDU3>
        <nRNTI>4023</nRNTI>
        <nUEId>3</nUEId>

        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>

        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nMcsTable>0</nMcsTable>

        <nMCS>20</nMCS>
        <nTransPrecode>0</nTransPrecode>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nNrOfLayers>1</nNrOfLayers>

        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>

        <nNid>11</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>11</nNIDnSCID>

        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nPMI>0</nPMI>

        <nStartSymbolIndex>0</nStartSymbolIndex>
        <nNrOfSymbols>13</nNrOfSymbols>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>

        <nRBStart>72</nRBStart>
        <nRBSize>16</nRBSize>

        <nRBGIndex0>0</nRBGIndex0>

        <nTBSize>880</nTBSize>

        <nRBGSize>2</nRBGSize>
        <nRV>0</nRV>
        <nHARQID>2</nHARQID>
        <nNDI>1</nNDI>

        <nMappingType>1</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>

        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>

        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
    </UL_SCH_PDU3>

    <UL_UCCH_PDU0>
        <nUEId>0</nUEId>
        <nRNTI>4025</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>0</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU0>

    <UL_UCCH_PDU1>
        <nUEId>1</nUEId>
        <nRNTI>4026</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>4</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU1>

    <UL_UCCH_PDU2>
        <nUEId>2</nUEId>
        <nRNTI>4027</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>8</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU2>

    <UL_UCCH_PDU3>
        <nUEId>3</nUEId>
        <nRNTI>4028</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>12</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU3>

    <UL_UCCH_PDU4>
        <nUEId>4</nUEId>
        <nRNTI>4029</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>16</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU4>

    <UL_UCCH_PDU5>
        <nUEId>5</nUEId>
        <nRNTI>4030</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>20</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU5>

    <UL_UCCH_PDU6>
        <nUEId>6</nUEId>
        <nRNTI>4031</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>24</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU6>

    <UL_UCCH_PDU7>
        <nUEId>7</nUEId>
        <nRNTI>4032</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>28</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU7>

    <UL_UCCH_PDU8>
        <nUEId>8</nUEId>
        <nRNTI>4033</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>32</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU8>

    <UL_UCCH_PDU9>
        <nUEId>9</nUEId>
        <nRNTI>4034</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>36</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU9>

    <UL_UCCH_PDU10>
        <nUEId>10</nUEId>
        <nRNTI>4035</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>40</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU10>

    <UL_UCCH_PDU11>
        <nUEId>11</nUEId>
        <nRNTI>4036</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>44</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU11>

    <UL_UCCH_PDU12>
        <nUEId>12</nUEId>
        <nRNTI>4037</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>48</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU12>

    <UL_UCCH_PDU13>
        <nUEId>13</nUEId>
        <nRNTI>4038</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>52</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU13>

    <UL_UCCH_PDU14>
        <nUEId>14</nUEId>
        <nRNTI>4039</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>56</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU14>

    <UL_UCCH_PDU15>
        <nUEId>15</nUEId>
        <nRNTI>4040</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>60</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU15>

    <UL_UCCH_PDU16>
        <nUEId>16</nUEId>
        <nRNTI>4041</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>64</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU16>

    <UL_UCCH_PDU17>
        <nUEId>17</nUEId>
        <nRNTI>4042</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>68</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU17>

    <UL_UCCH_PDU18>
        <nUEId>18</nUEId>
        <nRNTI>4043</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>72</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU18>

    <UL_UCCH_PDU19>
        <nUEId>19</nUEId>
        <nRNTI>4044</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>76</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU19>

    <UL_UCCH_PDU20>
        <nUEId>20</nUEId>
        <nRNTI>4045</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>77</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU20>

    <UL_UCCH_PDU21>
        <nUEId>21</nUEId>
        <nRNTI>4046</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>78</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU21>

    <UL_UCCH_PDU22>
        <nUEId>22</nUEId>
        <nRNTI>4047</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>79</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU22>

    <UL_UCCH_PDU23>
        <nUEId>23</nUEId>
        <nRNTI>4048</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>80</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU23>

    <UL_UCCH_PDU24>
        <nUEId>24</nUEId>
        <nRNTI>4049</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>81</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU24>

    <UL_UCCH_PDU25>
        <nUEId>25</nUEId>
        <nRNTI>4050</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>82</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU25>

    <UL_UCCH_PDU26>
        <nUEId>26</nUEId>
        <nRNTI>4051</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>83</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU26>

    <UL_UCCH_PDU27>
        <nUEId>27</nUEId>
        <nRNTI>4052</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>84</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU27>

    <UL_UCCH_PDU28>
        <nUEId>28</nUEId>
        <nRNTI>4053</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>85</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU28>

    <UL_UCCH_PDU29>
        <nUEId>29</nUEId>
        <nRNTI>4054</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>86</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU29>

    <UL_UCCH_PDU30>
        <nUEId>30</nUEId>
        <nRNTI>4055</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>87</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU30>

    <UL_UCCH_PDU31>
        <nUEId>31</nUEId>
        <nRNTI>4056</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>88</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU31>

    <UL_UCCH_PDU32>
        <nUEId>32</nUEId>
        <nRNTI>4057</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>89</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU32>

    <UL_UCCH_PDU33>
        <nUEId>33</nUEId>
        <nRNTI>4058</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>90</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU33>

    <UL_UCCH_PDU34>
        <nUEId>34</nUEId>
        <nRNTI>4059</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>91</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU34>

    <UL_UCCH_PDU35>
        <nUEId>35</nUEId>
        <nRNTI>4060</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>92</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU35>

    <UL_UCCH_PDU36>
        <nUEId>36</nUEId>
        <nRNTI>4061</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>93</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU36>

    <UL_UCCH_PDU37>
        <nUEId>37</nUEId>
        <nRNTI>4062</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>94</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU37>

    <UL_UCCH_PDU38>
        <nUEId>38</nUEId>
        <nRNTI>4063</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>95</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU38>

    <UL_UCCH_PDU39>
        <nUEId>39</nUEId>
        <nRNTI>4064</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>96</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU39>

    <UL_UCCH_PDU40>
        <nUEId>40</nUEId>
        <nRNTI>4065</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>96</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>1</nBitLenUci>
    </UL_UCCH_PDU40>

    <UL_UCCH_PDU41>
        <nUEId>41</nUEId>
        <nRNTI>4066</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>2</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>0</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>4</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>4</nBitLenUci>
    </UL_UCCH_PDU41>

    <UL_UCCH_PDU42>
        <nUEId>42</nUEId>
        <nRNTI>4067</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>97</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU42>

    <UL_UCCH_PDU43>
        <nUEId>43</nUEId>
        <nRNTI>4068</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>98</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU43>

    <UL_UCCH_PDU44>
        <nUEId>44</nUEId>
        <nRNTI>4069</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>98</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU44>

    <UL_UCCH_PDU45>
        <nUEId>45</nUEId>
        <nRNTI>4070</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>99</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU45>

    <UL_UCCH_PDU46>
        <nUEId>46</nUEId>
        <nRNTI>4071</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>99</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU46>

    <UL_UCCH_PDU47>
        <nUEId>47</nUEId>
        <nRNTI>4072</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>100</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU47>

    <UL_UCCH_PDU48>
        <nUEId>48</nUEId>
        <nRNTI>4073</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>100</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU48>

    <UL_UCCH_PDU49>
        <nUEId>49</nUEId>
        <nRNTI>4074</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>101</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU49>

    <UL_UCCH_PDU50>
        <nUEId>50</nUEId>
        <nRNTI>4075</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>101</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU50>

    <UL_UCCH_PDU51>
        <nUEId>51</nUEId>
        <nRNTI>4076</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>102</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU51>

    <UL_UCCH_PDU52>
        <nUEId>52</nUEId>
        <nRNTI>4077</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>102</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU52>

    <UL_UCCH_PDU53>
        <nUEId>53</nUEId>
        <nRNTI>4078</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>103</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU53>

    <UL_UCCH_PDU54>
        <nUEId>54</nUEId>
        <nRNTI>4079</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>103</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU54>

    <UL_UCCH_PDU55>
        <nUEId>55</nUEId>
        <nRNTI>4080</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>104</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU55>

    <UL_UCCH_PDU56>
        <nUEId>56</nUEId>
        <nRNTI>4081</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>104</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU56>

    <UL_UCCH_PDU57>
        <nUEId>57</nUEId>
        <nRNTI>4082</nRNTI>
        <nBWPSize>106</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nFormat>0</nFormat>
        <nID>200</nID>
        <nScramID>100</nScramID>
        <nSRPriodAriv>0</nSRPriodAriv>
        <nStartSymbolx>13</nStartSymbolx>
        <nStartPRB>105</nStartPRB>
        <n2ndHopPRB>0</n2ndHopPRB>
        <nPRBs>1</nPRBs>
        <nSymbols>1</nSymbols>
        <nFreqHopFlag>0</nFreqHopFlag>
        <nAddDmrsFlag>0</nAddDmrsFlag>
        <nCycleShift>0</nCycleShift>
        <nBitLenUci>2</nBitLenUci>
    </UL_UCCH_PDU57>

    <PUSCH_GROUP_INFO0>
        <nUE>1</nUE>
        <nPduIdx0>0</nPduIdx0>
    </PUSCH_GROUP_INFO0>
    <PUSCH_GROUP_INFO1>
        <nUE>1</nUE>
        <nPduIdx0>1</nPduIdx0>
    </PUSCH_GROUP_INFO1>
    <PUSCH_GROUP_INFO2>
        <nUE>1</nUE>
        <nPduIdx0>2</nPduIdx0>
    </PUSCH_GROUP_INFO2>
    <PUSCH_GROUP_INFO3>
        <nUE>1</nUE>
        <nPduIdx0>3</nPduIdx0>
    </PUSCH_GROUP_INFO3>
</Ul_Config_Req>
