// Seed: 1481439298
module module_0 (
    input wire id_0,
    output wand id_1,
    input supply0 id_2,
    id_6,
    output supply0 id_3,
    output uwire id_4
);
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output logic id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    output wire id_6,
    input supply0 id_7,
    input wire id_8,
    input wire id_9,
    output supply0 id_10,
    input supply1 id_11
);
  always id_2 <= (1'h0);
  assign id_10 = 1;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_8,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
