// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "12/07/2021 16:15:58"

// 
// Device: Altera 5M1270ZF324C4 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_rtl (
	HADDR,
	HWDATA,
	HTRANS,
	HREADYin,
	HWRITE,
	HRESP,
	HRDATA,
	HREADYout,
	HSIZE,
	HRESETn,
	HCLK,
	PADDR,
	PWDATA,
	PSEL,
	PWRITE,
	PENABLE,
	PRDATA);
input 	[31:0] HADDR;
input 	[31:0] HWDATA;
input 	[1:0] HTRANS;
input 	HREADYin;
input 	HWRITE;
output 	[1:0] HRESP;
output 	[31:0] HRDATA;
output 	HREADYout;
input 	[2:0] HSIZE;
input 	HRESETn;
input 	HCLK;
output 	[31:0] PADDR;
output 	[31:0] PWDATA;
output 	[2:0] PSEL;
output 	PWRITE;
output 	PENABLE;
input 	[31:0] PRDATA;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \HCLK~combout ;
wire \SLAVE|LessThan1~3_combout ;
wire \SLAVE|LessThan1~0_combout ;
wire \SLAVE|LessThan1~1_combout ;
wire \SLAVE|LessThan1~2_combout ;
wire \SLAVE|LessThan1~4_combout ;
wire \SLAVE|LessThan1~6_combout ;
wire \SLAVE|LessThan1~5_combout ;
wire \SLAVE|LessThan1~7_combout ;
wire \SLAVE|valid~1_combout ;
wire \HRESETn~combout ;
wire \SLAVE|valid~0_combout ;
wire \SLAVE|valid~2_combout ;
wire \HWRITE~combout ;
wire \SLAVE|HWRITEreg~regout ;
wire \FSM|STATE.ST_WRITEP~regout ;
wire \FSM|STATE.ST_WENABLEP~regout ;
wire \FSM|STATE.ST_WENABLE~regout ;
wire \FSM|WideOr0~0 ;
wire \FSM|Selector2~0_combout ;
wire \FSM|STATE.ST_READ~regout ;
wire \FSM|STATE.ST_RENABLE~regout ;
wire \FSM|STATE.ST_IDLE~regout ;
wire \FSM|STATE.ST_WWAIT~regout ;
wire \FSM|STATE.ST_WRITE~regout ;
wire \FSM|WideOr1~combout ;
wire \FSM|WideOr4~0_combout ;
wire \FSM|tmp~combout ;
wire \FSM|Selector6~0 ;
wire \FSM|Selector6~1 ;
wire \FSM|Selector7~0 ;
wire \FSM|Selector7~1 ;
wire \FSM|Selector8~0 ;
wire \FSM|Selector8~1 ;
wire \FSM|Selector9~0 ;
wire \FSM|Selector9~1 ;
wire \FSM|Selector10~0 ;
wire \FSM|Selector10~1 ;
wire \FSM|Selector11~0 ;
wire \FSM|Selector11~1 ;
wire \FSM|Selector12~0 ;
wire \FSM|Selector12~1 ;
wire \FSM|Selector13~0 ;
wire \FSM|Selector13~1 ;
wire \FSM|Selector14~0 ;
wire \FSM|Selector14~1 ;
wire \FSM|Selector15~0 ;
wire \FSM|Selector15~1 ;
wire \FSM|Selector16~0 ;
wire \FSM|Selector16~1 ;
wire \FSM|Selector17~0 ;
wire \FSM|Selector17~1 ;
wire \FSM|Selector18~0 ;
wire \FSM|Selector18~1 ;
wire \FSM|Selector19~0 ;
wire \FSM|Selector19~1 ;
wire \FSM|Selector20~0 ;
wire \FSM|Selector20~1 ;
wire \FSM|Selector21~0 ;
wire \FSM|Selector21~1 ;
wire \FSM|Selector22~0 ;
wire \FSM|Selector22~1 ;
wire \FSM|Selector23~0 ;
wire \FSM|Selector23~1 ;
wire \FSM|Selector24~0 ;
wire \FSM|Selector24~1 ;
wire \FSM|Selector25~0 ;
wire \FSM|Selector25~1 ;
wire \FSM|Selector26~0 ;
wire \FSM|Selector26~1 ;
wire \FSM|Selector27~0 ;
wire \FSM|Selector27~1 ;
wire \FSM|Selector28~0 ;
wire \FSM|Selector28~1 ;
wire \FSM|Selector29~0 ;
wire \FSM|Selector29~1 ;
wire \FSM|Selector30~0 ;
wire \FSM|Selector30~1 ;
wire \FSM|Selector31~0 ;
wire \FSM|Selector31~1 ;
wire \FSM|Selector32~0 ;
wire \FSM|Selector32~1 ;
wire \FSM|Selector33~0 ;
wire \FSM|Selector33~1 ;
wire \FSM|Selector34~0 ;
wire \FSM|Selector34~1 ;
wire \FSM|Selector35~0 ;
wire \FSM|Selector35~1 ;
wire \FSM|Selector36~0 ;
wire \FSM|Selector36~1 ;
wire \FSM|Selector37~0 ;
wire \FSM|Selector37~1 ;
wire \FSM|WideOr1~0_combout ;
wire \FSM|WideOr7~0_combout ;
wire \FSM|WideOr0~combout ;
wire [31:0] \FSM|PWDATA ;
wire [31:0] \HWDATA~combout ;
wire [31:0] \SLAVE|HADDR_3 ;
wire [31:0] \FSM|PADDR ;
wire [31:0] \SLAVE|HWDATA_1 ;
wire [31:0] \PRDATA~combout ;
wire [31:0] \HADDR~combout ;
wire [31:0] \SLAVE|HADDR_2 ;
wire [31:0] \SLAVE|HADDR_1 ;


// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [0]),
	.padio(PRDATA[0]));
// synopsys translate_off
defparam \PRDATA[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [1]),
	.padio(PRDATA[1]));
// synopsys translate_off
defparam \PRDATA[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [2]),
	.padio(PRDATA[2]));
// synopsys translate_off
defparam \PRDATA[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [3]),
	.padio(PRDATA[3]));
// synopsys translate_off
defparam \PRDATA[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [4]),
	.padio(PRDATA[4]));
// synopsys translate_off
defparam \PRDATA[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [5]),
	.padio(PRDATA[5]));
// synopsys translate_off
defparam \PRDATA[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [6]),
	.padio(PRDATA[6]));
// synopsys translate_off
defparam \PRDATA[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [7]),
	.padio(PRDATA[7]));
// synopsys translate_off
defparam \PRDATA[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [8]),
	.padio(PRDATA[8]));
// synopsys translate_off
defparam \PRDATA[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [9]),
	.padio(PRDATA[9]));
// synopsys translate_off
defparam \PRDATA[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [10]),
	.padio(PRDATA[10]));
// synopsys translate_off
defparam \PRDATA[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [11]),
	.padio(PRDATA[11]));
// synopsys translate_off
defparam \PRDATA[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [12]),
	.padio(PRDATA[12]));
// synopsys translate_off
defparam \PRDATA[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [13]),
	.padio(PRDATA[13]));
// synopsys translate_off
defparam \PRDATA[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [14]),
	.padio(PRDATA[14]));
// synopsys translate_off
defparam \PRDATA[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [15]),
	.padio(PRDATA[15]));
// synopsys translate_off
defparam \PRDATA[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [16]),
	.padio(PRDATA[16]));
// synopsys translate_off
defparam \PRDATA[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [17]),
	.padio(PRDATA[17]));
// synopsys translate_off
defparam \PRDATA[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [18]),
	.padio(PRDATA[18]));
// synopsys translate_off
defparam \PRDATA[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [19]),
	.padio(PRDATA[19]));
// synopsys translate_off
defparam \PRDATA[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [20]),
	.padio(PRDATA[20]));
// synopsys translate_off
defparam \PRDATA[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [21]),
	.padio(PRDATA[21]));
// synopsys translate_off
defparam \PRDATA[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [22]),
	.padio(PRDATA[22]));
// synopsys translate_off
defparam \PRDATA[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [23]),
	.padio(PRDATA[23]));
// synopsys translate_off
defparam \PRDATA[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [24]),
	.padio(PRDATA[24]));
// synopsys translate_off
defparam \PRDATA[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [25]),
	.padio(PRDATA[25]));
// synopsys translate_off
defparam \PRDATA[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [26]),
	.padio(PRDATA[26]));
// synopsys translate_off
defparam \PRDATA[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [27]),
	.padio(PRDATA[27]));
// synopsys translate_off
defparam \PRDATA[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [28]),
	.padio(PRDATA[28]));
// synopsys translate_off
defparam \PRDATA[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[29]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [29]),
	.padio(PRDATA[29]));
// synopsys translate_off
defparam \PRDATA[29]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[30]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [30]),
	.padio(PRDATA[30]));
// synopsys translate_off
defparam \PRDATA[30]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PRDATA[31]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PRDATA~combout [31]),
	.padio(PRDATA[31]));
// synopsys translate_off
defparam \PRDATA[31]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HCLK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HCLK~combout ),
	.padio(HCLK));
// synopsys translate_off
defparam \HCLK~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[30]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [30]),
	.padio(HADDR[30]));
// synopsys translate_off
defparam \HADDR[30]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [26]),
	.padio(HADDR[26]));
// synopsys translate_off
defparam \HADDR[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [12]),
	.padio(HADDR[12]));
// synopsys translate_off
defparam \HADDR[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [15]),
	.padio(HADDR[15]));
// synopsys translate_off
defparam \HADDR[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [14]),
	.padio(HADDR[14]));
// synopsys translate_off
defparam \HADDR[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [13]),
	.padio(HADDR[13]));
// synopsys translate_off
defparam \HADDR[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X18_Y5_N8
maxv_lcell \SLAVE|LessThan1~3 (
// Equation(s):
// \SLAVE|LessThan1~3_combout  = (\HADDR~combout [12]) # ((\HADDR~combout [15]) # ((\HADDR~combout [14]) # (\HADDR~combout [13])))

	.clk(gnd),
	.dataa(\HADDR~combout [12]),
	.datab(\HADDR~combout [15]),
	.datac(\HADDR~combout [14]),
	.datad(\HADDR~combout [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SLAVE|LessThan1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|LessThan1~3 .lut_mask = "fffe";
defparam \SLAVE|LessThan1~3 .operation_mode = "normal";
defparam \SLAVE|LessThan1~3 .output_mode = "comb_only";
defparam \SLAVE|LessThan1~3 .register_cascade_mode = "off";
defparam \SLAVE|LessThan1~3 .sum_lutc_input = "datac";
defparam \SLAVE|LessThan1~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [0]),
	.padio(HADDR[0]));
// synopsys translate_off
defparam \HADDR[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [2]),
	.padio(HADDR[2]));
// synopsys translate_off
defparam \HADDR[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [1]),
	.padio(HADDR[1]));
// synopsys translate_off
defparam \HADDR[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [3]),
	.padio(HADDR[3]));
// synopsys translate_off
defparam \HADDR[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxv_lcell \SLAVE|LessThan1~0 (
// Equation(s):
// \SLAVE|LessThan1~0_combout  = (\HADDR~combout [0]) # ((\HADDR~combout [2]) # ((\HADDR~combout [1]) # (\HADDR~combout [3])))

	.clk(gnd),
	.dataa(\HADDR~combout [0]),
	.datab(\HADDR~combout [2]),
	.datac(\HADDR~combout [1]),
	.datad(\HADDR~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SLAVE|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|LessThan1~0 .lut_mask = "fffe";
defparam \SLAVE|LessThan1~0 .operation_mode = "normal";
defparam \SLAVE|LessThan1~0 .output_mode = "comb_only";
defparam \SLAVE|LessThan1~0 .register_cascade_mode = "off";
defparam \SLAVE|LessThan1~0 .sum_lutc_input = "datac";
defparam \SLAVE|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [6]),
	.padio(HADDR[6]));
// synopsys translate_off
defparam \HADDR[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [7]),
	.padio(HADDR[7]));
// synopsys translate_off
defparam \HADDR[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [5]),
	.padio(HADDR[5]));
// synopsys translate_off
defparam \HADDR[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [4]),
	.padio(HADDR[4]));
// synopsys translate_off
defparam \HADDR[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y4_N9
maxv_lcell \SLAVE|LessThan1~1 (
// Equation(s):
// \SLAVE|LessThan1~1_combout  = (\HADDR~combout [6]) # ((\HADDR~combout [7]) # ((\HADDR~combout [5]) # (\HADDR~combout [4])))

	.clk(gnd),
	.dataa(\HADDR~combout [6]),
	.datab(\HADDR~combout [7]),
	.datac(\HADDR~combout [5]),
	.datad(\HADDR~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SLAVE|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|LessThan1~1 .lut_mask = "fffe";
defparam \SLAVE|LessThan1~1 .operation_mode = "normal";
defparam \SLAVE|LessThan1~1 .output_mode = "comb_only";
defparam \SLAVE|LessThan1~1 .register_cascade_mode = "off";
defparam \SLAVE|LessThan1~1 .sum_lutc_input = "datac";
defparam \SLAVE|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [11]),
	.padio(HADDR[11]));
// synopsys translate_off
defparam \HADDR[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [8]),
	.padio(HADDR[8]));
// synopsys translate_off
defparam \HADDR[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [9]),
	.padio(HADDR[9]));
// synopsys translate_off
defparam \HADDR[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [10]),
	.padio(HADDR[10]));
// synopsys translate_off
defparam \HADDR[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxv_lcell \SLAVE|LessThan1~2 (
// Equation(s):
// \SLAVE|LessThan1~2_combout  = (\HADDR~combout [11]) # ((\HADDR~combout [8]) # ((\HADDR~combout [9]) # (\HADDR~combout [10])))

	.clk(gnd),
	.dataa(\HADDR~combout [11]),
	.datab(\HADDR~combout [8]),
	.datac(\HADDR~combout [9]),
	.datad(\HADDR~combout [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SLAVE|LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|LessThan1~2 .lut_mask = "fffe";
defparam \SLAVE|LessThan1~2 .operation_mode = "normal";
defparam \SLAVE|LessThan1~2 .output_mode = "comb_only";
defparam \SLAVE|LessThan1~2 .register_cascade_mode = "off";
defparam \SLAVE|LessThan1~2 .sum_lutc_input = "datac";
defparam \SLAVE|LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxv_lcell \SLAVE|LessThan1~4 (
// Equation(s):
// \SLAVE|LessThan1~4_combout  = (\SLAVE|LessThan1~3_combout ) # ((\SLAVE|LessThan1~0_combout ) # ((\SLAVE|LessThan1~1_combout ) # (\SLAVE|LessThan1~2_combout )))

	.clk(gnd),
	.dataa(\SLAVE|LessThan1~3_combout ),
	.datab(\SLAVE|LessThan1~0_combout ),
	.datac(\SLAVE|LessThan1~1_combout ),
	.datad(\SLAVE|LessThan1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SLAVE|LessThan1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|LessThan1~4 .lut_mask = "fffe";
defparam \SLAVE|LessThan1~4 .operation_mode = "normal";
defparam \SLAVE|LessThan1~4 .output_mode = "comb_only";
defparam \SLAVE|LessThan1~4 .register_cascade_mode = "off";
defparam \SLAVE|LessThan1~4 .sum_lutc_input = "datac";
defparam \SLAVE|LessThan1~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [27]),
	.padio(HADDR[27]));
// synopsys translate_off
defparam \HADDR[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [25]),
	.padio(HADDR[25]));
// synopsys translate_off
defparam \HADDR[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [20]),
	.padio(HADDR[20]));
// synopsys translate_off
defparam \HADDR[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [22]),
	.padio(HADDR[22]));
// synopsys translate_off
defparam \HADDR[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [23]),
	.padio(HADDR[23]));
// synopsys translate_off
defparam \HADDR[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [21]),
	.padio(HADDR[21]));
// synopsys translate_off
defparam \HADDR[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X19_Y5_N9
maxv_lcell \SLAVE|LessThan1~6 (
// Equation(s):
// \SLAVE|LessThan1~6_combout  = (\HADDR~combout [20]) # ((\HADDR~combout [22]) # ((\HADDR~combout [23]) # (\HADDR~combout [21])))

	.clk(gnd),
	.dataa(\HADDR~combout [20]),
	.datab(\HADDR~combout [22]),
	.datac(\HADDR~combout [23]),
	.datad(\HADDR~combout [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SLAVE|LessThan1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|LessThan1~6 .lut_mask = "fffe";
defparam \SLAVE|LessThan1~6 .operation_mode = "normal";
defparam \SLAVE|LessThan1~6 .output_mode = "comb_only";
defparam \SLAVE|LessThan1~6 .register_cascade_mode = "off";
defparam \SLAVE|LessThan1~6 .sum_lutc_input = "datac";
defparam \SLAVE|LessThan1~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [24]),
	.padio(HADDR[24]));
// synopsys translate_off
defparam \HADDR[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [18]),
	.padio(HADDR[18]));
// synopsys translate_off
defparam \HADDR[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [16]),
	.padio(HADDR[16]));
// synopsys translate_off
defparam \HADDR[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [17]),
	.padio(HADDR[17]));
// synopsys translate_off
defparam \HADDR[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [19]),
	.padio(HADDR[19]));
// synopsys translate_off
defparam \HADDR[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxv_lcell \SLAVE|LessThan1~5 (
// Equation(s):
// \SLAVE|LessThan1~5_combout  = (\HADDR~combout [18]) # ((\HADDR~combout [16]) # ((\HADDR~combout [17]) # (\HADDR~combout [19])))

	.clk(gnd),
	.dataa(\HADDR~combout [18]),
	.datab(\HADDR~combout [16]),
	.datac(\HADDR~combout [17]),
	.datad(\HADDR~combout [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SLAVE|LessThan1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|LessThan1~5 .lut_mask = "fffe";
defparam \SLAVE|LessThan1~5 .operation_mode = "normal";
defparam \SLAVE|LessThan1~5 .output_mode = "comb_only";
defparam \SLAVE|LessThan1~5 .register_cascade_mode = "off";
defparam \SLAVE|LessThan1~5 .sum_lutc_input = "datac";
defparam \SLAVE|LessThan1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N0
maxv_lcell \SLAVE|LessThan1~7 (
// Equation(s):
// \SLAVE|LessThan1~7_combout  = (\HADDR~combout [25]) # ((\SLAVE|LessThan1~6_combout ) # ((\HADDR~combout [24]) # (\SLAVE|LessThan1~5_combout )))

	.clk(gnd),
	.dataa(\HADDR~combout [25]),
	.datab(\SLAVE|LessThan1~6_combout ),
	.datac(\HADDR~combout [24]),
	.datad(\SLAVE|LessThan1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SLAVE|LessThan1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|LessThan1~7 .lut_mask = "fffe";
defparam \SLAVE|LessThan1~7 .operation_mode = "normal";
defparam \SLAVE|LessThan1~7 .output_mode = "comb_only";
defparam \SLAVE|LessThan1~7 .register_cascade_mode = "off";
defparam \SLAVE|LessThan1~7 .sum_lutc_input = "datac";
defparam \SLAVE|LessThan1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N6
maxv_lcell \SLAVE|valid~1 (
// Equation(s):
// \SLAVE|valid~1_combout  = (\HADDR~combout [26] & (\HADDR~combout [27] & ((\SLAVE|LessThan1~4_combout ) # (\SLAVE|LessThan1~7_combout ))))

	.clk(gnd),
	.dataa(\HADDR~combout [26]),
	.datab(\SLAVE|LessThan1~4_combout ),
	.datac(\HADDR~combout [27]),
	.datad(\SLAVE|LessThan1~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SLAVE|valid~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|valid~1 .lut_mask = "a080";
defparam \SLAVE|valid~1 .operation_mode = "normal";
defparam \SLAVE|valid~1 .output_mode = "comb_only";
defparam \SLAVE|valid~1 .register_cascade_mode = "off";
defparam \SLAVE|valid~1 .sum_lutc_input = "datac";
defparam \SLAVE|valid~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [28]),
	.padio(HADDR[28]));
// synopsys translate_off
defparam \HADDR[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[29]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [29]),
	.padio(HADDR[29]));
// synopsys translate_off
defparam \HADDR[29]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HADDR[31]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HADDR~combout [31]),
	.padio(HADDR[31]));
// synopsys translate_off
defparam \HADDR[31]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HRESETn~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HRESETn~combout ),
	.padio(HRESETn));
// synopsys translate_off
defparam \HRESETn~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxv_lcell \SLAVE|valid~0 (
// Equation(s):
// \SLAVE|valid~0_combout  = (!\HADDR~combout [29] & (((\HADDR~combout [31] & \HRESETn~combout ))))

	.clk(gnd),
	.dataa(\HADDR~combout [29]),
	.datab(vcc),
	.datac(\HADDR~combout [31]),
	.datad(\HRESETn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SLAVE|valid~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|valid~0 .lut_mask = "5000";
defparam \SLAVE|valid~0 .operation_mode = "normal";
defparam \SLAVE|valid~0 .output_mode = "comb_only";
defparam \SLAVE|valid~0 .register_cascade_mode = "off";
defparam \SLAVE|valid~0 .sum_lutc_input = "datac";
defparam \SLAVE|valid~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N1
maxv_lcell \SLAVE|valid~2 (
// Equation(s):
// \SLAVE|valid~2_combout  = (\HADDR~combout [30]) # ((\SLAVE|valid~1_combout ) # ((\HADDR~combout [28]) # (!\SLAVE|valid~0_combout )))

	.clk(gnd),
	.dataa(\HADDR~combout [30]),
	.datab(\SLAVE|valid~1_combout ),
	.datac(\HADDR~combout [28]),
	.datad(\SLAVE|valid~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SLAVE|valid~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|valid~2 .lut_mask = "feff";
defparam \SLAVE|valid~2 .operation_mode = "normal";
defparam \SLAVE|valid~2 .output_mode = "comb_only";
defparam \SLAVE|valid~2 .register_cascade_mode = "off";
defparam \SLAVE|valid~2 .sum_lutc_input = "datac";
defparam \SLAVE|valid~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWRITE~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWRITE~combout ),
	.padio(HWRITE));
// synopsys translate_off
defparam \HWRITE~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y5_N9
maxv_lcell \SLAVE|HWRITEreg (
// Equation(s):
// \SLAVE|HWRITEreg~regout  = DFFEAS((((\HWRITE~combout ))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\HWRITE~combout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWRITEreg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWRITEreg .lut_mask = "ff00";
defparam \SLAVE|HWRITEreg .operation_mode = "normal";
defparam \SLAVE|HWRITEreg .output_mode = "reg_only";
defparam \SLAVE|HWRITEreg .register_cascade_mode = "off";
defparam \SLAVE|HWRITEreg .sum_lutc_input = "datac";
defparam \SLAVE|HWRITEreg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxv_lcell \FSM|STATE.ST_WRITEP (
// Equation(s):
// \FSM|STATE.ST_WRITEP~regout  = DFFEAS((!\SLAVE|valid~2_combout  & ((\FSM|STATE.ST_WWAIT~regout ) # ((\SLAVE|HWRITEreg~regout  & \FSM|STATE.ST_WENABLEP~regout )))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(\SLAVE|valid~2_combout ),
	.datab(\FSM|STATE.ST_WWAIT~regout ),
	.datac(\SLAVE|HWRITEreg~regout ),
	.datad(\FSM|STATE.ST_WENABLEP~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|STATE.ST_WRITEP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|STATE.ST_WRITEP .lut_mask = "5444";
defparam \FSM|STATE.ST_WRITEP .operation_mode = "normal";
defparam \FSM|STATE.ST_WRITEP .output_mode = "reg_only";
defparam \FSM|STATE.ST_WRITEP .register_cascade_mode = "off";
defparam \FSM|STATE.ST_WRITEP .sum_lutc_input = "datac";
defparam \FSM|STATE.ST_WRITEP .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxv_lcell \FSM|STATE.ST_WENABLEP (
// Equation(s):
// \FSM|STATE.ST_WENABLEP~regout  = DFFEAS(((\FSM|STATE.ST_WRITEP~regout ) # ((\FSM|STATE.ST_WRITE~regout  & !\SLAVE|valid~2_combout ))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\FSM|STATE.ST_WRITE~regout ),
	.datac(\FSM|STATE.ST_WRITEP~regout ),
	.datad(\SLAVE|valid~2_combout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|STATE.ST_WENABLEP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|STATE.ST_WENABLEP .lut_mask = "f0fc";
defparam \FSM|STATE.ST_WENABLEP .operation_mode = "normal";
defparam \FSM|STATE.ST_WENABLEP .output_mode = "reg_only";
defparam \FSM|STATE.ST_WENABLEP .register_cascade_mode = "off";
defparam \FSM|STATE.ST_WENABLEP .sum_lutc_input = "datac";
defparam \FSM|STATE.ST_WENABLEP .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxv_lcell \FSM|STATE.ST_WENABLE (
// Equation(s):
// \FSM|STATE.ST_WENABLE~regout  = DFFEAS((((\SLAVE|valid~2_combout  & \FSM|STATE.ST_WRITE~regout ))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|valid~2_combout ),
	.datad(\FSM|STATE.ST_WRITE~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|STATE.ST_WENABLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|STATE.ST_WENABLE .lut_mask = "f000";
defparam \FSM|STATE.ST_WENABLE .operation_mode = "normal";
defparam \FSM|STATE.ST_WENABLE .output_mode = "reg_only";
defparam \FSM|STATE.ST_WENABLE .register_cascade_mode = "off";
defparam \FSM|STATE.ST_WENABLE .sum_lutc_input = "datac";
defparam \FSM|STATE.ST_WENABLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxv_lcell \FSM|STATE.ST_RENABLE (
// Equation(s):
// \FSM|WideOr0~0  = (((!B1_STATE.ST_RENABLE & !\FSM|STATE.ST_WENABLE~regout )))
// \FSM|STATE.ST_RENABLE~regout  = DFFEAS(\FSM|WideOr0~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \FSM|STATE.ST_READ~regout , , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FSM|STATE.ST_READ~regout ),
	.datad(\FSM|STATE.ST_WENABLE~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|WideOr0~0 ),
	.regout(\FSM|STATE.ST_RENABLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|STATE.ST_RENABLE .lut_mask = "000f";
defparam \FSM|STATE.ST_RENABLE .operation_mode = "normal";
defparam \FSM|STATE.ST_RENABLE .output_mode = "reg_and_comb";
defparam \FSM|STATE.ST_RENABLE .register_cascade_mode = "off";
defparam \FSM|STATE.ST_RENABLE .sum_lutc_input = "qfbk";
defparam \FSM|STATE.ST_RENABLE .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxv_lcell \FSM|Selector2~0 (
// Equation(s):
// \FSM|Selector2~0_combout  = (!\SLAVE|valid~2_combout  & (!\HWRITE~combout  & ((!\FSM|WideOr0~0 ) # (!\FSM|STATE.ST_IDLE~regout ))))

	.clk(gnd),
	.dataa(\SLAVE|valid~2_combout ),
	.datab(\HWRITE~combout ),
	.datac(\FSM|STATE.ST_IDLE~regout ),
	.datad(\FSM|WideOr0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|Selector2~0 .lut_mask = "0111";
defparam \FSM|Selector2~0 .operation_mode = "normal";
defparam \FSM|Selector2~0 .output_mode = "comb_only";
defparam \FSM|Selector2~0 .register_cascade_mode = "off";
defparam \FSM|Selector2~0 .sum_lutc_input = "datac";
defparam \FSM|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxv_lcell \FSM|STATE.ST_READ (
// Equation(s):
// \FSM|STATE.ST_READ~regout  = DFFEAS(((\FSM|Selector2~0_combout ) # ((\FSM|STATE.ST_WENABLEP~regout  & !\SLAVE|HWRITEreg~regout ))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\FSM|STATE.ST_WENABLEP~regout ),
	.datac(\SLAVE|HWRITEreg~regout ),
	.datad(\FSM|Selector2~0_combout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|STATE.ST_READ~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|STATE.ST_READ .lut_mask = "ff0c";
defparam \FSM|STATE.ST_READ .operation_mode = "normal";
defparam \FSM|STATE.ST_READ .output_mode = "reg_only";
defparam \FSM|STATE.ST_READ .register_cascade_mode = "off";
defparam \FSM|STATE.ST_READ .sum_lutc_input = "datac";
defparam \FSM|STATE.ST_READ .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxv_lcell \FSM|STATE.ST_IDLE (
// Equation(s):
// \FSM|STATE.ST_IDLE~regout  = DFFEAS(((!\FSM|STATE.ST_RENABLE~regout  & (\FSM|STATE.ST_IDLE~regout  & !\FSM|STATE.ST_WENABLE~regout ))) # (!\SLAVE|valid~2_combout ), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(\SLAVE|valid~2_combout ),
	.datab(\FSM|STATE.ST_RENABLE~regout ),
	.datac(\FSM|STATE.ST_IDLE~regout ),
	.datad(\FSM|STATE.ST_WENABLE~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|STATE.ST_IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|STATE.ST_IDLE .lut_mask = "5575";
defparam \FSM|STATE.ST_IDLE .operation_mode = "normal";
defparam \FSM|STATE.ST_IDLE .output_mode = "reg_only";
defparam \FSM|STATE.ST_IDLE .register_cascade_mode = "off";
defparam \FSM|STATE.ST_IDLE .sum_lutc_input = "datac";
defparam \FSM|STATE.ST_IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxv_lcell \FSM|STATE.ST_WWAIT (
// Equation(s):
// \FSM|STATE.ST_WWAIT~regout  = DFFEAS((\HWRITE~combout  & (!\SLAVE|valid~2_combout  & ((!\FSM|WideOr0~0 ) # (!\FSM|STATE.ST_IDLE~regout )))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(\HWRITE~combout ),
	.datab(\FSM|STATE.ST_IDLE~regout ),
	.datac(\FSM|WideOr0~0 ),
	.datad(\SLAVE|valid~2_combout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|STATE.ST_WWAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|STATE.ST_WWAIT .lut_mask = "002a";
defparam \FSM|STATE.ST_WWAIT .operation_mode = "normal";
defparam \FSM|STATE.ST_WWAIT .output_mode = "reg_only";
defparam \FSM|STATE.ST_WWAIT .register_cascade_mode = "off";
defparam \FSM|STATE.ST_WWAIT .sum_lutc_input = "datac";
defparam \FSM|STATE.ST_WWAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxv_lcell \FSM|STATE.ST_WRITE (
// Equation(s):
// \FSM|STATE.ST_WRITE~regout  = DFFEAS((\SLAVE|valid~2_combout  & ((\FSM|STATE.ST_WWAIT~regout ) # ((\SLAVE|HWRITEreg~regout  & \FSM|STATE.ST_WENABLEP~regout )))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(\SLAVE|valid~2_combout ),
	.datab(\FSM|STATE.ST_WWAIT~regout ),
	.datac(\SLAVE|HWRITEreg~regout ),
	.datad(\FSM|STATE.ST_WENABLEP~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|STATE.ST_WRITE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|STATE.ST_WRITE .lut_mask = "a888";
defparam \FSM|STATE.ST_WRITE .operation_mode = "normal";
defparam \FSM|STATE.ST_WRITE .output_mode = "reg_only";
defparam \FSM|STATE.ST_WRITE .register_cascade_mode = "off";
defparam \FSM|STATE.ST_WRITE .sum_lutc_input = "datac";
defparam \FSM|STATE.ST_WRITE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N5
maxv_lcell \FSM|WideOr1 (
// Equation(s):
// \FSM|WideOr1~combout  = ((\FSM|STATE.ST_WRITE~regout ) # ((\FSM|STATE.ST_WRITEP~regout ) # (\FSM|STATE.ST_READ~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|STATE.ST_WRITE~regout ),
	.datac(\FSM|STATE.ST_WRITEP~regout ),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|WideOr1~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|WideOr1 .lut_mask = "fffc";
defparam \FSM|WideOr1 .operation_mode = "normal";
defparam \FSM|WideOr1 .output_mode = "comb_only";
defparam \FSM|WideOr1 .register_cascade_mode = "off";
defparam \FSM|WideOr1 .sum_lutc_input = "datac";
defparam \FSM|WideOr1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxv_lcell \FSM|WideOr4~0 (
// Equation(s):
// \FSM|WideOr4~0_combout  = (((\FSM|STATE.ST_WWAIT~regout ) # (\FSM|STATE.ST_WENABLEP~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FSM|STATE.ST_WWAIT~regout ),
	.datad(\FSM|STATE.ST_WENABLEP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|WideOr4~0 .lut_mask = "fff0";
defparam \FSM|WideOr4~0 .operation_mode = "normal";
defparam \FSM|WideOr4~0 .output_mode = "comb_only";
defparam \FSM|WideOr4~0 .register_cascade_mode = "off";
defparam \FSM|WideOr4~0 .sum_lutc_input = "datac";
defparam \FSM|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxv_lcell \FSM|tmp (
// Equation(s):
// \FSM|tmp~combout  = ((\FSM|WideOr4~0_combout  & (!\FSM|STATE.ST_WENABLEP~regout )) # (!\FSM|WideOr4~0_combout  & ((\FSM|tmp~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|STATE.ST_WENABLEP~regout ),
	.datac(\FSM|WideOr4~0_combout ),
	.datad(\FSM|tmp~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|tmp~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|tmp .lut_mask = "3f30";
defparam \FSM|tmp .operation_mode = "normal";
defparam \FSM|tmp .output_mode = "comb_only";
defparam \FSM|tmp .register_cascade_mode = "off";
defparam \FSM|tmp .sum_lutc_input = "datac";
defparam \FSM|tmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxv_lcell \SLAVE|HADDR_1[0] (
// Equation(s):
// \FSM|Selector6~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[0]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [0])))
// \SLAVE|HADDR_1 [0] = DFFEAS(\FSM|Selector6~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [0], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [0]),
	.datac(\HADDR~combout [0]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector6~0 ),
	.regout(\SLAVE|HADDR_1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[0] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[0] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[0] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[0] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[0] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxv_lcell \SLAVE|HADDR_2[0] (
// Equation(s):
// \SLAVE|HADDR_2 [0] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [0], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [0]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[0] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[0] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[0] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[0] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[0] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxv_lcell \SLAVE|HADDR_3[0] (
// Equation(s):
// \FSM|Selector6~1  = (\FSM|tmp~combout  & (((\FSM|Selector6~0 )))) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & (C1_HADDR_3[0])) # (!\FSM|STATE.ST_WRITEP~regout  & ((\FSM|Selector6~0 )))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|STATE.ST_WRITEP~regout ),
	.datac(\SLAVE|HADDR_2 [0]),
	.datad(\FSM|Selector6~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector6~1 ),
	.regout(\SLAVE|HADDR_3 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[0] .lut_mask = "fb40";
defparam \SLAVE|HADDR_3[0] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[0] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[0] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[0] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxv_lcell \FSM|PADDR[0] (
// Equation(s):
// \FSM|PADDR [0] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector6~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [0])))

	.clk(gnd),
	.dataa(\FSM|PADDR [0]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[0] .lut_mask = "fa0a";
defparam \FSM|PADDR[0] .operation_mode = "normal";
defparam \FSM|PADDR[0] .output_mode = "comb_only";
defparam \FSM|PADDR[0] .register_cascade_mode = "off";
defparam \FSM|PADDR[0] .sum_lutc_input = "datac";
defparam \FSM|PADDR[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxv_lcell \SLAVE|HADDR_1[1] (
// Equation(s):
// \FSM|Selector7~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[1]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [1])))
// \SLAVE|HADDR_1 [1] = DFFEAS(\FSM|Selector7~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [1], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [1]),
	.datac(\HADDR~combout [1]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector7~0 ),
	.regout(\SLAVE|HADDR_1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[1] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[1] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[1] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[1] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[1] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxv_lcell \SLAVE|HADDR_2[1] (
// Equation(s):
// \SLAVE|HADDR_2 [1] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [1], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [1]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[1] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[1] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[1] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[1] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[1] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxv_lcell \SLAVE|HADDR_3[1] (
// Equation(s):
// \FSM|Selector7~1  = (\FSM|tmp~combout  & (\FSM|Selector7~0 )) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & ((C1_HADDR_3[1]))) # (!\FSM|STATE.ST_WRITEP~regout  & (\FSM|Selector7~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|Selector7~0 ),
	.datac(\SLAVE|HADDR_2 [1]),
	.datad(\FSM|STATE.ST_WRITEP~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector7~1 ),
	.regout(\SLAVE|HADDR_3 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[1] .lut_mask = "d8cc";
defparam \SLAVE|HADDR_3[1] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[1] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[1] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[1] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxv_lcell \FSM|PADDR[1] (
// Equation(s):
// \FSM|PADDR [1] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector7~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [1]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[1] .lut_mask = "fc0c";
defparam \FSM|PADDR[1] .operation_mode = "normal";
defparam \FSM|PADDR[1] .output_mode = "comb_only";
defparam \FSM|PADDR[1] .register_cascade_mode = "off";
defparam \FSM|PADDR[1] .sum_lutc_input = "datac";
defparam \FSM|PADDR[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxv_lcell \SLAVE|HADDR_1[2] (
// Equation(s):
// \FSM|Selector8~0  = ((\FSM|STATE.ST_READ~regout  & (C1_HADDR_1[2])) # (!\FSM|STATE.ST_READ~regout  & ((\SLAVE|HADDR_2 [2]))))
// \SLAVE|HADDR_1 [2] = DFFEAS(\FSM|Selector8~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [2], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\FSM|STATE.ST_READ~regout ),
	.datac(\HADDR~combout [2]),
	.datad(\SLAVE|HADDR_2 [2]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector8~0 ),
	.regout(\SLAVE|HADDR_1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[2] .lut_mask = "f3c0";
defparam \SLAVE|HADDR_1[2] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[2] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[2] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[2] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxv_lcell \SLAVE|HADDR_2[2] (
// Equation(s):
// \SLAVE|HADDR_2 [2] = DFFEAS((((\SLAVE|HADDR_1 [2]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SLAVE|HADDR_1 [2]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[2] .lut_mask = "ff00";
defparam \SLAVE|HADDR_2[2] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[2] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[2] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[2] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxv_lcell \SLAVE|HADDR_3[2] (
// Equation(s):
// \FSM|Selector8~1  = (\FSM|tmp~combout  & (\FSM|Selector8~0 )) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & ((C1_HADDR_3[2]))) # (!\FSM|STATE.ST_WRITEP~regout  & (\FSM|Selector8~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|Selector8~0 ),
	.datac(\SLAVE|HADDR_2 [2]),
	.datad(\FSM|STATE.ST_WRITEP~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector8~1 ),
	.regout(\SLAVE|HADDR_3 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[2] .lut_mask = "d8cc";
defparam \SLAVE|HADDR_3[2] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[2] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[2] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[2] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxv_lcell \FSM|PADDR[2] (
// Equation(s):
// \FSM|PADDR [2] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector8~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [2]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[2] .lut_mask = "fc0c";
defparam \FSM|PADDR[2] .operation_mode = "normal";
defparam \FSM|PADDR[2] .output_mode = "comb_only";
defparam \FSM|PADDR[2] .register_cascade_mode = "off";
defparam \FSM|PADDR[2] .sum_lutc_input = "datac";
defparam \FSM|PADDR[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N6
maxv_lcell \SLAVE|HADDR_1[3] (
// Equation(s):
// \FSM|Selector9~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[3]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [3])))
// \SLAVE|HADDR_1 [3] = DFFEAS(\FSM|Selector9~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [3], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [3]),
	.datac(\HADDR~combout [3]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector9~0 ),
	.regout(\SLAVE|HADDR_1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[3] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[3] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[3] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[3] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[3] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N9
maxv_lcell \SLAVE|HADDR_2[3] (
// Equation(s):
// \SLAVE|HADDR_2 [3] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [3], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [3]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[3] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[3] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[3] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[3] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[3] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N7
maxv_lcell \SLAVE|HADDR_3[3] (
// Equation(s):
// \FSM|Selector9~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector9~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[3])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector9~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [3]),
	.datad(\FSM|Selector9~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector9~1 ),
	.regout(\SLAVE|HADDR_3 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[3] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[3] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[3] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[3] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[3] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N8
maxv_lcell \FSM|PADDR[3] (
// Equation(s):
// \FSM|PADDR [3] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector9~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [3])))

	.clk(gnd),
	.dataa(\FSM|PADDR [3]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector9~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[3] .lut_mask = "fa0a";
defparam \FSM|PADDR[3] .operation_mode = "normal";
defparam \FSM|PADDR[3] .output_mode = "comb_only";
defparam \FSM|PADDR[3] .register_cascade_mode = "off";
defparam \FSM|PADDR[3] .sum_lutc_input = "datac";
defparam \FSM|PADDR[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N5
maxv_lcell \SLAVE|HADDR_1[4] (
// Equation(s):
// \FSM|Selector10~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[4]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [4])))
// \SLAVE|HADDR_1 [4] = DFFEAS(\FSM|Selector10~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [4], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [4]),
	.datac(\HADDR~combout [4]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector10~0 ),
	.regout(\SLAVE|HADDR_1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[4] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[4] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[4] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[4] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[4] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N9
maxv_lcell \SLAVE|HADDR_2[4] (
// Equation(s):
// \SLAVE|HADDR_2 [4] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [4], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [4]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[4] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[4] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[4] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[4] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[4] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N6
maxv_lcell \SLAVE|HADDR_3[4] (
// Equation(s):
// \FSM|Selector10~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector10~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[4])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector10~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [4]),
	.datad(\FSM|Selector10~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector10~1 ),
	.regout(\SLAVE|HADDR_3 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[4] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[4] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[4] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[4] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[4] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N7
maxv_lcell \FSM|PADDR[4] (
// Equation(s):
// \FSM|PADDR [4] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector10~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [4]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[4] .lut_mask = "fc0c";
defparam \FSM|PADDR[4] .operation_mode = "normal";
defparam \FSM|PADDR[4] .output_mode = "comb_only";
defparam \FSM|PADDR[4] .register_cascade_mode = "off";
defparam \FSM|PADDR[4] .sum_lutc_input = "datac";
defparam \FSM|PADDR[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxv_lcell \SLAVE|HADDR_1[5] (
// Equation(s):
// \FSM|Selector11~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[5]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [5])))
// \SLAVE|HADDR_1 [5] = DFFEAS(\FSM|Selector11~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [5], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [5]),
	.datac(\HADDR~combout [5]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector11~0 ),
	.regout(\SLAVE|HADDR_1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[5] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[5] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[5] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[5] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[5] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxv_lcell \SLAVE|HADDR_2[5] (
// Equation(s):
// \SLAVE|HADDR_2 [5] = DFFEAS((((\SLAVE|HADDR_1 [5]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SLAVE|HADDR_1 [5]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[5] .lut_mask = "ff00";
defparam \SLAVE|HADDR_2[5] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[5] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[5] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[5] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N0
maxv_lcell \SLAVE|HADDR_3[5] (
// Equation(s):
// \FSM|Selector11~1  = (\FSM|tmp~combout  & (((\FSM|Selector11~0 )))) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & (C1_HADDR_3[5])) # (!\FSM|STATE.ST_WRITEP~regout  & ((\FSM|Selector11~0 )))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|STATE.ST_WRITEP~regout ),
	.datac(\SLAVE|HADDR_2 [5]),
	.datad(\FSM|Selector11~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector11~1 ),
	.regout(\SLAVE|HADDR_3 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[5] .lut_mask = "fb40";
defparam \SLAVE|HADDR_3[5] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[5] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[5] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[5] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxv_lcell \FSM|PADDR[5] (
// Equation(s):
// \FSM|PADDR [5] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector11~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [5]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector11~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[5] .lut_mask = "fc0c";
defparam \FSM|PADDR[5] .operation_mode = "normal";
defparam \FSM|PADDR[5] .output_mode = "comb_only";
defparam \FSM|PADDR[5] .register_cascade_mode = "off";
defparam \FSM|PADDR[5] .sum_lutc_input = "datac";
defparam \FSM|PADDR[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxv_lcell \SLAVE|HADDR_1[6] (
// Equation(s):
// \FSM|Selector12~0  = (\FSM|STATE.ST_READ~regout  & (((C1_HADDR_1[6])))) # (!\FSM|STATE.ST_READ~regout  & (((\SLAVE|HADDR_2 [6]))))
// \SLAVE|HADDR_1 [6] = DFFEAS(\FSM|Selector12~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [6], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_READ~regout ),
	.datab(vcc),
	.datac(\HADDR~combout [6]),
	.datad(\SLAVE|HADDR_2 [6]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector12~0 ),
	.regout(\SLAVE|HADDR_1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[6] .lut_mask = "f5a0";
defparam \SLAVE|HADDR_1[6] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[6] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[6] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[6] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxv_lcell \SLAVE|HADDR_2[6] (
// Equation(s):
// \SLAVE|HADDR_2 [6] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [6], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [6]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[6] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[6] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[6] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[6] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[6] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxv_lcell \SLAVE|HADDR_3[6] (
// Equation(s):
// \FSM|Selector12~1  = (\FSM|tmp~combout  & (((\FSM|Selector12~0 )))) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & (C1_HADDR_3[6])) # (!\FSM|STATE.ST_WRITEP~regout  & ((\FSM|Selector12~0 )))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|STATE.ST_WRITEP~regout ),
	.datac(\SLAVE|HADDR_2 [6]),
	.datad(\FSM|Selector12~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector12~1 ),
	.regout(\SLAVE|HADDR_3 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[6] .lut_mask = "fb40";
defparam \SLAVE|HADDR_3[6] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[6] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[6] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[6] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxv_lcell \FSM|PADDR[6] (
// Equation(s):
// \FSM|PADDR [6] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector12~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [6])))

	.clk(gnd),
	.dataa(\FSM|PADDR [6]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector12~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[6] .lut_mask = "fa0a";
defparam \FSM|PADDR[6] .operation_mode = "normal";
defparam \FSM|PADDR[6] .output_mode = "comb_only";
defparam \FSM|PADDR[6] .register_cascade_mode = "off";
defparam \FSM|PADDR[6] .sum_lutc_input = "datac";
defparam \FSM|PADDR[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxv_lcell \SLAVE|HADDR_1[7] (
// Equation(s):
// \FSM|Selector13~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[7]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [7])))
// \SLAVE|HADDR_1 [7] = DFFEAS(\FSM|Selector13~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [7], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(\SLAVE|HADDR_2 [7]),
	.datab(vcc),
	.datac(\HADDR~combout [7]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector13~0 ),
	.regout(\SLAVE|HADDR_1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[7] .lut_mask = "f0aa";
defparam \SLAVE|HADDR_1[7] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[7] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[7] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[7] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxv_lcell \SLAVE|HADDR_2[7] (
// Equation(s):
// \SLAVE|HADDR_2 [7] = DFFEAS((((\SLAVE|HADDR_1 [7]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SLAVE|HADDR_1 [7]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[7] .lut_mask = "ff00";
defparam \SLAVE|HADDR_2[7] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[7] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[7] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[7] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxv_lcell \SLAVE|HADDR_3[7] (
// Equation(s):
// \FSM|Selector13~1  = (\FSM|tmp~combout  & (((\FSM|Selector13~0 )))) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & (C1_HADDR_3[7])) # (!\FSM|STATE.ST_WRITEP~regout  & ((\FSM|Selector13~0 )))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|STATE.ST_WRITEP~regout ),
	.datac(\SLAVE|HADDR_2 [7]),
	.datad(\FSM|Selector13~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector13~1 ),
	.regout(\SLAVE|HADDR_3 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[7] .lut_mask = "fb40";
defparam \SLAVE|HADDR_3[7] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[7] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[7] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[7] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxv_lcell \FSM|PADDR[7] (
// Equation(s):
// \FSM|PADDR [7] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector13~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [7]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector13~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[7] .lut_mask = "fc0c";
defparam \FSM|PADDR[7] .operation_mode = "normal";
defparam \FSM|PADDR[7] .output_mode = "comb_only";
defparam \FSM|PADDR[7] .register_cascade_mode = "off";
defparam \FSM|PADDR[7] .sum_lutc_input = "datac";
defparam \FSM|PADDR[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxv_lcell \SLAVE|HADDR_1[8] (
// Equation(s):
// \FSM|Selector14~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[8]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [8])))
// \SLAVE|HADDR_1 [8] = DFFEAS(\FSM|Selector14~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [8], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [8]),
	.datac(\HADDR~combout [8]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector14~0 ),
	.regout(\SLAVE|HADDR_1 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[8] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[8] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[8] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[8] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[8] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxv_lcell \SLAVE|HADDR_2[8] (
// Equation(s):
// \SLAVE|HADDR_2 [8] = DFFEAS((((\SLAVE|HADDR_1 [8]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SLAVE|HADDR_1 [8]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[8] .lut_mask = "ff00";
defparam \SLAVE|HADDR_2[8] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[8] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[8] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[8] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxv_lcell \SLAVE|HADDR_3[8] (
// Equation(s):
// \FSM|Selector14~1  = (\FSM|tmp~combout  & (\FSM|Selector14~0 )) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & ((C1_HADDR_3[8]))) # (!\FSM|STATE.ST_WRITEP~regout  & (\FSM|Selector14~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|Selector14~0 ),
	.datac(\SLAVE|HADDR_2 [8]),
	.datad(\FSM|STATE.ST_WRITEP~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector14~1 ),
	.regout(\SLAVE|HADDR_3 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[8] .lut_mask = "d8cc";
defparam \SLAVE|HADDR_3[8] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[8] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[8] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[8] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxv_lcell \FSM|PADDR[8] (
// Equation(s):
// \FSM|PADDR [8] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector14~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [8])))

	.clk(gnd),
	.dataa(\FSM|PADDR [8]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector14~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[8] .lut_mask = "fa0a";
defparam \FSM|PADDR[8] .operation_mode = "normal";
defparam \FSM|PADDR[8] .output_mode = "comb_only";
defparam \FSM|PADDR[8] .register_cascade_mode = "off";
defparam \FSM|PADDR[8] .sum_lutc_input = "datac";
defparam \FSM|PADDR[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxv_lcell \SLAVE|HADDR_1[9] (
// Equation(s):
// \FSM|Selector15~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[9]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [9])))
// \SLAVE|HADDR_1 [9] = DFFEAS(\FSM|Selector15~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [9], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [9]),
	.datac(\HADDR~combout [9]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector15~0 ),
	.regout(\SLAVE|HADDR_1 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[9] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[9] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[9] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[9] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[9] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxv_lcell \SLAVE|HADDR_2[9] (
// Equation(s):
// \SLAVE|HADDR_2 [9] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [9], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [9]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[9] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[9] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[9] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[9] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[9] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxv_lcell \SLAVE|HADDR_3[9] (
// Equation(s):
// \FSM|Selector15~1  = (\FSM|tmp~combout  & (\FSM|Selector15~0 )) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & ((C1_HADDR_3[9]))) # (!\FSM|STATE.ST_WRITEP~regout  & (\FSM|Selector15~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|Selector15~0 ),
	.datac(\SLAVE|HADDR_2 [9]),
	.datad(\FSM|STATE.ST_WRITEP~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector15~1 ),
	.regout(\SLAVE|HADDR_3 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[9] .lut_mask = "d8cc";
defparam \SLAVE|HADDR_3[9] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[9] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[9] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[9] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxv_lcell \FSM|PADDR[9] (
// Equation(s):
// \FSM|PADDR [9] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector15~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [9])))

	.clk(gnd),
	.dataa(\FSM|PADDR [9]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[9] .lut_mask = "fa0a";
defparam \FSM|PADDR[9] .operation_mode = "normal";
defparam \FSM|PADDR[9] .output_mode = "comb_only";
defparam \FSM|PADDR[9] .register_cascade_mode = "off";
defparam \FSM|PADDR[9] .sum_lutc_input = "datac";
defparam \FSM|PADDR[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxv_lcell \SLAVE|HADDR_1[10] (
// Equation(s):
// \FSM|Selector16~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[10]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [10])))
// \SLAVE|HADDR_1 [10] = DFFEAS(\FSM|Selector16~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [10], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(\SLAVE|HADDR_2 [10]),
	.datab(vcc),
	.datac(\HADDR~combout [10]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector16~0 ),
	.regout(\SLAVE|HADDR_1 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[10] .lut_mask = "f0aa";
defparam \SLAVE|HADDR_1[10] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[10] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[10] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[10] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N4
maxv_lcell \SLAVE|HADDR_2[10] (
// Equation(s):
// \SLAVE|HADDR_2 [10] = DFFEAS((((\SLAVE|HADDR_1 [10]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SLAVE|HADDR_1 [10]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[10] .lut_mask = "ff00";
defparam \SLAVE|HADDR_2[10] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[10] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[10] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[10] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxv_lcell \SLAVE|HADDR_3[10] (
// Equation(s):
// \FSM|Selector16~1  = (\FSM|tmp~combout  & (\FSM|Selector16~0 )) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & ((C1_HADDR_3[10]))) # (!\FSM|STATE.ST_WRITEP~regout  & (\FSM|Selector16~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|Selector16~0 ),
	.datac(\SLAVE|HADDR_2 [10]),
	.datad(\FSM|STATE.ST_WRITEP~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector16~1 ),
	.regout(\SLAVE|HADDR_3 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[10] .lut_mask = "d8cc";
defparam \SLAVE|HADDR_3[10] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[10] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[10] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[10] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxv_lcell \FSM|PADDR[10] (
// Equation(s):
// \FSM|PADDR [10] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector16~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [10])))

	.clk(gnd),
	.dataa(\FSM|PADDR [10]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector16~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [10]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[10] .lut_mask = "fa0a";
defparam \FSM|PADDR[10] .operation_mode = "normal";
defparam \FSM|PADDR[10] .output_mode = "comb_only";
defparam \FSM|PADDR[10] .register_cascade_mode = "off";
defparam \FSM|PADDR[10] .sum_lutc_input = "datac";
defparam \FSM|PADDR[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxv_lcell \SLAVE|HADDR_1[11] (
// Equation(s):
// \FSM|Selector17~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[11]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [11])))
// \SLAVE|HADDR_1 [11] = DFFEAS(\FSM|Selector17~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [11], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [11]),
	.datac(\HADDR~combout [11]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector17~0 ),
	.regout(\SLAVE|HADDR_1 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[11] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[11] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[11] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[11] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[11] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N9
maxv_lcell \SLAVE|HADDR_2[11] (
// Equation(s):
// \SLAVE|HADDR_2 [11] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [11], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [11]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[11] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[11] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[11] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[11] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[11] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxv_lcell \SLAVE|HADDR_3[11] (
// Equation(s):
// \FSM|Selector17~1  = (\FSM|tmp~combout  & (\FSM|Selector17~0 )) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & ((C1_HADDR_3[11]))) # (!\FSM|STATE.ST_WRITEP~regout  & (\FSM|Selector17~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|Selector17~0 ),
	.datac(\SLAVE|HADDR_2 [11]),
	.datad(\FSM|STATE.ST_WRITEP~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector17~1 ),
	.regout(\SLAVE|HADDR_3 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[11] .lut_mask = "d8cc";
defparam \SLAVE|HADDR_3[11] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[11] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[11] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[11] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxv_lcell \FSM|PADDR[11] (
// Equation(s):
// \FSM|PADDR [11] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector17~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [11])))

	.clk(gnd),
	.dataa(\FSM|PADDR [11]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector17~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [11]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[11] .lut_mask = "fa0a";
defparam \FSM|PADDR[11] .operation_mode = "normal";
defparam \FSM|PADDR[11] .output_mode = "comb_only";
defparam \FSM|PADDR[11] .register_cascade_mode = "off";
defparam \FSM|PADDR[11] .sum_lutc_input = "datac";
defparam \FSM|PADDR[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N2
maxv_lcell \SLAVE|HADDR_1[12] (
// Equation(s):
// \FSM|Selector18~0  = ((\FSM|STATE.ST_READ~regout  & (C1_HADDR_1[12])) # (!\FSM|STATE.ST_READ~regout  & ((\SLAVE|HADDR_2 [12]))))
// \SLAVE|HADDR_1 [12] = DFFEAS(\FSM|Selector18~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [12], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\FSM|STATE.ST_READ~regout ),
	.datac(\HADDR~combout [12]),
	.datad(\SLAVE|HADDR_2 [12]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector18~0 ),
	.regout(\SLAVE|HADDR_1 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[12] .lut_mask = "f3c0";
defparam \SLAVE|HADDR_1[12] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[12] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[12] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[12] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N8
maxv_lcell \SLAVE|HADDR_2[12] (
// Equation(s):
// \SLAVE|HADDR_2 [12] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [12], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [12]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[12] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[12] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[12] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[12] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[12] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N0
maxv_lcell \SLAVE|HADDR_3[12] (
// Equation(s):
// \FSM|Selector18~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector18~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[12])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector18~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [12]),
	.datad(\FSM|Selector18~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector18~1 ),
	.regout(\SLAVE|HADDR_3 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[12] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[12] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[12] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[12] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[12] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N1
maxv_lcell \FSM|PADDR[12] (
// Equation(s):
// \FSM|PADDR [12] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector18~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [12]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector18~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [12]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[12] .lut_mask = "fc0c";
defparam \FSM|PADDR[12] .operation_mode = "normal";
defparam \FSM|PADDR[12] .output_mode = "comb_only";
defparam \FSM|PADDR[12] .register_cascade_mode = "off";
defparam \FSM|PADDR[12] .sum_lutc_input = "datac";
defparam \FSM|PADDR[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxv_lcell \SLAVE|HADDR_1[13] (
// Equation(s):
// \FSM|Selector19~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[13]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [13])))
// \SLAVE|HADDR_1 [13] = DFFEAS(\FSM|Selector19~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [13], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [13]),
	.datac(\HADDR~combout [13]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector19~0 ),
	.regout(\SLAVE|HADDR_1 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[13] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[13] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[13] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[13] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[13] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxv_lcell \SLAVE|HADDR_2[13] (
// Equation(s):
// \SLAVE|HADDR_2 [13] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [13], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [13]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[13] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[13] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[13] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[13] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[13] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxv_lcell \SLAVE|HADDR_3[13] (
// Equation(s):
// \FSM|Selector19~1  = (\FSM|tmp~combout  & (((\FSM|Selector19~0 )))) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & (C1_HADDR_3[13])) # (!\FSM|STATE.ST_WRITEP~regout  & ((\FSM|Selector19~0 )))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|STATE.ST_WRITEP~regout ),
	.datac(\SLAVE|HADDR_2 [13]),
	.datad(\FSM|Selector19~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector19~1 ),
	.regout(\SLAVE|HADDR_3 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[13] .lut_mask = "fb40";
defparam \SLAVE|HADDR_3[13] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[13] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[13] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[13] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxv_lcell \FSM|PADDR[13] (
// Equation(s):
// \FSM|PADDR [13] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector19~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [13]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector19~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [13]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[13] .lut_mask = "fc0c";
defparam \FSM|PADDR[13] .operation_mode = "normal";
defparam \FSM|PADDR[13] .output_mode = "comb_only";
defparam \FSM|PADDR[13] .register_cascade_mode = "off";
defparam \FSM|PADDR[13] .sum_lutc_input = "datac";
defparam \FSM|PADDR[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N4
maxv_lcell \SLAVE|HADDR_1[14] (
// Equation(s):
// \FSM|Selector20~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[14]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [14])))
// \SLAVE|HADDR_1 [14] = DFFEAS(\FSM|Selector20~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [14], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [14]),
	.datac(\HADDR~combout [14]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector20~0 ),
	.regout(\SLAVE|HADDR_1 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[14] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[14] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[14] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[14] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[14] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N9
maxv_lcell \SLAVE|HADDR_2[14] (
// Equation(s):
// \SLAVE|HADDR_2 [14] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [14], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [14]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[14] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[14] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[14] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[14] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[14] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N5
maxv_lcell \SLAVE|HADDR_3[14] (
// Equation(s):
// \FSM|Selector20~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector20~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[14])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector20~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [14]),
	.datad(\FSM|Selector20~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector20~1 ),
	.regout(\SLAVE|HADDR_3 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[14] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[14] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[14] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[14] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[14] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N6
maxv_lcell \FSM|PADDR[14] (
// Equation(s):
// \FSM|PADDR [14] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector20~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [14])))

	.clk(gnd),
	.dataa(\FSM|PADDR [14]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector20~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [14]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[14] .lut_mask = "fa0a";
defparam \FSM|PADDR[14] .operation_mode = "normal";
defparam \FSM|PADDR[14] .output_mode = "comb_only";
defparam \FSM|PADDR[14] .register_cascade_mode = "off";
defparam \FSM|PADDR[14] .sum_lutc_input = "datac";
defparam \FSM|PADDR[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N3
maxv_lcell \SLAVE|HADDR_1[15] (
// Equation(s):
// \FSM|Selector21~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[15]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [15])))
// \SLAVE|HADDR_1 [15] = DFFEAS(\FSM|Selector21~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [15], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [15]),
	.datac(\HADDR~combout [15]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector21~0 ),
	.regout(\SLAVE|HADDR_1 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[15] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[15] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[15] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[15] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[15] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N2
maxv_lcell \SLAVE|HADDR_2[15] (
// Equation(s):
// \SLAVE|HADDR_2 [15] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [15], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [15]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[15] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[15] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[15] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[15] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[15] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N0
maxv_lcell \SLAVE|HADDR_3[15] (
// Equation(s):
// \FSM|Selector21~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector21~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[15])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector21~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [15]),
	.datad(\FSM|Selector21~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector21~1 ),
	.regout(\SLAVE|HADDR_3 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[15] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[15] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[15] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[15] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[15] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N1
maxv_lcell \FSM|PADDR[15] (
// Equation(s):
// \FSM|PADDR [15] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector21~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [15]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector21~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [15]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[15] .lut_mask = "fc0c";
defparam \FSM|PADDR[15] .operation_mode = "normal";
defparam \FSM|PADDR[15] .output_mode = "comb_only";
defparam \FSM|PADDR[15] .register_cascade_mode = "off";
defparam \FSM|PADDR[15] .sum_lutc_input = "datac";
defparam \FSM|PADDR[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxv_lcell \SLAVE|HADDR_1[16] (
// Equation(s):
// \FSM|Selector22~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[16]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [16])))
// \SLAVE|HADDR_1 [16] = DFFEAS(\FSM|Selector22~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [16], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [16]),
	.datac(\HADDR~combout [16]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector22~0 ),
	.regout(\SLAVE|HADDR_1 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[16] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[16] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[16] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[16] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[16] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxv_lcell \SLAVE|HADDR_2[16] (
// Equation(s):
// \SLAVE|HADDR_2 [16] = DFFEAS((((\SLAVE|HADDR_1 [16]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SLAVE|HADDR_1 [16]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[16] .lut_mask = "ff00";
defparam \SLAVE|HADDR_2[16] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[16] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[16] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[16] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxv_lcell \SLAVE|HADDR_3[16] (
// Equation(s):
// \FSM|Selector22~1  = (\FSM|tmp~combout  & (((\FSM|Selector22~0 )))) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & (C1_HADDR_3[16])) # (!\FSM|STATE.ST_WRITEP~regout  & ((\FSM|Selector22~0 )))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|STATE.ST_WRITEP~regout ),
	.datac(\SLAVE|HADDR_2 [16]),
	.datad(\FSM|Selector22~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector22~1 ),
	.regout(\SLAVE|HADDR_3 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[16] .lut_mask = "fb40";
defparam \SLAVE|HADDR_3[16] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[16] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[16] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[16] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxv_lcell \FSM|PADDR[16] (
// Equation(s):
// \FSM|PADDR [16] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector22~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [16])))

	.clk(gnd),
	.dataa(\FSM|PADDR [16]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector22~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [16]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[16] .lut_mask = "fa0a";
defparam \FSM|PADDR[16] .operation_mode = "normal";
defparam \FSM|PADDR[16] .output_mode = "comb_only";
defparam \FSM|PADDR[16] .register_cascade_mode = "off";
defparam \FSM|PADDR[16] .sum_lutc_input = "datac";
defparam \FSM|PADDR[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxv_lcell \SLAVE|HADDR_1[17] (
// Equation(s):
// \FSM|Selector23~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[17]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [17])))
// \SLAVE|HADDR_1 [17] = DFFEAS(\FSM|Selector23~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [17], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [17]),
	.datac(\HADDR~combout [17]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector23~0 ),
	.regout(\SLAVE|HADDR_1 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[17] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[17] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[17] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[17] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[17] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxv_lcell \SLAVE|HADDR_2[17] (
// Equation(s):
// \SLAVE|HADDR_2 [17] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [17], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [17]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[17] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[17] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[17] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[17] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[17] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxv_lcell \SLAVE|HADDR_3[17] (
// Equation(s):
// \FSM|Selector23~1  = (\FSM|tmp~combout  & (((\FSM|Selector23~0 )))) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & (C1_HADDR_3[17])) # (!\FSM|STATE.ST_WRITEP~regout  & ((\FSM|Selector23~0 )))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|STATE.ST_WRITEP~regout ),
	.datac(\SLAVE|HADDR_2 [17]),
	.datad(\FSM|Selector23~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector23~1 ),
	.regout(\SLAVE|HADDR_3 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[17] .lut_mask = "fb40";
defparam \SLAVE|HADDR_3[17] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[17] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[17] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[17] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxv_lcell \FSM|PADDR[17] (
// Equation(s):
// \FSM|PADDR [17] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector23~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [17]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector23~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [17]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[17] .lut_mask = "fc0c";
defparam \FSM|PADDR[17] .operation_mode = "normal";
defparam \FSM|PADDR[17] .output_mode = "comb_only";
defparam \FSM|PADDR[17] .register_cascade_mode = "off";
defparam \FSM|PADDR[17] .sum_lutc_input = "datac";
defparam \FSM|PADDR[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxv_lcell \SLAVE|HADDR_1[18] (
// Equation(s):
// \FSM|Selector24~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[18]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [18])))
// \SLAVE|HADDR_1 [18] = DFFEAS(\FSM|Selector24~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [18], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [18]),
	.datac(\HADDR~combout [18]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector24~0 ),
	.regout(\SLAVE|HADDR_1 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[18] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[18] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[18] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[18] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[18] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxv_lcell \SLAVE|HADDR_2[18] (
// Equation(s):
// \SLAVE|HADDR_2 [18] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [18], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [18]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[18] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[18] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[18] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[18] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[18] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxv_lcell \SLAVE|HADDR_3[18] (
// Equation(s):
// \FSM|Selector24~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector24~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[18])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector24~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [18]),
	.datad(\FSM|Selector24~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector24~1 ),
	.regout(\SLAVE|HADDR_3 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[18] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[18] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[18] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[18] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[18] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxv_lcell \FSM|PADDR[18] (
// Equation(s):
// \FSM|PADDR [18] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector24~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [18])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [18]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector24~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [18]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[18] .lut_mask = "fc0c";
defparam \FSM|PADDR[18] .operation_mode = "normal";
defparam \FSM|PADDR[18] .output_mode = "comb_only";
defparam \FSM|PADDR[18] .register_cascade_mode = "off";
defparam \FSM|PADDR[18] .sum_lutc_input = "datac";
defparam \FSM|PADDR[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxv_lcell \SLAVE|HADDR_1[19] (
// Equation(s):
// \FSM|Selector25~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[19]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [19])))
// \SLAVE|HADDR_1 [19] = DFFEAS(\FSM|Selector25~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [19], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [19]),
	.datac(\HADDR~combout [19]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector25~0 ),
	.regout(\SLAVE|HADDR_1 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[19] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[19] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[19] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[19] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[19] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxv_lcell \SLAVE|HADDR_2[19] (
// Equation(s):
// \SLAVE|HADDR_2 [19] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [19], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [19]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[19] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[19] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[19] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[19] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[19] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxv_lcell \SLAVE|HADDR_3[19] (
// Equation(s):
// \FSM|Selector25~1  = (\FSM|tmp~combout  & (((\FSM|Selector25~0 )))) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & (C1_HADDR_3[19])) # (!\FSM|STATE.ST_WRITEP~regout  & ((\FSM|Selector25~0 )))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|STATE.ST_WRITEP~regout ),
	.datac(\SLAVE|HADDR_2 [19]),
	.datad(\FSM|Selector25~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector25~1 ),
	.regout(\SLAVE|HADDR_3 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[19] .lut_mask = "fb40";
defparam \SLAVE|HADDR_3[19] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[19] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[19] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[19] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxv_lcell \FSM|PADDR[19] (
// Equation(s):
// \FSM|PADDR [19] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector25~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [19])))

	.clk(gnd),
	.dataa(\FSM|PADDR [19]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector25~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [19]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[19] .lut_mask = "fa0a";
defparam \FSM|PADDR[19] .operation_mode = "normal";
defparam \FSM|PADDR[19] .output_mode = "comb_only";
defparam \FSM|PADDR[19] .register_cascade_mode = "off";
defparam \FSM|PADDR[19] .sum_lutc_input = "datac";
defparam \FSM|PADDR[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N4
maxv_lcell \SLAVE|HADDR_1[20] (
// Equation(s):
// \FSM|Selector26~0  = ((\FSM|STATE.ST_READ~regout  & (C1_HADDR_1[20])) # (!\FSM|STATE.ST_READ~regout  & ((\SLAVE|HADDR_2 [20]))))
// \SLAVE|HADDR_1 [20] = DFFEAS(\FSM|Selector26~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [20], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\FSM|STATE.ST_READ~regout ),
	.datac(\HADDR~combout [20]),
	.datad(\SLAVE|HADDR_2 [20]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector26~0 ),
	.regout(\SLAVE|HADDR_1 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[20] .lut_mask = "f3c0";
defparam \SLAVE|HADDR_1[20] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[20] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[20] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[20] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y5_N8
maxv_lcell \SLAVE|HADDR_2[20] (
// Equation(s):
// \SLAVE|HADDR_2 [20] = DFFEAS((((\SLAVE|HADDR_1 [20]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SLAVE|HADDR_1 [20]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[20] .lut_mask = "ff00";
defparam \SLAVE|HADDR_2[20] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[20] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[20] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[20] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N1
maxv_lcell \SLAVE|HADDR_3[20] (
// Equation(s):
// \FSM|Selector26~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & (\FSM|Selector26~0 )) # (!\FSM|tmp~combout  & ((C1_HADDR_3[20]))))) # (!\FSM|STATE.ST_WRITEP~regout  & (\FSM|Selector26~0 ))

	.clk(\HCLK~combout ),
	.dataa(\FSM|Selector26~0 ),
	.datab(\FSM|STATE.ST_WRITEP~regout ),
	.datac(\SLAVE|HADDR_2 [20]),
	.datad(\FSM|tmp~combout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector26~1 ),
	.regout(\SLAVE|HADDR_3 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[20] .lut_mask = "aae2";
defparam \SLAVE|HADDR_3[20] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[20] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[20] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[20] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y5_N2
maxv_lcell \FSM|PADDR[20] (
// Equation(s):
// \FSM|PADDR [20] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector26~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [20])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [20]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector26~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [20]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[20] .lut_mask = "fc0c";
defparam \FSM|PADDR[20] .operation_mode = "normal";
defparam \FSM|PADDR[20] .output_mode = "comb_only";
defparam \FSM|PADDR[20] .register_cascade_mode = "off";
defparam \FSM|PADDR[20] .sum_lutc_input = "datac";
defparam \FSM|PADDR[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxv_lcell \SLAVE|HADDR_1[21] (
// Equation(s):
// \FSM|Selector27~0  = (\FSM|STATE.ST_READ~regout  & (((C1_HADDR_1[21])))) # (!\FSM|STATE.ST_READ~regout  & (((\SLAVE|HADDR_2 [21]))))
// \SLAVE|HADDR_1 [21] = DFFEAS(\FSM|Selector27~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [21], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_READ~regout ),
	.datab(vcc),
	.datac(\HADDR~combout [21]),
	.datad(\SLAVE|HADDR_2 [21]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector27~0 ),
	.regout(\SLAVE|HADDR_1 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[21] .lut_mask = "f5a0";
defparam \SLAVE|HADDR_1[21] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[21] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[21] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[21] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxv_lcell \SLAVE|HADDR_2[21] (
// Equation(s):
// \SLAVE|HADDR_2 [21] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [21], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [21]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[21] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[21] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[21] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[21] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[21] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxv_lcell \SLAVE|HADDR_3[21] (
// Equation(s):
// \FSM|Selector27~1  = (\FSM|tmp~combout  & (((\FSM|Selector27~0 )))) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & (C1_HADDR_3[21])) # (!\FSM|STATE.ST_WRITEP~regout  & ((\FSM|Selector27~0 )))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|STATE.ST_WRITEP~regout ),
	.datac(\SLAVE|HADDR_2 [21]),
	.datad(\FSM|Selector27~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector27~1 ),
	.regout(\SLAVE|HADDR_3 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[21] .lut_mask = "fb40";
defparam \SLAVE|HADDR_3[21] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[21] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[21] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[21] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxv_lcell \FSM|PADDR[21] (
// Equation(s):
// \FSM|PADDR [21] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector27~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [21]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector27~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [21]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[21] .lut_mask = "fc0c";
defparam \FSM|PADDR[21] .operation_mode = "normal";
defparam \FSM|PADDR[21] .output_mode = "comb_only";
defparam \FSM|PADDR[21] .register_cascade_mode = "off";
defparam \FSM|PADDR[21] .sum_lutc_input = "datac";
defparam \FSM|PADDR[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N2
maxv_lcell \SLAVE|HADDR_1[22] (
// Equation(s):
// \FSM|Selector28~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[22]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [22])))
// \SLAVE|HADDR_1 [22] = DFFEAS(\FSM|Selector28~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [22], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [22]),
	.datac(\HADDR~combout [22]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector28~0 ),
	.regout(\SLAVE|HADDR_1 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[22] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[22] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[22] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[22] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[22] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N1
maxv_lcell \SLAVE|HADDR_2[22] (
// Equation(s):
// \SLAVE|HADDR_2 [22] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [22], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [22]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[22] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[22] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[22] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[22] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[22] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N3
maxv_lcell \SLAVE|HADDR_3[22] (
// Equation(s):
// \FSM|Selector28~1  = (\FSM|tmp~combout  & (\FSM|Selector28~0 )) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & ((C1_HADDR_3[22]))) # (!\FSM|STATE.ST_WRITEP~regout  & (\FSM|Selector28~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|Selector28~0 ),
	.datac(\SLAVE|HADDR_2 [22]),
	.datad(\FSM|STATE.ST_WRITEP~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector28~1 ),
	.regout(\SLAVE|HADDR_3 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[22] .lut_mask = "d8cc";
defparam \SLAVE|HADDR_3[22] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[22] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[22] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[22] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N4
maxv_lcell \FSM|PADDR[22] (
// Equation(s):
// \FSM|PADDR [22] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector28~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [22])))

	.clk(gnd),
	.dataa(\FSM|PADDR [22]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector28~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [22]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[22] .lut_mask = "fa0a";
defparam \FSM|PADDR[22] .operation_mode = "normal";
defparam \FSM|PADDR[22] .output_mode = "comb_only";
defparam \FSM|PADDR[22] .register_cascade_mode = "off";
defparam \FSM|PADDR[22] .sum_lutc_input = "datac";
defparam \FSM|PADDR[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N7
maxv_lcell \SLAVE|HADDR_1[23] (
// Equation(s):
// \FSM|Selector29~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[23]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [23])))
// \SLAVE|HADDR_1 [23] = DFFEAS(\FSM|Selector29~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [23], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [23]),
	.datac(\HADDR~combout [23]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector29~0 ),
	.regout(\SLAVE|HADDR_1 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[23] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[23] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[23] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[23] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[23] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y5_N0
maxv_lcell \SLAVE|HADDR_2[23] (
// Equation(s):
// \SLAVE|HADDR_2 [23] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [23], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [23]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[23] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[23] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[23] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[23] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[23] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y5_N5
maxv_lcell \SLAVE|HADDR_3[23] (
// Equation(s):
// \FSM|Selector29~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & (\FSM|Selector29~0 )) # (!\FSM|tmp~combout  & ((C1_HADDR_3[23]))))) # (!\FSM|STATE.ST_WRITEP~regout  & (\FSM|Selector29~0 ))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|Selector29~0 ),
	.datac(\SLAVE|HADDR_2 [23]),
	.datad(\FSM|tmp~combout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector29~1 ),
	.regout(\SLAVE|HADDR_3 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[23] .lut_mask = "cce4";
defparam \SLAVE|HADDR_3[23] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[23] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[23] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[23] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y5_N6
maxv_lcell \FSM|PADDR[23] (
// Equation(s):
// \FSM|PADDR [23] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector29~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [23])))

	.clk(gnd),
	.dataa(\FSM|PADDR [23]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector29~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [23]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[23] .lut_mask = "fa0a";
defparam \FSM|PADDR[23] .operation_mode = "normal";
defparam \FSM|PADDR[23] .output_mode = "comb_only";
defparam \FSM|PADDR[23] .register_cascade_mode = "off";
defparam \FSM|PADDR[23] .sum_lutc_input = "datac";
defparam \FSM|PADDR[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N1
maxv_lcell \SLAVE|HADDR_1[24] (
// Equation(s):
// \FSM|Selector30~0  = ((\FSM|STATE.ST_READ~regout  & (C1_HADDR_1[24])) # (!\FSM|STATE.ST_READ~regout  & ((\SLAVE|HADDR_2 [24]))))
// \SLAVE|HADDR_1 [24] = DFFEAS(\FSM|Selector30~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [24], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\FSM|STATE.ST_READ~regout ),
	.datac(\HADDR~combout [24]),
	.datad(\SLAVE|HADDR_2 [24]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector30~0 ),
	.regout(\SLAVE|HADDR_1 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[24] .lut_mask = "f3c0";
defparam \SLAVE|HADDR_1[24] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[24] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[24] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[24] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxv_lcell \SLAVE|HADDR_2[24] (
// Equation(s):
// \SLAVE|HADDR_2 [24] = DFFEAS((((\SLAVE|HADDR_1 [24]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SLAVE|HADDR_1 [24]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[24] .lut_mask = "ff00";
defparam \SLAVE|HADDR_2[24] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[24] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[24] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[24] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxv_lcell \SLAVE|HADDR_3[24] (
// Equation(s):
// \FSM|Selector30~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector30~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[24])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector30~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [24]),
	.datad(\FSM|Selector30~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector30~1 ),
	.regout(\SLAVE|HADDR_3 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[24] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[24] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[24] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[24] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[24] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N3
maxv_lcell \FSM|PADDR[24] (
// Equation(s):
// \FSM|PADDR [24] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector30~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [24])))

	.clk(gnd),
	.dataa(\FSM|PADDR [24]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector30~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [24]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[24] .lut_mask = "fa0a";
defparam \FSM|PADDR[24] .operation_mode = "normal";
defparam \FSM|PADDR[24] .output_mode = "comb_only";
defparam \FSM|PADDR[24] .register_cascade_mode = "off";
defparam \FSM|PADDR[24] .sum_lutc_input = "datac";
defparam \FSM|PADDR[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
maxv_lcell \SLAVE|HADDR_1[25] (
// Equation(s):
// \FSM|Selector31~0  = ((\FSM|STATE.ST_READ~regout  & (C1_HADDR_1[25])) # (!\FSM|STATE.ST_READ~regout  & ((\SLAVE|HADDR_2 [25]))))
// \SLAVE|HADDR_1 [25] = DFFEAS(\FSM|Selector31~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [25], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\FSM|STATE.ST_READ~regout ),
	.datac(\HADDR~combout [25]),
	.datad(\SLAVE|HADDR_2 [25]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector31~0 ),
	.regout(\SLAVE|HADDR_1 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[25] .lut_mask = "f3c0";
defparam \SLAVE|HADDR_1[25] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[25] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[25] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[25] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N8
maxv_lcell \SLAVE|HADDR_2[25] (
// Equation(s):
// \SLAVE|HADDR_2 [25] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [25], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [25]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[25] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[25] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[25] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[25] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[25] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N6
maxv_lcell \SLAVE|HADDR_3[25] (
// Equation(s):
// \FSM|Selector31~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector31~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[25])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector31~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [25]),
	.datad(\FSM|Selector31~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector31~1 ),
	.regout(\SLAVE|HADDR_3 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[25] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[25] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[25] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[25] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[25] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N7
maxv_lcell \FSM|PADDR[25] (
// Equation(s):
// \FSM|PADDR [25] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector31~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [25]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector31~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [25]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[25] .lut_mask = "fc0c";
defparam \FSM|PADDR[25] .operation_mode = "normal";
defparam \FSM|PADDR[25] .output_mode = "comb_only";
defparam \FSM|PADDR[25] .register_cascade_mode = "off";
defparam \FSM|PADDR[25] .sum_lutc_input = "datac";
defparam \FSM|PADDR[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxv_lcell \SLAVE|HADDR_1[26] (
// Equation(s):
// \FSM|Selector32~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[26]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [26])))
// \SLAVE|HADDR_1 [26] = DFFEAS(\FSM|Selector32~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [26], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [26]),
	.datac(\HADDR~combout [26]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector32~0 ),
	.regout(\SLAVE|HADDR_1 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[26] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[26] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[26] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[26] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[26] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N7
maxv_lcell \SLAVE|HADDR_2[26] (
// Equation(s):
// \SLAVE|HADDR_2 [26] = DFFEAS((((\SLAVE|HADDR_1 [26]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SLAVE|HADDR_1 [26]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[26] .lut_mask = "ff00";
defparam \SLAVE|HADDR_2[26] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[26] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[26] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[26] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N4
maxv_lcell \SLAVE|HADDR_3[26] (
// Equation(s):
// \FSM|Selector32~1  = (\FSM|tmp~combout  & (((\FSM|Selector32~0 )))) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & (C1_HADDR_3[26])) # (!\FSM|STATE.ST_WRITEP~regout  & ((\FSM|Selector32~0 )))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|STATE.ST_WRITEP~regout ),
	.datac(\SLAVE|HADDR_2 [26]),
	.datad(\FSM|Selector32~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector32~1 ),
	.regout(\SLAVE|HADDR_3 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[26] .lut_mask = "fb40";
defparam \SLAVE|HADDR_3[26] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[26] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[26] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[26] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxv_lcell \FSM|PADDR[26] (
// Equation(s):
// \FSM|PADDR [26] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector32~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [26])))

	.clk(gnd),
	.dataa(\FSM|PADDR [26]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector32~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [26]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[26] .lut_mask = "fa0a";
defparam \FSM|PADDR[26] .operation_mode = "normal";
defparam \FSM|PADDR[26] .output_mode = "comb_only";
defparam \FSM|PADDR[26] .register_cascade_mode = "off";
defparam \FSM|PADDR[26] .sum_lutc_input = "datac";
defparam \FSM|PADDR[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxv_lcell \SLAVE|HADDR_1[27] (
// Equation(s):
// \FSM|Selector33~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[27]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [27])))
// \SLAVE|HADDR_1 [27] = DFFEAS(\FSM|Selector33~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [27], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(\SLAVE|HADDR_2 [27]),
	.datab(vcc),
	.datac(\HADDR~combout [27]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector33~0 ),
	.regout(\SLAVE|HADDR_1 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[27] .lut_mask = "f0aa";
defparam \SLAVE|HADDR_1[27] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[27] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[27] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[27] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxv_lcell \SLAVE|HADDR_2[27] (
// Equation(s):
// \SLAVE|HADDR_2 [27] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [27], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [27]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[27] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[27] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[27] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[27] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[27] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxv_lcell \SLAVE|HADDR_3[27] (
// Equation(s):
// \FSM|Selector33~1  = (\FSM|tmp~combout  & (\FSM|Selector33~0 )) # (!\FSM|tmp~combout  & ((\FSM|STATE.ST_WRITEP~regout  & ((C1_HADDR_3[27]))) # (!\FSM|STATE.ST_WRITEP~regout  & (\FSM|Selector33~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|tmp~combout ),
	.datab(\FSM|Selector33~0 ),
	.datac(\SLAVE|HADDR_2 [27]),
	.datad(\FSM|STATE.ST_WRITEP~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector33~1 ),
	.regout(\SLAVE|HADDR_3 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[27] .lut_mask = "d8cc";
defparam \SLAVE|HADDR_3[27] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[27] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[27] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[27] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxv_lcell \FSM|PADDR[27] (
// Equation(s):
// \FSM|PADDR [27] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector33~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [27]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector33~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [27]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[27] .lut_mask = "fc0c";
defparam \FSM|PADDR[27] .operation_mode = "normal";
defparam \FSM|PADDR[27] .output_mode = "comb_only";
defparam \FSM|PADDR[27] .register_cascade_mode = "off";
defparam \FSM|PADDR[27] .sum_lutc_input = "datac";
defparam \FSM|PADDR[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N3
maxv_lcell \SLAVE|HADDR_1[28] (
// Equation(s):
// \FSM|Selector34~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[28]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [28])))
// \SLAVE|HADDR_1 [28] = DFFEAS(\FSM|Selector34~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [28], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [28]),
	.datac(\HADDR~combout [28]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector34~0 ),
	.regout(\SLAVE|HADDR_1 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[28] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[28] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[28] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[28] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[28] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N2
maxv_lcell \SLAVE|HADDR_2[28] (
// Equation(s):
// \SLAVE|HADDR_2 [28] = DFFEAS((((\SLAVE|HADDR_1 [28]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SLAVE|HADDR_1 [28]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[28] .lut_mask = "ff00";
defparam \SLAVE|HADDR_2[28] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[28] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[28] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[28] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N4
maxv_lcell \SLAVE|HADDR_3[28] (
// Equation(s):
// \FSM|Selector34~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector34~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[28])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector34~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [28]),
	.datad(\FSM|Selector34~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector34~1 ),
	.regout(\SLAVE|HADDR_3 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[28] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[28] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[28] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[28] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[28] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N5
maxv_lcell \FSM|PADDR[28] (
// Equation(s):
// \FSM|PADDR [28] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector34~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [28])))

	.clk(gnd),
	.dataa(\FSM|PADDR [28]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector34~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [28]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[28] .lut_mask = "fa0a";
defparam \FSM|PADDR[28] .operation_mode = "normal";
defparam \FSM|PADDR[28] .output_mode = "comb_only";
defparam \FSM|PADDR[28] .register_cascade_mode = "off";
defparam \FSM|PADDR[28] .sum_lutc_input = "datac";
defparam \FSM|PADDR[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N8
maxv_lcell \SLAVE|HADDR_1[29] (
// Equation(s):
// \FSM|Selector35~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[29]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [29])))
// \SLAVE|HADDR_1 [29] = DFFEAS(\FSM|Selector35~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [29], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [29]),
	.datac(\HADDR~combout [29]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector35~0 ),
	.regout(\SLAVE|HADDR_1 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[29] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[29] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[29] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[29] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[29] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N9
maxv_lcell \SLAVE|HADDR_2[29] (
// Equation(s):
// \SLAVE|HADDR_2 [29] = DFFEAS((((\SLAVE|HADDR_1 [29]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SLAVE|HADDR_1 [29]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[29] .lut_mask = "ff00";
defparam \SLAVE|HADDR_2[29] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[29] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[29] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[29] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N1
maxv_lcell \SLAVE|HADDR_3[29] (
// Equation(s):
// \FSM|Selector35~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector35~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[29])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector35~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [29]),
	.datad(\FSM|Selector35~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector35~1 ),
	.regout(\SLAVE|HADDR_3 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[29] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[29] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[29] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[29] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[29] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N2
maxv_lcell \FSM|PADDR[29] (
// Equation(s):
// \FSM|PADDR [29] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector35~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [29])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [29]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector35~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [29]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[29] .lut_mask = "fc0c";
defparam \FSM|PADDR[29] .operation_mode = "normal";
defparam \FSM|PADDR[29] .output_mode = "comb_only";
defparam \FSM|PADDR[29] .register_cascade_mode = "off";
defparam \FSM|PADDR[29] .sum_lutc_input = "datac";
defparam \FSM|PADDR[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N6
maxv_lcell \SLAVE|HADDR_1[30] (
// Equation(s):
// \FSM|Selector36~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[30]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [30])))
// \SLAVE|HADDR_1 [30] = DFFEAS(\FSM|Selector36~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [30], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [30]),
	.datac(\HADDR~combout [30]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector36~0 ),
	.regout(\SLAVE|HADDR_1 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[30] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[30] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[30] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[30] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[30] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N9
maxv_lcell \SLAVE|HADDR_2[30] (
// Equation(s):
// \SLAVE|HADDR_2 [30] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [30], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [30]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[30] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[30] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[30] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[30] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[30] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N7
maxv_lcell \SLAVE|HADDR_3[30] (
// Equation(s):
// \FSM|Selector36~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector36~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[30])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector36~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [30]),
	.datad(\FSM|Selector36~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector36~1 ),
	.regout(\SLAVE|HADDR_3 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[30] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[30] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[30] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[30] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[30] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N8
maxv_lcell \FSM|PADDR[30] (
// Equation(s):
// \FSM|PADDR [30] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector36~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [30])))

	.clk(gnd),
	.dataa(\FSM|PADDR [30]),
	.datab(vcc),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector36~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [30]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[30] .lut_mask = "fa0a";
defparam \FSM|PADDR[30] .operation_mode = "normal";
defparam \FSM|PADDR[30] .output_mode = "comb_only";
defparam \FSM|PADDR[30] .register_cascade_mode = "off";
defparam \FSM|PADDR[30] .sum_lutc_input = "datac";
defparam \FSM|PADDR[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N3
maxv_lcell \SLAVE|HADDR_1[31] (
// Equation(s):
// \FSM|Selector37~0  = ((\FSM|STATE.ST_READ~regout  & ((C1_HADDR_1[31]))) # (!\FSM|STATE.ST_READ~regout  & (\SLAVE|HADDR_2 [31])))
// \SLAVE|HADDR_1 [31] = DFFEAS(\FSM|Selector37~0 , GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HADDR~combout [31], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(\SLAVE|HADDR_2 [31]),
	.datac(\HADDR~combout [31]),
	.datad(\FSM|STATE.ST_READ~regout ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector37~0 ),
	.regout(\SLAVE|HADDR_1 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_1[31] .lut_mask = "f0cc";
defparam \SLAVE|HADDR_1[31] .operation_mode = "normal";
defparam \SLAVE|HADDR_1[31] .output_mode = "reg_and_comb";
defparam \SLAVE|HADDR_1[31] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_1[31] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_1[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N0
maxv_lcell \SLAVE|HADDR_2[31] (
// Equation(s):
// \SLAVE|HADDR_2 [31] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \SLAVE|HADDR_1 [31], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SLAVE|HADDR_1 [31]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HADDR_2 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_2[31] .lut_mask = "0000";
defparam \SLAVE|HADDR_2[31] .operation_mode = "normal";
defparam \SLAVE|HADDR_2[31] .output_mode = "reg_only";
defparam \SLAVE|HADDR_2[31] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_2[31] .sum_lutc_input = "datac";
defparam \SLAVE|HADDR_2[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N6
maxv_lcell \SLAVE|HADDR_3[31] (
// Equation(s):
// \FSM|Selector37~1  = (\FSM|STATE.ST_WRITEP~regout  & ((\FSM|tmp~combout  & ((\FSM|Selector37~0 ))) # (!\FSM|tmp~combout  & (C1_HADDR_3[31])))) # (!\FSM|STATE.ST_WRITEP~regout  & (((\FSM|Selector37~0 ))))

	.clk(\HCLK~combout ),
	.dataa(\FSM|STATE.ST_WRITEP~regout ),
	.datab(\FSM|tmp~combout ),
	.datac(\SLAVE|HADDR_2 [31]),
	.datad(\FSM|Selector37~0 ),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector37~1 ),
	.regout(\SLAVE|HADDR_3 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HADDR_3[31] .lut_mask = "fd20";
defparam \SLAVE|HADDR_3[31] .operation_mode = "normal";
defparam \SLAVE|HADDR_3[31] .output_mode = "comb_only";
defparam \SLAVE|HADDR_3[31] .register_cascade_mode = "off";
defparam \SLAVE|HADDR_3[31] .sum_lutc_input = "qfbk";
defparam \SLAVE|HADDR_3[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N7
maxv_lcell \FSM|PADDR[31] (
// Equation(s):
// \FSM|PADDR [31] = ((GLOBAL(\FSM|WideOr1~combout ) & ((\FSM|Selector37~1 ))) # (!GLOBAL(\FSM|WideOr1~combout ) & (\FSM|PADDR [31])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|PADDR [31]),
	.datac(\FSM|WideOr1~combout ),
	.datad(\FSM|Selector37~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PADDR [31]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PADDR[31] .lut_mask = "fc0c";
defparam \FSM|PADDR[31] .operation_mode = "normal";
defparam \FSM|PADDR[31] .output_mode = "comb_only";
defparam \FSM|PADDR[31] .register_cascade_mode = "off";
defparam \FSM|PADDR[31] .sum_lutc_input = "datac";
defparam \FSM|PADDR[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N0
maxv_lcell \FSM|WideOr1~0 (
// Equation(s):
// \FSM|WideOr1~0_combout  = (((!\FSM|STATE.ST_WRITEP~regout  & !\FSM|STATE.ST_WRITE~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FSM|STATE.ST_WRITEP~regout ),
	.datad(\FSM|STATE.ST_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|WideOr1~0 .lut_mask = "000f";
defparam \FSM|WideOr1~0 .operation_mode = "normal";
defparam \FSM|WideOr1~0 .output_mode = "comb_only";
defparam \FSM|WideOr1~0 .register_cascade_mode = "off";
defparam \FSM|WideOr1~0 .sum_lutc_input = "datac";
defparam \FSM|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [0]),
	.padio(HWDATA[0]));
// synopsys translate_off
defparam \HWDATA[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y8_N3
maxv_lcell \SLAVE|HWDATA_1[0] (
// Equation(s):
// \SLAVE|HWDATA_1 [0] = DFFEAS((((\HWDATA~combout [0]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\HWDATA~combout [0]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[0] .lut_mask = "ff00";
defparam \SLAVE|HWDATA_1[0] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[0] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[0] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[0] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N5
maxv_lcell \FSM|PWDATA[0] (
// Equation(s):
// \FSM|PWDATA [0] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [0])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [0]),
	.datad(\SLAVE|HWDATA_1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[0] .lut_mask = "f3c0";
defparam \FSM|PWDATA[0] .operation_mode = "normal";
defparam \FSM|PWDATA[0] .output_mode = "comb_only";
defparam \FSM|PWDATA[0] .register_cascade_mode = "off";
defparam \FSM|PWDATA[0] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [1]),
	.padio(HWDATA[1]));
// synopsys translate_off
defparam \HWDATA[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y3_N8
maxv_lcell \SLAVE|HWDATA_1[1] (
// Equation(s):
// \SLAVE|HWDATA_1 [1] = DFFEAS((((\HWDATA~combout [1]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\HWDATA~combout [1]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[1] .lut_mask = "ff00";
defparam \SLAVE|HWDATA_1[1] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[1] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[1] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[1] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N6
maxv_lcell \FSM|PWDATA[1] (
// Equation(s):
// \FSM|PWDATA [1] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [1])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [1]),
	.datad(\SLAVE|HWDATA_1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[1] .lut_mask = "f3c0";
defparam \FSM|PWDATA[1] .operation_mode = "normal";
defparam \FSM|PWDATA[1] .output_mode = "comb_only";
defparam \FSM|PWDATA[1] .register_cascade_mode = "off";
defparam \FSM|PWDATA[1] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [2]),
	.padio(HWDATA[2]));
// synopsys translate_off
defparam \HWDATA[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y10_N3
maxv_lcell \SLAVE|HWDATA_1[2] (
// Equation(s):
// \SLAVE|HWDATA_1 [2] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [2], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [2]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[2] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[2] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[2] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[2] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[2] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y10_N5
maxv_lcell \FSM|PWDATA[2] (
// Equation(s):
// \FSM|PWDATA [2] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [2])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [2]),
	.datad(\SLAVE|HWDATA_1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[2] .lut_mask = "f3c0";
defparam \FSM|PWDATA[2] .operation_mode = "normal";
defparam \FSM|PWDATA[2] .output_mode = "comb_only";
defparam \FSM|PWDATA[2] .register_cascade_mode = "off";
defparam \FSM|PWDATA[2] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[2] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [3]),
	.padio(HWDATA[3]));
// synopsys translate_off
defparam \HWDATA[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y13_N9
maxv_lcell \SLAVE|HWDATA_1[3] (
// Equation(s):
// \SLAVE|HWDATA_1 [3] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [3], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [3]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[3] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[3] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[3] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[3] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[3] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y13_N3
maxv_lcell \FSM|PWDATA[3] (
// Equation(s):
// \FSM|PWDATA [3] = (GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [3])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & (((\SLAVE|HWDATA_1 [3]))))

	.clk(gnd),
	.dataa(\FSM|PWDATA [3]),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(vcc),
	.datad(\SLAVE|HWDATA_1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[3] .lut_mask = "bb88";
defparam \FSM|PWDATA[3] .operation_mode = "normal";
defparam \FSM|PWDATA[3] .output_mode = "comb_only";
defparam \FSM|PWDATA[3] .register_cascade_mode = "off";
defparam \FSM|PWDATA[3] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[3] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [4]),
	.padio(HWDATA[4]));
// synopsys translate_off
defparam \HWDATA[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y3_N3
maxv_lcell \SLAVE|HWDATA_1[4] (
// Equation(s):
// \SLAVE|HWDATA_1 [4] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [4], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [4]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[4] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[4] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[4] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[4] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[4] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y3_N4
maxv_lcell \FSM|PWDATA[4] (
// Equation(s):
// \FSM|PWDATA [4] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [4])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [4]),
	.datad(\SLAVE|HWDATA_1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[4] .lut_mask = "f3c0";
defparam \FSM|PWDATA[4] .operation_mode = "normal";
defparam \FSM|PWDATA[4] .output_mode = "comb_only";
defparam \FSM|PWDATA[4] .register_cascade_mode = "off";
defparam \FSM|PWDATA[4] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [5]),
	.padio(HWDATA[5]));
// synopsys translate_off
defparam \HWDATA[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y13_N9
maxv_lcell \SLAVE|HWDATA_1[5] (
// Equation(s):
// \SLAVE|HWDATA_1 [5] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [5], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [5]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[5] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[5] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[5] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[5] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[5] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y13_N3
maxv_lcell \FSM|PWDATA[5] (
// Equation(s):
// \FSM|PWDATA [5] = (GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [5])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & (((\SLAVE|HWDATA_1 [5]))))

	.clk(gnd),
	.dataa(\FSM|PWDATA [5]),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(vcc),
	.datad(\SLAVE|HWDATA_1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[5] .lut_mask = "bb88";
defparam \FSM|PWDATA[5] .operation_mode = "normal";
defparam \FSM|PWDATA[5] .output_mode = "comb_only";
defparam \FSM|PWDATA[5] .register_cascade_mode = "off";
defparam \FSM|PWDATA[5] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [6]),
	.padio(HWDATA[6]));
// synopsys translate_off
defparam \HWDATA[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X18_Y12_N3
maxv_lcell \SLAVE|HWDATA_1[6] (
// Equation(s):
// \SLAVE|HWDATA_1 [6] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [6], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [6]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[6] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[6] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[6] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[6] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[6] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y12_N4
maxv_lcell \FSM|PWDATA[6] (
// Equation(s):
// \FSM|PWDATA [6] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [6])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [6]),
	.datad(\SLAVE|HWDATA_1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[6] .lut_mask = "f3c0";
defparam \FSM|PWDATA[6] .operation_mode = "normal";
defparam \FSM|PWDATA[6] .output_mode = "comb_only";
defparam \FSM|PWDATA[6] .register_cascade_mode = "off";
defparam \FSM|PWDATA[6] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [7]),
	.padio(HWDATA[7]));
// synopsys translate_off
defparam \HWDATA[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X17_Y1_N1
maxv_lcell \SLAVE|HWDATA_1[7] (
// Equation(s):
// \SLAVE|HWDATA_1 [7] = DFFEAS((((\HWDATA~combout [7]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\HWDATA~combout [7]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[7] .lut_mask = "ff00";
defparam \SLAVE|HWDATA_1[7] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[7] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[7] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[7] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y1_N5
maxv_lcell \FSM|PWDATA[7] (
// Equation(s):
// \FSM|PWDATA [7] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [7])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [7]),
	.datad(\SLAVE|HWDATA_1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[7] .lut_mask = "f3c0";
defparam \FSM|PWDATA[7] .operation_mode = "normal";
defparam \FSM|PWDATA[7] .output_mode = "comb_only";
defparam \FSM|PWDATA[7] .register_cascade_mode = "off";
defparam \FSM|PWDATA[7] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [8]),
	.padio(HWDATA[8]));
// synopsys translate_off
defparam \HWDATA[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y11_N3
maxv_lcell \SLAVE|HWDATA_1[8] (
// Equation(s):
// \SLAVE|HWDATA_1 [8] = DFFEAS((((\HWDATA~combout [8]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\HWDATA~combout [8]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[8] .lut_mask = "ff00";
defparam \SLAVE|HWDATA_1[8] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[8] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[8] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[8] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y11_N4
maxv_lcell \FSM|PWDATA[8] (
// Equation(s):
// \FSM|PWDATA [8] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [8])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [8]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [8]),
	.datad(\SLAVE|HWDATA_1 [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[8] .lut_mask = "f3c0";
defparam \FSM|PWDATA[8] .operation_mode = "normal";
defparam \FSM|PWDATA[8] .output_mode = "comb_only";
defparam \FSM|PWDATA[8] .register_cascade_mode = "off";
defparam \FSM|PWDATA[8] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[8] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [9]),
	.padio(HWDATA[9]));
// synopsys translate_off
defparam \HWDATA[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X19_Y13_N9
maxv_lcell \SLAVE|HWDATA_1[9] (
// Equation(s):
// \SLAVE|HWDATA_1 [9] = DFFEAS((((\HWDATA~combout [9]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\HWDATA~combout [9]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[9] .lut_mask = "ff00";
defparam \SLAVE|HWDATA_1[9] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[9] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[9] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[9] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y13_N3
maxv_lcell \FSM|PWDATA[9] (
// Equation(s):
// \FSM|PWDATA [9] = (GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [9])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & (((\SLAVE|HWDATA_1 [9]))))

	.clk(gnd),
	.dataa(\FSM|PWDATA [9]),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(vcc),
	.datad(\SLAVE|HWDATA_1 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[9] .lut_mask = "bb88";
defparam \FSM|PWDATA[9] .operation_mode = "normal";
defparam \FSM|PWDATA[9] .output_mode = "comb_only";
defparam \FSM|PWDATA[9] .register_cascade_mode = "off";
defparam \FSM|PWDATA[9] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[9] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [10]),
	.padio(HWDATA[10]));
// synopsys translate_off
defparam \HWDATA[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y13_N3
maxv_lcell \SLAVE|HWDATA_1[10] (
// Equation(s):
// \SLAVE|HWDATA_1 [10] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [10], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [10]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[10] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[10] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[10] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[10] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[10] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y13_N5
maxv_lcell \FSM|PWDATA[10] (
// Equation(s):
// \FSM|PWDATA [10] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [10])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [10]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [10]),
	.datad(\SLAVE|HWDATA_1 [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [10]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[10] .lut_mask = "f3c0";
defparam \FSM|PWDATA[10] .operation_mode = "normal";
defparam \FSM|PWDATA[10] .output_mode = "comb_only";
defparam \FSM|PWDATA[10] .register_cascade_mode = "off";
defparam \FSM|PWDATA[10] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[10] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [11]),
	.padio(HWDATA[11]));
// synopsys translate_off
defparam \HWDATA[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y7_N3
maxv_lcell \SLAVE|HWDATA_1[11] (
// Equation(s):
// \SLAVE|HWDATA_1 [11] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [11], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [11]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[11] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[11] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[11] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[11] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[11] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N4
maxv_lcell \FSM|PWDATA[11] (
// Equation(s):
// \FSM|PWDATA [11] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [11])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [11]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [11]),
	.datad(\SLAVE|HWDATA_1 [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [11]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[11] .lut_mask = "f3c0";
defparam \FSM|PWDATA[11] .operation_mode = "normal";
defparam \FSM|PWDATA[11] .output_mode = "comb_only";
defparam \FSM|PWDATA[11] .register_cascade_mode = "off";
defparam \FSM|PWDATA[11] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[11] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [12]),
	.padio(HWDATA[12]));
// synopsys translate_off
defparam \HWDATA[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X19_Y10_N3
maxv_lcell \SLAVE|HWDATA_1[12] (
// Equation(s):
// \SLAVE|HWDATA_1 [12] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [12], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [12]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[12] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[12] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[12] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[12] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[12] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y10_N4
maxv_lcell \FSM|PWDATA[12] (
// Equation(s):
// \FSM|PWDATA [12] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [12])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [12]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [12]),
	.datad(\SLAVE|HWDATA_1 [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [12]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[12] .lut_mask = "f3c0";
defparam \FSM|PWDATA[12] .operation_mode = "normal";
defparam \FSM|PWDATA[12] .output_mode = "comb_only";
defparam \FSM|PWDATA[12] .register_cascade_mode = "off";
defparam \FSM|PWDATA[12] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[12] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [13]),
	.padio(HWDATA[13]));
// synopsys translate_off
defparam \HWDATA[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y3_N9
maxv_lcell \SLAVE|HWDATA_1[13] (
// Equation(s):
// \SLAVE|HWDATA_1 [13] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [13], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [13]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[13] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[13] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[13] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[13] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[13] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y3_N5
maxv_lcell \FSM|PWDATA[13] (
// Equation(s):
// \FSM|PWDATA [13] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [13])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [13]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [13]),
	.datad(\SLAVE|HWDATA_1 [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [13]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[13] .lut_mask = "f3c0";
defparam \FSM|PWDATA[13] .operation_mode = "normal";
defparam \FSM|PWDATA[13] .output_mode = "comb_only";
defparam \FSM|PWDATA[13] .register_cascade_mode = "off";
defparam \FSM|PWDATA[13] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[13] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [14]),
	.padio(HWDATA[14]));
// synopsys translate_off
defparam \HWDATA[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y13_N3
maxv_lcell \SLAVE|HWDATA_1[14] (
// Equation(s):
// \SLAVE|HWDATA_1 [14] = DFFEAS((((\HWDATA~combout [14]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\HWDATA~combout [14]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[14] .lut_mask = "ff00";
defparam \SLAVE|HWDATA_1[14] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[14] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[14] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[14] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y13_N4
maxv_lcell \FSM|PWDATA[14] (
// Equation(s):
// \FSM|PWDATA [14] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [14])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [14]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [14]),
	.datad(\SLAVE|HWDATA_1 [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [14]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[14] .lut_mask = "f3c0";
defparam \FSM|PWDATA[14] .operation_mode = "normal";
defparam \FSM|PWDATA[14] .output_mode = "comb_only";
defparam \FSM|PWDATA[14] .register_cascade_mode = "off";
defparam \FSM|PWDATA[14] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[14] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [15]),
	.padio(HWDATA[15]));
// synopsys translate_off
defparam \HWDATA[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X19_Y12_N3
maxv_lcell \SLAVE|HWDATA_1[15] (
// Equation(s):
// \SLAVE|HWDATA_1 [15] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [15], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [15]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[15] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[15] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[15] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[15] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[15] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y12_N4
maxv_lcell \FSM|PWDATA[15] (
// Equation(s):
// \FSM|PWDATA [15] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [15])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [15]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [15]),
	.datad(\SLAVE|HWDATA_1 [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [15]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[15] .lut_mask = "f3c0";
defparam \FSM|PWDATA[15] .operation_mode = "normal";
defparam \FSM|PWDATA[15] .output_mode = "comb_only";
defparam \FSM|PWDATA[15] .register_cascade_mode = "off";
defparam \FSM|PWDATA[15] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[15] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [16]),
	.padio(HWDATA[16]));
// synopsys translate_off
defparam \HWDATA[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y2_N3
maxv_lcell \SLAVE|HWDATA_1[16] (
// Equation(s):
// \SLAVE|HWDATA_1 [16] = DFFEAS((((\HWDATA~combout [16]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\HWDATA~combout [16]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[16] .lut_mask = "ff00";
defparam \SLAVE|HWDATA_1[16] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[16] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[16] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[16] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N4
maxv_lcell \FSM|PWDATA[16] (
// Equation(s):
// \FSM|PWDATA [16] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [16])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [16]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [16]),
	.datad(\SLAVE|HWDATA_1 [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [16]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[16] .lut_mask = "f3c0";
defparam \FSM|PWDATA[16] .operation_mode = "normal";
defparam \FSM|PWDATA[16] .output_mode = "comb_only";
defparam \FSM|PWDATA[16] .register_cascade_mode = "off";
defparam \FSM|PWDATA[16] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[16] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [17]),
	.padio(HWDATA[17]));
// synopsys translate_off
defparam \HWDATA[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y12_N3
maxv_lcell \SLAVE|HWDATA_1[17] (
// Equation(s):
// \SLAVE|HWDATA_1 [17] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [17], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [17]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[17] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[17] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[17] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[17] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[17] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y12_N5
maxv_lcell \FSM|PWDATA[17] (
// Equation(s):
// \FSM|PWDATA [17] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [17])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [17]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [17]),
	.datad(\SLAVE|HWDATA_1 [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [17]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[17] .lut_mask = "f3c0";
defparam \FSM|PWDATA[17] .operation_mode = "normal";
defparam \FSM|PWDATA[17] .output_mode = "comb_only";
defparam \FSM|PWDATA[17] .register_cascade_mode = "off";
defparam \FSM|PWDATA[17] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[17] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [18]),
	.padio(HWDATA[18]));
// synopsys translate_off
defparam \HWDATA[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y13_N3
maxv_lcell \SLAVE|HWDATA_1[18] (
// Equation(s):
// \SLAVE|HWDATA_1 [18] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [18], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [18]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[18] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[18] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[18] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[18] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[18] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y13_N4
maxv_lcell \FSM|PWDATA[18] (
// Equation(s):
// \FSM|PWDATA [18] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [18])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [18]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [18]),
	.datad(\SLAVE|HWDATA_1 [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [18]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[18] .lut_mask = "f3c0";
defparam \FSM|PWDATA[18] .operation_mode = "normal";
defparam \FSM|PWDATA[18] .output_mode = "comb_only";
defparam \FSM|PWDATA[18] .register_cascade_mode = "off";
defparam \FSM|PWDATA[18] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[18] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [19]),
	.padio(HWDATA[19]));
// synopsys translate_off
defparam \HWDATA[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X19_Y8_N3
maxv_lcell \SLAVE|HWDATA_1[19] (
// Equation(s):
// \SLAVE|HWDATA_1 [19] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [19], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [19]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[19] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[19] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[19] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[19] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[19] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y8_N4
maxv_lcell \FSM|PWDATA[19] (
// Equation(s):
// \FSM|PWDATA [19] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [19])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [19]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [19]),
	.datad(\SLAVE|HWDATA_1 [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [19]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[19] .lut_mask = "f3c0";
defparam \FSM|PWDATA[19] .operation_mode = "normal";
defparam \FSM|PWDATA[19] .output_mode = "comb_only";
defparam \FSM|PWDATA[19] .register_cascade_mode = "off";
defparam \FSM|PWDATA[19] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[19] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [20]),
	.padio(HWDATA[20]));
// synopsys translate_off
defparam \HWDATA[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X19_Y1_N1
maxv_lcell \SLAVE|HWDATA_1[20] (
// Equation(s):
// \SLAVE|HWDATA_1 [20] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [20], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [20]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[20] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[20] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[20] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[20] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[20] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y1_N5
maxv_lcell \FSM|PWDATA[20] (
// Equation(s):
// \FSM|PWDATA [20] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [20])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [20]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [20]),
	.datad(\SLAVE|HWDATA_1 [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [20]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[20] .lut_mask = "f3c0";
defparam \FSM|PWDATA[20] .operation_mode = "normal";
defparam \FSM|PWDATA[20] .output_mode = "comb_only";
defparam \FSM|PWDATA[20] .register_cascade_mode = "off";
defparam \FSM|PWDATA[20] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[20] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [21]),
	.padio(HWDATA[21]));
// synopsys translate_off
defparam \HWDATA[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X17_Y12_N3
maxv_lcell \SLAVE|HWDATA_1[21] (
// Equation(s):
// \SLAVE|HWDATA_1 [21] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [21], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [21]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[21] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[21] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[21] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[21] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[21] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y12_N4
maxv_lcell \FSM|PWDATA[21] (
// Equation(s):
// \FSM|PWDATA [21] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [21])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [21]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [21]),
	.datad(\SLAVE|HWDATA_1 [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [21]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[21] .lut_mask = "f3c0";
defparam \FSM|PWDATA[21] .operation_mode = "normal";
defparam \FSM|PWDATA[21] .output_mode = "comb_only";
defparam \FSM|PWDATA[21] .register_cascade_mode = "off";
defparam \FSM|PWDATA[21] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[21] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [22]),
	.padio(HWDATA[22]));
// synopsys translate_off
defparam \HWDATA[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y1_N2
maxv_lcell \SLAVE|HWDATA_1[22] (
// Equation(s):
// \SLAVE|HWDATA_1 [22] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [22], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [22]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[22] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[22] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[22] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[22] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[22] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y1_N6
maxv_lcell \FSM|PWDATA[22] (
// Equation(s):
// \FSM|PWDATA [22] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [22])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [22]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [22]),
	.datad(\SLAVE|HWDATA_1 [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [22]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[22] .lut_mask = "f3c0";
defparam \FSM|PWDATA[22] .operation_mode = "normal";
defparam \FSM|PWDATA[22] .output_mode = "comb_only";
defparam \FSM|PWDATA[22] .register_cascade_mode = "off";
defparam \FSM|PWDATA[22] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[22] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [23]),
	.padio(HWDATA[23]));
// synopsys translate_off
defparam \HWDATA[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y9_N3
maxv_lcell \SLAVE|HWDATA_1[23] (
// Equation(s):
// \SLAVE|HWDATA_1 [23] = DFFEAS((((\HWDATA~combout [23]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\HWDATA~combout [23]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[23] .lut_mask = "ff00";
defparam \SLAVE|HWDATA_1[23] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[23] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[23] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[23] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y9_N5
maxv_lcell \FSM|PWDATA[23] (
// Equation(s):
// \FSM|PWDATA [23] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [23])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [23]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [23]),
	.datad(\SLAVE|HWDATA_1 [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [23]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[23] .lut_mask = "f3c0";
defparam \FSM|PWDATA[23] .operation_mode = "normal";
defparam \FSM|PWDATA[23] .output_mode = "comb_only";
defparam \FSM|PWDATA[23] .register_cascade_mode = "off";
defparam \FSM|PWDATA[23] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[23] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [24]),
	.padio(HWDATA[24]));
// synopsys translate_off
defparam \HWDATA[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X20_Y13_N3
maxv_lcell \SLAVE|HWDATA_1[24] (
// Equation(s):
// \SLAVE|HWDATA_1 [24] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [24], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [24]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[24] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[24] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[24] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[24] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[24] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y13_N4
maxv_lcell \FSM|PWDATA[24] (
// Equation(s):
// \FSM|PWDATA [24] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [24])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [24]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [24]),
	.datad(\SLAVE|HWDATA_1 [24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [24]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[24] .lut_mask = "f3c0";
defparam \FSM|PWDATA[24] .operation_mode = "normal";
defparam \FSM|PWDATA[24] .output_mode = "comb_only";
defparam \FSM|PWDATA[24] .register_cascade_mode = "off";
defparam \FSM|PWDATA[24] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[24] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [25]),
	.padio(HWDATA[25]));
// synopsys translate_off
defparam \HWDATA[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X17_Y13_N3
maxv_lcell \SLAVE|HWDATA_1[25] (
// Equation(s):
// \SLAVE|HWDATA_1 [25] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [25], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [25]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[25] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[25] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[25] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[25] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[25] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y13_N4
maxv_lcell \FSM|PWDATA[25] (
// Equation(s):
// \FSM|PWDATA [25] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [25])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [25]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [25]),
	.datad(\SLAVE|HWDATA_1 [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [25]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[25] .lut_mask = "f3c0";
defparam \FSM|PWDATA[25] .operation_mode = "normal";
defparam \FSM|PWDATA[25] .output_mode = "comb_only";
defparam \FSM|PWDATA[25] .register_cascade_mode = "off";
defparam \FSM|PWDATA[25] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[25] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [26]),
	.padio(HWDATA[26]));
// synopsys translate_off
defparam \HWDATA[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X18_Y1_N1
maxv_lcell \SLAVE|HWDATA_1[26] (
// Equation(s):
// \SLAVE|HWDATA_1 [26] = DFFEAS((((\HWDATA~combout [26]))), GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , , , , )

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\HWDATA~combout [26]),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[26] .lut_mask = "ff00";
defparam \SLAVE|HWDATA_1[26] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[26] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[26] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[26] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y1_N5
maxv_lcell \FSM|PWDATA[26] (
// Equation(s):
// \FSM|PWDATA [26] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [26])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [26]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [26]),
	.datad(\SLAVE|HWDATA_1 [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [26]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[26] .lut_mask = "f3c0";
defparam \FSM|PWDATA[26] .operation_mode = "normal";
defparam \FSM|PWDATA[26] .output_mode = "comb_only";
defparam \FSM|PWDATA[26] .register_cascade_mode = "off";
defparam \FSM|PWDATA[26] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[26] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [27]),
	.padio(HWDATA[27]));
// synopsys translate_off
defparam \HWDATA[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxv_lcell \SLAVE|HWDATA_1[27] (
// Equation(s):
// \SLAVE|HWDATA_1 [27] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [27], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [27]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[27] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[27] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[27] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[27] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[27] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxv_lcell \FSM|PWDATA[27] (
// Equation(s):
// \FSM|PWDATA [27] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [27])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [27]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [27]),
	.datad(\SLAVE|HWDATA_1 [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [27]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[27] .lut_mask = "f3c0";
defparam \FSM|PWDATA[27] .operation_mode = "normal";
defparam \FSM|PWDATA[27] .output_mode = "comb_only";
defparam \FSM|PWDATA[27] .register_cascade_mode = "off";
defparam \FSM|PWDATA[27] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[27] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [28]),
	.padio(HWDATA[28]));
// synopsys translate_off
defparam \HWDATA[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X18_Y13_N3
maxv_lcell \SLAVE|HWDATA_1[28] (
// Equation(s):
// \SLAVE|HWDATA_1 [28] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [28], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [28]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[28] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[28] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[28] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[28] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[28] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y13_N5
maxv_lcell \FSM|PWDATA[28] (
// Equation(s):
// \FSM|PWDATA [28] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [28])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [28]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [28]),
	.datad(\SLAVE|HWDATA_1 [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [28]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[28] .lut_mask = "f3c0";
defparam \FSM|PWDATA[28] .operation_mode = "normal";
defparam \FSM|PWDATA[28] .output_mode = "comb_only";
defparam \FSM|PWDATA[28] .register_cascade_mode = "off";
defparam \FSM|PWDATA[28] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[28] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[29]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [29]),
	.padio(HWDATA[29]));
// synopsys translate_off
defparam \HWDATA[29]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X19_Y2_N3
maxv_lcell \SLAVE|HWDATA_1[29] (
// Equation(s):
// \SLAVE|HWDATA_1 [29] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [29], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [29]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[29] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[29] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[29] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[29] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[29] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y2_N4
maxv_lcell \FSM|PWDATA[29] (
// Equation(s):
// \FSM|PWDATA [29] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [29])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [29]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [29]),
	.datad(\SLAVE|HWDATA_1 [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [29]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[29] .lut_mask = "f3c0";
defparam \FSM|PWDATA[29] .operation_mode = "normal";
defparam \FSM|PWDATA[29] .output_mode = "comb_only";
defparam \FSM|PWDATA[29] .register_cascade_mode = "off";
defparam \FSM|PWDATA[29] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[29] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[30]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [30]),
	.padio(HWDATA[30]));
// synopsys translate_off
defparam \HWDATA[30]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X19_Y9_N3
maxv_lcell \SLAVE|HWDATA_1[30] (
// Equation(s):
// \SLAVE|HWDATA_1 [30] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [30], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [30]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[30] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[30] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[30] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[30] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[30] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y9_N4
maxv_lcell \FSM|PWDATA[30] (
// Equation(s):
// \FSM|PWDATA [30] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [30])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [30]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [30]),
	.datad(\SLAVE|HWDATA_1 [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [30]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[30] .lut_mask = "f3c0";
defparam \FSM|PWDATA[30] .operation_mode = "normal";
defparam \FSM|PWDATA[30] .output_mode = "comb_only";
defparam \FSM|PWDATA[30] .register_cascade_mode = "off";
defparam \FSM|PWDATA[30] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[30] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HWDATA[31]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HWDATA~combout [31]),
	.padio(HWDATA[31]));
// synopsys translate_off
defparam \HWDATA[31]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X19_Y11_N3
maxv_lcell \SLAVE|HWDATA_1[31] (
// Equation(s):
// \SLAVE|HWDATA_1 [31] = DFFEAS(GND, GLOBAL(\HCLK~combout ), GLOBAL(\HRESETn~combout ), , , \HWDATA~combout [31], , , VCC)

	.clk(\HCLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\HWDATA~combout [31]),
	.datad(vcc),
	.aclr(!\HRESETn~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SLAVE|HWDATA_1 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SLAVE|HWDATA_1[31] .lut_mask = "0000";
defparam \SLAVE|HWDATA_1[31] .operation_mode = "normal";
defparam \SLAVE|HWDATA_1[31] .output_mode = "reg_only";
defparam \SLAVE|HWDATA_1[31] .register_cascade_mode = "off";
defparam \SLAVE|HWDATA_1[31] .sum_lutc_input = "datac";
defparam \SLAVE|HWDATA_1[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y11_N4
maxv_lcell \FSM|PWDATA[31] (
// Equation(s):
// \FSM|PWDATA [31] = ((GLOBAL(\FSM|WideOr1~0_combout ) & (\FSM|PWDATA [31])) # (!GLOBAL(\FSM|WideOr1~0_combout ) & ((\SLAVE|HWDATA_1 [31]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|PWDATA [31]),
	.datad(\SLAVE|HWDATA_1 [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|PWDATA [31]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|PWDATA[31] .lut_mask = "f3c0";
defparam \FSM|PWDATA[31] .operation_mode = "normal";
defparam \FSM|PWDATA[31] .output_mode = "comb_only";
defparam \FSM|PWDATA[31] .register_cascade_mode = "off";
defparam \FSM|PWDATA[31] .sum_lutc_input = "datac";
defparam \FSM|PWDATA[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxv_lcell \FSM|WideOr7~0 (
// Equation(s):
// \FSM|WideOr7~0_combout  = (\FSM|STATE.ST_WWAIT~regout ) # ((\FSM|STATE.ST_READ~regout ) # ((\FSM|STATE.ST_RENABLE~regout ) # (!\FSM|STATE.ST_IDLE~regout )))

	.clk(gnd),
	.dataa(\FSM|STATE.ST_WWAIT~regout ),
	.datab(\FSM|STATE.ST_READ~regout ),
	.datac(\FSM|STATE.ST_IDLE~regout ),
	.datad(\FSM|STATE.ST_RENABLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|WideOr7~0 .lut_mask = "ffef";
defparam \FSM|WideOr7~0 .operation_mode = "normal";
defparam \FSM|WideOr7~0 .output_mode = "comb_only";
defparam \FSM|WideOr7~0 .register_cascade_mode = "off";
defparam \FSM|WideOr7~0 .sum_lutc_input = "datac";
defparam \FSM|WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N4
maxv_lcell \FSM|WideOr0 (
// Equation(s):
// \FSM|WideOr0~combout  = (\FSM|STATE.ST_WENABLEP~regout ) # ((\FSM|STATE.ST_WENABLE~regout ) # ((\FSM|STATE.ST_RENABLE~regout )))

	.clk(gnd),
	.dataa(\FSM|STATE.ST_WENABLEP~regout ),
	.datab(\FSM|STATE.ST_WENABLE~regout ),
	.datac(\FSM|STATE.ST_RENABLE~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|WideOr0 .lut_mask = "fefe";
defparam \FSM|WideOr0 .operation_mode = "normal";
defparam \FSM|WideOr0 .output_mode = "comb_only";
defparam \FSM|WideOr0 .register_cascade_mode = "off";
defparam \FSM|WideOr0 .sum_lutc_input = "datac";
defparam \FSM|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HTRANS[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(HTRANS[0]));
// synopsys translate_off
defparam \HTRANS[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HTRANS[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(HTRANS[1]));
// synopsys translate_off
defparam \HTRANS[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HREADYin~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(HREADYin));
// synopsys translate_off
defparam \HREADYin~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRESP[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(HRESP[0]));
// synopsys translate_off
defparam \HRESP[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRESP[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(HRESP[1]));
// synopsys translate_off
defparam \HRESP[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[0]~I (
	.datain(\PRDATA~combout [0]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[0]));
// synopsys translate_off
defparam \HRDATA[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[1]~I (
	.datain(\PRDATA~combout [1]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[1]));
// synopsys translate_off
defparam \HRDATA[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[2]~I (
	.datain(\PRDATA~combout [2]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[2]));
// synopsys translate_off
defparam \HRDATA[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[3]~I (
	.datain(\PRDATA~combout [3]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[3]));
// synopsys translate_off
defparam \HRDATA[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[4]~I (
	.datain(\PRDATA~combout [4]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[4]));
// synopsys translate_off
defparam \HRDATA[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[5]~I (
	.datain(\PRDATA~combout [5]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[5]));
// synopsys translate_off
defparam \HRDATA[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[6]~I (
	.datain(\PRDATA~combout [6]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[6]));
// synopsys translate_off
defparam \HRDATA[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[7]~I (
	.datain(\PRDATA~combout [7]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[7]));
// synopsys translate_off
defparam \HRDATA[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[8]~I (
	.datain(\PRDATA~combout [8]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[8]));
// synopsys translate_off
defparam \HRDATA[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[9]~I (
	.datain(\PRDATA~combout [9]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[9]));
// synopsys translate_off
defparam \HRDATA[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[10]~I (
	.datain(\PRDATA~combout [10]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[10]));
// synopsys translate_off
defparam \HRDATA[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[11]~I (
	.datain(\PRDATA~combout [11]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[11]));
// synopsys translate_off
defparam \HRDATA[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[12]~I (
	.datain(\PRDATA~combout [12]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[12]));
// synopsys translate_off
defparam \HRDATA[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[13]~I (
	.datain(\PRDATA~combout [13]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[13]));
// synopsys translate_off
defparam \HRDATA[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[14]~I (
	.datain(\PRDATA~combout [14]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[14]));
// synopsys translate_off
defparam \HRDATA[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[15]~I (
	.datain(\PRDATA~combout [15]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[15]));
// synopsys translate_off
defparam \HRDATA[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[16]~I (
	.datain(\PRDATA~combout [16]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[16]));
// synopsys translate_off
defparam \HRDATA[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[17]~I (
	.datain(\PRDATA~combout [17]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[17]));
// synopsys translate_off
defparam \HRDATA[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[18]~I (
	.datain(\PRDATA~combout [18]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[18]));
// synopsys translate_off
defparam \HRDATA[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[19]~I (
	.datain(\PRDATA~combout [19]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[19]));
// synopsys translate_off
defparam \HRDATA[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[20]~I (
	.datain(\PRDATA~combout [20]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[20]));
// synopsys translate_off
defparam \HRDATA[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[21]~I (
	.datain(\PRDATA~combout [21]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[21]));
// synopsys translate_off
defparam \HRDATA[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[22]~I (
	.datain(\PRDATA~combout [22]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[22]));
// synopsys translate_off
defparam \HRDATA[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[23]~I (
	.datain(\PRDATA~combout [23]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[23]));
// synopsys translate_off
defparam \HRDATA[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[24]~I (
	.datain(\PRDATA~combout [24]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[24]));
// synopsys translate_off
defparam \HRDATA[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[25]~I (
	.datain(\PRDATA~combout [25]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[25]));
// synopsys translate_off
defparam \HRDATA[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[26]~I (
	.datain(\PRDATA~combout [26]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[26]));
// synopsys translate_off
defparam \HRDATA[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[27]~I (
	.datain(\PRDATA~combout [27]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[27]));
// synopsys translate_off
defparam \HRDATA[27]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[28]~I (
	.datain(\PRDATA~combout [28]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[28]));
// synopsys translate_off
defparam \HRDATA[28]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[29]~I (
	.datain(\PRDATA~combout [29]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[29]));
// synopsys translate_off
defparam \HRDATA[29]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[30]~I (
	.datain(\PRDATA~combout [30]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[30]));
// synopsys translate_off
defparam \HRDATA[30]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HRDATA[31]~I (
	.datain(\PRDATA~combout [31]),
	.oe(vcc),
	.combout(),
	.padio(HRDATA[31]));
// synopsys translate_off
defparam \HRDATA[31]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HREADYout~I (
	.datain(!\FSM|WideOr1~combout ),
	.oe(vcc),
	.combout(),
	.padio(HREADYout));
// synopsys translate_off
defparam \HREADYout~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HSIZE[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(HSIZE[0]));
// synopsys translate_off
defparam \HSIZE[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HSIZE[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(HSIZE[1]));
// synopsys translate_off
defparam \HSIZE[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \HSIZE[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(HSIZE[2]));
// synopsys translate_off
defparam \HSIZE[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[0]~I (
	.datain(\FSM|PADDR [0]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[0]));
// synopsys translate_off
defparam \PADDR[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[1]~I (
	.datain(\FSM|PADDR [1]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[1]));
// synopsys translate_off
defparam \PADDR[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[2]~I (
	.datain(\FSM|PADDR [2]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[2]));
// synopsys translate_off
defparam \PADDR[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[3]~I (
	.datain(\FSM|PADDR [3]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[3]));
// synopsys translate_off
defparam \PADDR[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[4]~I (
	.datain(\FSM|PADDR [4]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[4]));
// synopsys translate_off
defparam \PADDR[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[5]~I (
	.datain(\FSM|PADDR [5]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[5]));
// synopsys translate_off
defparam \PADDR[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[6]~I (
	.datain(\FSM|PADDR [6]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[6]));
// synopsys translate_off
defparam \PADDR[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[7]~I (
	.datain(\FSM|PADDR [7]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[7]));
// synopsys translate_off
defparam \PADDR[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[8]~I (
	.datain(\FSM|PADDR [8]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[8]));
// synopsys translate_off
defparam \PADDR[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[9]~I (
	.datain(\FSM|PADDR [9]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[9]));
// synopsys translate_off
defparam \PADDR[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[10]~I (
	.datain(\FSM|PADDR [10]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[10]));
// synopsys translate_off
defparam \PADDR[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[11]~I (
	.datain(\FSM|PADDR [11]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[11]));
// synopsys translate_off
defparam \PADDR[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[12]~I (
	.datain(\FSM|PADDR [12]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[12]));
// synopsys translate_off
defparam \PADDR[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[13]~I (
	.datain(\FSM|PADDR [13]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[13]));
// synopsys translate_off
defparam \PADDR[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[14]~I (
	.datain(\FSM|PADDR [14]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[14]));
// synopsys translate_off
defparam \PADDR[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[15]~I (
	.datain(\FSM|PADDR [15]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[15]));
// synopsys translate_off
defparam \PADDR[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[16]~I (
	.datain(\FSM|PADDR [16]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[16]));
// synopsys translate_off
defparam \PADDR[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[17]~I (
	.datain(\FSM|PADDR [17]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[17]));
// synopsys translate_off
defparam \PADDR[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[18]~I (
	.datain(\FSM|PADDR [18]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[18]));
// synopsys translate_off
defparam \PADDR[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[19]~I (
	.datain(\FSM|PADDR [19]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[19]));
// synopsys translate_off
defparam \PADDR[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[20]~I (
	.datain(\FSM|PADDR [20]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[20]));
// synopsys translate_off
defparam \PADDR[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[21]~I (
	.datain(\FSM|PADDR [21]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[21]));
// synopsys translate_off
defparam \PADDR[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[22]~I (
	.datain(\FSM|PADDR [22]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[22]));
// synopsys translate_off
defparam \PADDR[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[23]~I (
	.datain(\FSM|PADDR [23]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[23]));
// synopsys translate_off
defparam \PADDR[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[24]~I (
	.datain(\FSM|PADDR [24]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[24]));
// synopsys translate_off
defparam \PADDR[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[25]~I (
	.datain(\FSM|PADDR [25]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[25]));
// synopsys translate_off
defparam \PADDR[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[26]~I (
	.datain(\FSM|PADDR [26]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[26]));
// synopsys translate_off
defparam \PADDR[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[27]~I (
	.datain(\FSM|PADDR [27]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[27]));
// synopsys translate_off
defparam \PADDR[27]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[28]~I (
	.datain(\FSM|PADDR [28]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[28]));
// synopsys translate_off
defparam \PADDR[28]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[29]~I (
	.datain(\FSM|PADDR [29]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[29]));
// synopsys translate_off
defparam \PADDR[29]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[30]~I (
	.datain(\FSM|PADDR [30]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[30]));
// synopsys translate_off
defparam \PADDR[30]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PADDR[31]~I (
	.datain(\FSM|PADDR [31]),
	.oe(vcc),
	.combout(),
	.padio(PADDR[31]));
// synopsys translate_off
defparam \PADDR[31]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[0]~I (
	.datain(\FSM|PWDATA [0]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[0]));
// synopsys translate_off
defparam \PWDATA[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[1]~I (
	.datain(\FSM|PWDATA [1]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[1]));
// synopsys translate_off
defparam \PWDATA[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[2]~I (
	.datain(\FSM|PWDATA [2]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[2]));
// synopsys translate_off
defparam \PWDATA[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[3]~I (
	.datain(\FSM|PWDATA [3]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[3]));
// synopsys translate_off
defparam \PWDATA[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[4]~I (
	.datain(\FSM|PWDATA [4]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[4]));
// synopsys translate_off
defparam \PWDATA[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[5]~I (
	.datain(\FSM|PWDATA [5]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[5]));
// synopsys translate_off
defparam \PWDATA[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[6]~I (
	.datain(\FSM|PWDATA [6]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[6]));
// synopsys translate_off
defparam \PWDATA[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[7]~I (
	.datain(\FSM|PWDATA [7]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[7]));
// synopsys translate_off
defparam \PWDATA[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[8]~I (
	.datain(\FSM|PWDATA [8]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[8]));
// synopsys translate_off
defparam \PWDATA[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[9]~I (
	.datain(\FSM|PWDATA [9]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[9]));
// synopsys translate_off
defparam \PWDATA[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[10]~I (
	.datain(\FSM|PWDATA [10]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[10]));
// synopsys translate_off
defparam \PWDATA[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[11]~I (
	.datain(\FSM|PWDATA [11]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[11]));
// synopsys translate_off
defparam \PWDATA[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[12]~I (
	.datain(\FSM|PWDATA [12]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[12]));
// synopsys translate_off
defparam \PWDATA[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[13]~I (
	.datain(\FSM|PWDATA [13]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[13]));
// synopsys translate_off
defparam \PWDATA[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[14]~I (
	.datain(\FSM|PWDATA [14]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[14]));
// synopsys translate_off
defparam \PWDATA[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[15]~I (
	.datain(\FSM|PWDATA [15]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[15]));
// synopsys translate_off
defparam \PWDATA[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[16]~I (
	.datain(\FSM|PWDATA [16]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[16]));
// synopsys translate_off
defparam \PWDATA[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[17]~I (
	.datain(\FSM|PWDATA [17]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[17]));
// synopsys translate_off
defparam \PWDATA[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[18]~I (
	.datain(\FSM|PWDATA [18]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[18]));
// synopsys translate_off
defparam \PWDATA[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[19]~I (
	.datain(\FSM|PWDATA [19]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[19]));
// synopsys translate_off
defparam \PWDATA[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[20]~I (
	.datain(\FSM|PWDATA [20]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[20]));
// synopsys translate_off
defparam \PWDATA[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[21]~I (
	.datain(\FSM|PWDATA [21]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[21]));
// synopsys translate_off
defparam \PWDATA[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[22]~I (
	.datain(\FSM|PWDATA [22]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[22]));
// synopsys translate_off
defparam \PWDATA[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[23]~I (
	.datain(\FSM|PWDATA [23]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[23]));
// synopsys translate_off
defparam \PWDATA[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[24]~I (
	.datain(\FSM|PWDATA [24]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[24]));
// synopsys translate_off
defparam \PWDATA[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[25]~I (
	.datain(\FSM|PWDATA [25]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[25]));
// synopsys translate_off
defparam \PWDATA[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[26]~I (
	.datain(\FSM|PWDATA [26]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[26]));
// synopsys translate_off
defparam \PWDATA[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[27]~I (
	.datain(\FSM|PWDATA [27]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[27]));
// synopsys translate_off
defparam \PWDATA[27]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[28]~I (
	.datain(\FSM|PWDATA [28]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[28]));
// synopsys translate_off
defparam \PWDATA[28]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[29]~I (
	.datain(\FSM|PWDATA [29]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[29]));
// synopsys translate_off
defparam \PWDATA[29]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[30]~I (
	.datain(\FSM|PWDATA [30]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[30]));
// synopsys translate_off
defparam \PWDATA[30]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWDATA[31]~I (
	.datain(\FSM|PWDATA [31]),
	.oe(vcc),
	.combout(),
	.padio(PWDATA[31]));
// synopsys translate_off
defparam \PWDATA[31]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PSEL[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(PSEL[0]));
// synopsys translate_off
defparam \PSEL[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PSEL[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(PSEL[1]));
// synopsys translate_off
defparam \PSEL[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PSEL[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(PSEL[2]));
// synopsys translate_off
defparam \PSEL[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PWRITE~I (
	.datain(!\FSM|WideOr7~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(PWRITE));
// synopsys translate_off
defparam \PWRITE~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PENABLE~I (
	.datain(\FSM|WideOr0~combout ),
	.oe(vcc),
	.combout(),
	.padio(PENABLE));
// synopsys translate_off
defparam \PENABLE~I .operation_mode = "output";
// synopsys translate_on

endmodule
