[01/02 15:53:57      0s] 
[01/02 15:53:57      0s] Cadence Innovus(TM) Implementation System.
[01/02 15:53:57      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/02 15:53:57      0s] 
[01/02 15:53:57      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[01/02 15:53:57      0s] Options:	
[01/02 15:53:57      0s] Date:		Mon Jan  2 15:53:57 2023
[01/02 15:53:57      0s] Host:		cadence6 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU E5-1607 v3 @ 3.10GHz 10240KB)
[01/02 15:53:57      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[01/02 15:53:57      0s] 
[01/02 15:53:57      0s] License:
[01/02 15:53:57      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[01/02 15:53:57      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/02 15:54:06      9s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[01/02 15:54:06      9s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[01/02 15:54:06      9s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[01/02 15:54:06      9s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[01/02 15:54:06      9s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[01/02 15:54:06      9s] @(#)CDS: CPE v17.12-s076
[01/02 15:54:06      9s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[01/02 15:54:06      9s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[01/02 15:54:06      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[01/02 15:54:06      9s] @(#)CDS: RCDB 11.10
[01/02 15:54:06      9s] --- Running on cadence6 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU E5-1607 v3 @ 3.10GHz 10240KB) ---
[01/02 15:54:06      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx.

[01/02 15:54:06      9s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[01/02 15:54:07      9s] 
[01/02 15:54:07      9s] **INFO:  MMMC transition support version v31-84 
[01/02 15:54:07      9s] 
[01/02 15:54:07      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/02 15:54:07      9s] <CMD> suppressMessage ENCEXT-2799
[01/02 15:54:07     10s] <CMD> getVersion
[01/02 15:54:07     10s] <CMD> getVersion
[01/02 15:54:07     10s] [INFO] Loading PVS 16.12-s208 fill procedures
[01/02 15:54:08     10s] <CMD> getDrawView
[01/02 15:54:08     10s] <CMD> loadWorkspace -name Physical
[01/02 15:54:08     10s] <CMD> win
[01/02 15:54:13     10s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/02 15:54:13     10s] <CMD> set conf_qxconf_file NULL
[01/02 15:54:13     10s] <CMD> set conf_qxlib_file NULL
[01/02 15:54:13     10s] <CMD> set dcgHonorSignalNetNDR 1
[01/02 15:54:13     10s] <CMD> set defHierChar /
[01/02 15:54:13     10s] Set Default Input Pin Transition as 0.1 ps.
[01/02 15:54:13     10s] <CMD> set delaycal_input_transition_delay 0.1ps
[01/02 15:54:13     10s] <CMD> set distributed_client_message_echo 1
[01/02 15:54:13     10s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/02 15:54:13     10s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[01/02 15:54:13     10s] <CMD> set edi_pe::pegEnablePreRouteDelayedExtraction 0
[01/02 15:54:13     10s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/02 15:54:13     10s] <CMD> set floorplan_default_site CoreSite
[01/02 15:54:13     10s] <CMD> set fpIsMaxIoHeight 0
[01/02 15:54:13     10s] <CMD> set init_gnd_net {VSS VSSO}
[01/02 15:54:13     10s] <CMD> set init_io_file padframe.io
[01/02 15:54:13     10s] <CMD> set init_lef_file {../pdk/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../pdk/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../pdk/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef}
[01/02 15:54:13     10s] <CMD> set init_mmmc_file viewDefinition.tcl
[01/02 15:54:13     10s] <CMD> set init_oa_search_lib {}
[01/02 15:54:13     10s] <CMD> set init_pwr_net {VDD VDDO}
[01/02 15:54:13     10s] <CMD> set init_verilog cpu_netlist.v
[01/02 15:54:13     10s] <CMD> set latch_time_borrow_mode max_borrow
[01/02 15:54:13     10s] <CMD> set pegDefaultResScaleFactor 1
[01/02 15:54:13     10s] <CMD> set pegDetailResScaleFactor 1
[01/02 15:54:13     10s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/02 15:54:13     10s] <CMD> set soft_stack_size_limit 63
[01/02 15:54:13     10s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[01/02 15:54:15     10s] <CMD> init_design
[01/02 15:54:15     10s] #% Begin Load MMMC data ... (date=01/02 15:54:15, mem=475.6M)
[01/02 15:54:15     10s] #% End Load MMMC data ... (date=01/02 15:54:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=475.6M, current mem=475.2M)
[01/02 15:54:15     10s] 
[01/02 15:54:15     10s] Loading LEF file ../pdk/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...
[01/02 15:54:15     10s] 
[01/02 15:54:15     10s] Loading LEF file ../pdk/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
[01/02 15:54:15     10s] Set DBUPerIGU to M2 pitch 560.
[01/02 15:54:15     11s] 
[01/02 15:54:15     11s] Loading LEF file ../pdk/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef ...
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/02 15:54:15     11s] Type 'man IMPLF-200' for more detail.
[01/02 15:54:15     11s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[01/02 15:54:15     11s] To increase the message display limit, refer to the product command reference manual.
[01/02 15:54:15     11s] 
[01/02 15:54:15     11s] viaInitial starts at Mon Jan  2 15:54:15 2023
viaInitial ends at Mon Jan  2 15:54:15 2023
Loading view definition file from viewDefinition.tcl
[01/02 15:54:15     11s] Reading my_max_library_set timing library '/home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[01/02 15:54:16     11s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[01/02 15:54:16     11s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[01/02 15:54:16     11s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[01/02 15:54:16     11s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[01/02 15:54:16     11s] Reading my_max_library_set timing library '/home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib' ...
[01/02 15:54:16     11s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1171)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1185)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1408)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1422)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1644)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1658)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1880)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1894)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2117)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2131)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2354)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2368)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2590)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2604)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2827)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2841)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3071)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3085)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3308)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3322)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[01/02 15:54:16     11s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[01/02 15:54:16     11s] Read 93 cells in library 'tsl18cio250_max' 
[01/02 15:54:16     11s] Reading my_min_library_set timing library '/home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[01/02 15:54:16     12s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[01/02 15:54:16     12s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[01/02 15:54:17     12s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[01/02 15:54:17     12s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[01/02 15:54:17     12s] Reading my_min_library_set timing library '/home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_min.lib' ...
[01/02 15:54:17     12s] Read 93 cells in library 'tsl18cio250_min' 
[01/02 15:54:17     12s] *** End library_loading (cpu=0.02min, real=0.03min, mem=29.8M, fe_cpu=0.21min, fe_real=0.33min, fe_mem=563.7M) ***
[01/02 15:54:17     12s] #% Begin Load netlist data ... (date=01/02 15:54:17, mem=557.9M)
[01/02 15:54:17     12s] *** Begin netlist parsing (mem=563.7M) ***
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[01/02 15:54:17     12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[01/02 15:54:17     12s] To increase the message display limit, refer to the product command reference manual.
[01/02 15:54:17     12s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/02 15:54:17     12s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/02 15:54:17     12s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/02 15:54:17     12s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/02 15:54:17     12s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/02 15:54:17     12s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/02 15:54:17     12s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/02 15:54:17     12s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/02 15:54:17     12s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/02 15:54:17     12s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/02 15:54:17     12s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/02 15:54:17     12s] Created 627 new cells from 4 timing libraries.
[01/02 15:54:17     12s] Reading netlist ...
[01/02 15:54:17     12s] Backslashed names will retain backslash and a trailing blank character.
[01/02 15:54:17     12s] Reading verilog netlist 'cpu_netlist.v'
[01/02 15:54:17     12s] 
[01/02 15:54:17     12s] *** Memory Usage v#1 (Current mem = 563.656M, initial mem = 179.895M) ***
[01/02 15:54:17     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=563.7M) ***
[01/02 15:54:17     12s] #% End Load netlist data ... (date=01/02 15:54:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=557.9M, current mem=508.8M)
[01/02 15:54:17     12s] Top level cell is cpu.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3t03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3t02u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3t02d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3t02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3t01u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3t01d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3t01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3o03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3o02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pt3o01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pc3t05u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pc3t05d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pc3t05' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pc3t04u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pc3t04d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pc3t04' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pc3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPTS-282):	Cell 'pc3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[01/02 15:54:17     12s] Type 'man IMPTS-282' for more detail.
[01/02 15:54:17     12s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[01/02 15:54:17     12s] To increase the message display limit, refer to the product command reference manual.
[01/02 15:54:17     12s] Hooked 1254 DB cells to tlib cells.
[01/02 15:54:17     12s] Starting recursive module instantiation check.
[01/02 15:54:17     12s] No recursion found.
[01/02 15:54:17     12s] Building hierarchical netlist for Cell cpu ...
[01/02 15:54:17     12s] *** Netlist is unique.
[01/02 15:54:17     12s] ** info: there are 1285 modules.
[01/02 15:54:17     12s] ** info: there are 1431 stdCell insts.
[01/02 15:54:17     12s] ** info: there are 102 Pad insts.
[01/02 15:54:17     12s] 
[01/02 15:54:17     12s] *** Memory Usage v#1 (Current mem = 587.328M, initial mem = 179.895M) ***
[01/02 15:54:17     12s] Reading IO assignment file "padframe.io" ...
[01/02 15:54:17     12s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[01/02 15:54:17     12s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/02 15:54:17     12s] Type 'man IMPFP-3961' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/02 15:54:17     12s] Type 'man IMPFP-3961' for more detail.
[01/02 15:54:17     12s] Horizontal Layer M1 offset = 0 (derived)
[01/02 15:54:17     12s] Vertical Layer M2 offset = 280 (derived)
[01/02 15:54:17     12s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[01/02 15:54:17     12s] Set Default Net Delay as 1000 ps.
[01/02 15:54:17     12s] Set Default Net Load as 0.5 pF. 
[01/02 15:54:17     12s] Set Default Input Pin Transition as 0.1 ps.
[01/02 15:54:17     12s] Extraction setup Started 
[01/02 15:54:17     12s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/02 15:54:17     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[01/02 15:54:17     12s] Type 'man IMPEXT-2773' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/02 15:54:17     12s] Type 'man IMPEXT-2776' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/02 15:54:17     12s] Type 'man IMPEXT-2776' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/02 15:54:17     12s] Type 'man IMPEXT-2776' for more detail.
[01/02 15:54:17     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/02 15:54:17     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/02 15:54:17     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/02 15:54:17     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/02 15:54:17     12s] Summary of Active RC-Corners : 
[01/02 15:54:17     12s]  
[01/02 15:54:17     12s]  Analysis View: my_analysis_view_setup
[01/02 15:54:17     12s]     RC-Corner Name        : my_rc_corner_worst
[01/02 15:54:17     12s]     RC-Corner Index       : 0
[01/02 15:54:17     12s]     RC-Corner Temperature : 25 Celsius
[01/02 15:54:17     12s]     RC-Corner Cap Table   : ''
[01/02 15:54:17     12s]     RC-Corner PreRoute Res Factor         : 1
[01/02 15:54:17     12s]     RC-Corner PreRoute Cap Factor         : 1
[01/02 15:54:17     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/02 15:54:17     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/02 15:54:17     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/02 15:54:17     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[01/02 15:54:17     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[01/02 15:54:17     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/02 15:54:17     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/02 15:54:17     12s]  
[01/02 15:54:17     12s]  Analysis View: my_analysis_view_hold
[01/02 15:54:17     12s]     RC-Corner Name        : my_rc_corner_worst
[01/02 15:54:17     12s]     RC-Corner Index       : 0
[01/02 15:54:17     12s]     RC-Corner Temperature : 25 Celsius
[01/02 15:54:17     12s]     RC-Corner Cap Table   : ''
[01/02 15:54:17     12s]     RC-Corner PreRoute Res Factor         : 1
[01/02 15:54:17     12s]     RC-Corner PreRoute Cap Factor         : 1
[01/02 15:54:17     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/02 15:54:17     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/02 15:54:17     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/02 15:54:17     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[01/02 15:54:17     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[01/02 15:54:17     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/02 15:54:17     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/02 15:54:17     12s] *Info: initialize multi-corner CTS.
[01/02 15:54:17     12s] Reading timing constraints file '/home/vlsi6/cpu/cpu.sdc' ...
[01/02 15:54:17     12s] Current (total cpu=0:00:12.9, real=0:00:20.0, peak res=652.7M, current mem=652.7M)
[01/02 15:54:17     12s] **WARN: (TCLNL-330):	set_input_delay on clock root 'reset_n' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/vlsi6/cpu/cpu.sdc, Line 52).
[01/02 15:54:17     12s] 
[01/02 15:54:17     12s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/vlsi6/cpu/cpu.sdc, Line 53).
[01/02 15:54:17     12s] 
[01/02 15:54:17     12s] INFO (CTE): Reading of timing constraints file /home/vlsi6/cpu/cpu.sdc completed, with 2 WARNING
[01/02 15:54:17     12s] WARNING (CTE-25): Line: 9, 10 of File /home/vlsi6/cpu/cpu.sdc : Skipped unsupported command: set_units
[01/02 15:54:17     12s] 
[01/02 15:54:17     12s] 
[01/02 15:54:17     12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=672.8M, current mem=672.8M)
[01/02 15:54:17     12s] Current (total cpu=0:00:13.0, real=0:00:20.0, peak res=672.8M, current mem=672.7M)
[01/02 15:54:17     12s] Creating Cell Server ...(0, 1, 1, 1)
[01/02 15:54:17     13s] Summary for sequential cells identification: 
[01/02 15:54:17     13s]   Identified SBFF number: 114
[01/02 15:54:17     13s]   Identified MBFF number: 0
[01/02 15:54:17     13s]   Identified SB Latch number: 0
[01/02 15:54:17     13s]   Identified MB Latch number: 0
[01/02 15:54:17     13s]   Not identified SBFF number: 6
[01/02 15:54:17     13s]   Not identified MBFF number: 0
[01/02 15:54:17     13s]   Not identified SB Latch number: 0
[01/02 15:54:17     13s]   Not identified MB Latch number: 0
[01/02 15:54:17     13s]   Number of sequential cells which are not FFs: 83
[01/02 15:54:17     13s] Total number of combinational cells: 321
[01/02 15:54:17     13s] Total number of sequential cells: 203
[01/02 15:54:17     13s] Total number of tristate cells: 10
[01/02 15:54:17     13s] Total number of level shifter cells: 0
[01/02 15:54:17     13s] Total number of power gating cells: 0
[01/02 15:54:17     13s] Total number of isolation cells: 0
[01/02 15:54:17     13s] Total number of power switch cells: 0
[01/02 15:54:17     13s] Total number of pulse generator cells: 0
[01/02 15:54:17     13s] Total number of always on buffers: 0
[01/02 15:54:17     13s] Total number of retention cells: 0
[01/02 15:54:17     13s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[01/02 15:54:17     13s] Total number of usable buffers: 13
[01/02 15:54:17     13s] List of unusable buffers:
[01/02 15:54:17     13s] Total number of unusable buffers: 0
[01/02 15:54:17     13s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[01/02 15:54:17     13s] Total number of usable inverters: 12
[01/02 15:54:17     13s] List of unusable inverters:
[01/02 15:54:17     13s] Total number of unusable inverters: 0
[01/02 15:54:17     13s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[01/02 15:54:17     13s] Total number of identified usable delay cells: 13
[01/02 15:54:17     13s] List of identified unusable delay cells:
[01/02 15:54:17     13s] Total number of identified unusable delay cells: 0
[01/02 15:54:17     13s] Creating Cell Server, finished. 
[01/02 15:54:17     13s] 
[01/02 15:54:17     13s] Deleting Cell Server ...
[01/02 15:54:17     13s] 
[01/02 15:54:17     13s] *** Summary of all messages that are not suppressed in this session:
[01/02 15:54:17     13s] Severity  ID               Count  Summary                                  
[01/02 15:54:17     13s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/02 15:54:17     13s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[01/02 15:54:17     13s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[01/02 15:54:17     13s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[01/02 15:54:17     13s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[01/02 15:54:17     13s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[01/02 15:54:17     13s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[01/02 15:54:17     13s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[01/02 15:54:17     13s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[01/02 15:54:17     13s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[01/02 15:54:17     13s] *** Message Summary: 1608 warning(s), 20 error(s)
[01/02 15:54:17     13s] 
[01/02 15:54:21     13s] <CMD> fit
[01/02 15:54:40     14s] <CMD> uiSetTool ruler
[01/02 15:55:17     17s] <CMD> init_design
[01/02 15:55:17     17s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[01/02 15:55:17     17s] 
[01/02 15:55:17     17s] *** Summary of all messages that are not suppressed in this session:
[01/02 15:55:17     17s] Severity  ID               Count  Summary                                  
[01/02 15:55:17     17s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[01/02 15:55:17     17s] *** Message Summary: 1 warning(s), 0 error(s)
[01/02 15:55:17     17s] 
[01/02 15:55:49     19s] <CMD> floorPlan -site CoreSite -noSnapToGrid -d 4640 4640 80 80 80 80
[01/02 15:55:49     19s] Horizontal Layer M1 offset = 0 (derived)
[01/02 15:55:49     19s] Vertical Layer M2 offset = 280 (derived)
[01/02 15:55:49     19s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[01/02 15:55:49     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/02 15:56:02     20s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side nc
[01/02 15:56:02     20s] Added 232 of filler cell 'pfeed10000' on top side.
[01/02 15:56:02     20s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
[01/02 15:56:02     20s] Added 232 of filler cell 'pfeed10000' on right side.
[01/02 15:56:02     20s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
[01/02 15:56:02     20s] Added 232 of filler cell 'pfeed10000' on left side.
[01/02 15:56:03     20s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
[01/02 15:56:03     20s] Added 232 of filler cell 'pfeed10000' on bottom side.
[01/02 15:56:06     21s] <CMD> fit
[01/02 15:56:19     21s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[01/02 15:56:19     21s] 1543 new pwr-pin connections were made to global net 'VDD'.
[01/02 15:56:19     21s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[01/02 15:56:19     21s] 1543 new gnd-pin connections were made to global net 'VSS'.
[01/02 15:56:19     21s] <CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[01/02 15:56:19     21s] 112 new pwr-pin connections were made to global net 'VDDO'.
[01/02 15:56:20     22s] <CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[01/02 15:56:20     22s] 112 new gnd-pin connections were made to global net 'VSSO'.
[01/02 15:57:00     24s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 15 -spacing 5 -offset 5
[01/02 15:57:00     24s] #% Begin addRing (date=01/02 15:57:00, mem=950.0M)
[01/02 15:57:00     24s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[01/02 15:57:00     24s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[01/02 15:57:00     24s] 
[01/02 15:57:00     24s] Ring generation is complete.
[01/02 15:57:00     24s] vias are now being generated.
[01/02 15:57:00     24s] addRing created 8 wires.
[01/02 15:57:00     24s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/02 15:57:00     24s] +--------+----------------+----------------+
[01/02 15:57:00     24s] |  Layer |     Created    |     Deleted    |
[01/02 15:57:00     24s] +--------+----------------+----------------+
[01/02 15:57:00     24s] |   M3   |        4       |       NA       |
[01/02 15:57:00     24s] |  TOP_V |        8       |        0       |
[01/02 15:57:00     24s] |  TOP_M |        4       |       NA       |
[01/02 15:57:00     24s] +--------+----------------+----------------+
[01/02 15:57:00     24s] #% End addRing (date=01/02 15:57:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.4M, current mem=951.4M)
[01/02 15:57:07     25s] <CMD> undo
[01/02 15:57:18     26s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 20 -spacing 5 -offset 5
[01/02 15:57:18     26s] #% Begin addRing (date=01/02 15:57:18, mem=951.4M)
[01/02 15:57:18     26s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[01/02 15:57:18     26s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[01/02 15:57:18     26s] 
[01/02 15:57:18     26s] Ring generation is complete.
[01/02 15:57:18     26s] vias are now being generated.
[01/02 15:57:18     26s] addRing created 8 wires.
[01/02 15:57:18     26s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/02 15:57:18     26s] +--------+----------------+----------------+
[01/02 15:57:18     26s] |  Layer |     Created    |     Deleted    |
[01/02 15:57:18     26s] +--------+----------------+----------------+
[01/02 15:57:18     26s] |   M3   |        4       |       NA       |
[01/02 15:57:18     26s] |  TOP_V |        8       |        0       |
[01/02 15:57:18     26s] |  TOP_M |        4       |       NA       |
[01/02 15:57:18     26s] +--------+----------------+----------------+
[01/02 15:57:18     26s] #% End addRing (date=01/02 15:57:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.4M, current mem=951.4M)
[01/02 15:57:29     27s] <CMD> undo
[01/02 15:57:47     28s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 20 -spacing 10 -offset 10
[01/02 15:57:47     28s] #% Begin addRing (date=01/02 15:57:47, mem=951.4M)
[01/02 15:57:47     28s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[01/02 15:57:47     28s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[01/02 15:57:47     28s] 
[01/02 15:57:47     28s] Ring generation is complete.
[01/02 15:57:47     28s] vias are now being generated.
[01/02 15:57:47     28s] addRing created 8 wires.
[01/02 15:57:47     28s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/02 15:57:47     28s] +--------+----------------+----------------+
[01/02 15:57:47     28s] |  Layer |     Created    |     Deleted    |
[01/02 15:57:47     28s] +--------+----------------+----------------+
[01/02 15:57:47     28s] |   M3   |        4       |       NA       |
[01/02 15:57:47     28s] |  TOP_V |        8       |        0       |
[01/02 15:57:47     28s] |  TOP_M |        4       |       NA       |
[01/02 15:57:47     28s] +--------+----------------+----------------+
[01/02 15:57:47     28s] #% End addRing (date=01/02 15:57:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.5M, current mem=951.5M)
[01/02 15:57:52     28s] <CMD> undo
[01/02 15:58:01     29s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 30 -spacing 10 -offset 10
[01/02 15:58:01     29s] #% Begin addRing (date=01/02 15:58:01, mem=951.5M)
[01/02 15:58:01     29s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[01/02 15:58:01     29s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[01/02 15:58:01     29s] 
[01/02 15:58:01     29s] Ring generation is complete.
[01/02 15:58:01     29s] vias are now being generated.
[01/02 15:58:01     29s] addRing created 8 wires.
[01/02 15:58:01     29s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/02 15:58:01     29s] +--------+----------------+----------------+
[01/02 15:58:01     29s] |  Layer |     Created    |     Deleted    |
[01/02 15:58:01     29s] +--------+----------------+----------------+
[01/02 15:58:01     29s] |   M3   |        4       |       NA       |
[01/02 15:58:01     29s] |  TOP_V |        8       |        0       |
[01/02 15:58:01     29s] |  TOP_M |        4       |       NA       |
[01/02 15:58:01     29s] +--------+----------------+----------------+
[01/02 15:58:01     29s] #% End addRing (date=01/02 15:58:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.5M, current mem=951.5M)
[01/02 15:58:05     29s] <CMD> fit
[01/02 15:58:20     30s] <CMD> sroute -connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin} -allowjogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
[01/02 15:58:20     30s] #% Begin sroute (date=01/02 15:58:20, mem=951.5M)
[01/02 15:58:20     30s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[01/02 15:58:20     30s] *** Begin SPECIAL ROUTE on Mon Jan  2 15:58:20 2023 ***
[01/02 15:58:20     30s] SPECIAL ROUTE ran on directory: /home/vlsi6/cpu
[01/02 15:58:20     30s] SPECIAL ROUTE ran on machine: cadence6 (Linux 3.10.0-1160.el7.x86_64 Xeon 3.10Ghz)
[01/02 15:58:20     30s] 
[01/02 15:58:20     30s] Begin option processing ...
[01/02 15:58:20     30s] srouteConnectPowerBump set to false
[01/02 15:58:20     30s] routeSelectNet set to "VDD VSS"
[01/02 15:58:20     30s] routeSpecial set to true
[01/02 15:58:20     30s] srouteBlockPin set to "useLef"
[01/02 15:58:20     30s] srouteBottomLayerLimit set to 1
[01/02 15:58:20     30s] srouteBottomTargetLayerLimit set to 1
[01/02 15:58:20     30s] srouteCrossoverViaBottomLayer set to 1
[01/02 15:58:20     30s] srouteCrossoverViaTopLayer set to 4
[01/02 15:58:20     30s] srouteFloatingStripeTarget set to "blockring ring stripe padring ringpin blockpin followpin"
[01/02 15:58:20     30s] srouteFollowCorePinEnd set to 3
[01/02 15:58:20     30s] srouteJogControl set to "preferWithChanges differentLayer"
[01/02 15:58:20     30s] sroutePadPinAllPorts set to true
[01/02 15:58:20     30s] sroutePreserveExistingRoutes set to true
[01/02 15:58:20     30s] srouteRoutePowerBarPortOnBothDir set to true
[01/02 15:58:20     30s] srouteStopBlockPin set to "nearestTarget"
[01/02 15:58:20     30s] srouteTopLayerLimit set to 4
[01/02 15:58:20     30s] srouteTopTargetLayerLimit set to 4
[01/02 15:58:20     30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1801.00 megs.
[01/02 15:58:20     30s] 
[01/02 15:58:20     30s] Reading DB technology information...
[01/02 15:58:20     30s] Finished reading DB technology information.
[01/02 15:58:20     30s] Reading floorplan and netlist information...
[01/02 15:58:20     30s] Finished reading floorplan and netlist information.
[01/02 15:58:20     31s] Read in 8 layers, 4 routing layers, 1 overlap layer
[01/02 15:58:20     31s] Read in 1083 macros, 70 used
[01/02 15:58:20     31s] Read in 1106 components
[01/02 15:58:20     31s]   62 core components: 62 unplaced, 0 placed, 0 fixed
[01/02 15:58:20     31s]   1040 pad components: 0 unplaced, 928 placed, 112 fixed
[01/02 15:58:20     31s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/02 15:58:20     31s] Read in 102 logical pins
[01/02 15:58:20     31s] Read in 101 nets
[01/02 15:58:20     31s] Read in 4 special nets, 2 routed
[01/02 15:58:20     31s] Read in 572 terminals
[01/02 15:58:20     31s] 2 nets selected.
[01/02 15:58:20     31s] 
[01/02 15:58:20     31s] Begin power routing ...
[01/02 15:58:20     31s] **WARN: (IMPSR-559):	Cannot route core pins and converter pins at the same time!
[01/02 15:58:20     31s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[01/02 15:58:20     31s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[01/02 15:58:20     31s]   Number of IO ports routed: 5
[01/02 15:58:20     31s]   Number of Block ports routed: 0
[01/02 15:58:20     31s]   Number of Stripe ports routed: 0
[01/02 15:58:20     31s]   Number of Pad ports routed: 0
[01/02 15:58:20     31s]   Number of Power Bump ports routed: 0
[01/02 15:58:20     31s]   Number of Pad Ring connections: 985
[01/02 15:58:20     31s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1818.00 megs.
[01/02 15:58:20     31s] 
[01/02 15:58:20     31s] 
[01/02 15:58:20     31s] 
[01/02 15:58:20     31s]  Begin updating DB with routing results ...
[01/02 15:58:20     31s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/02 15:58:20     31s] Pin and blockage extraction finished
[01/02 15:58:20     31s] 
[01/02 15:58:20     31s] sroute created 990 wires.
[01/02 15:58:20     31s] ViaGen created 5 vias, deleted 0 via to avoid violation.
[01/02 15:58:20     31s] +--------+----------------+----------------+
[01/02 15:58:20     31s] |  Layer |     Created    |     Deleted    |
[01/02 15:58:20     31s] +--------+----------------+----------------+
[01/02 15:58:20     31s] |   M2   |       224      |       NA       |
[01/02 15:58:20     31s] |   V3   |        5       |        0       |
[01/02 15:58:20     31s] |   M3   |       544      |       NA       |
[01/02 15:58:20     31s] |  TOP_M |       222      |       NA       |
[01/02 15:58:20     31s] +--------+----------------+----------------+
[01/02 15:58:20     31s] #% End sroute (date=01/02 15:58:20, total cpu=0:00:00.3, real=0:00:00.0, peak res=963.5M, current mem=963.5M)
[01/02 15:58:25     31s] <CMD> fit
[01/02 15:58:40     32s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer M1
[01/02 15:58:40     32s] #% Begin addStripe (date=01/02 15:58:40, mem=963.5M)
[01/02 15:58:40     32s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[01/02 15:58:40     32s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[01/02 15:58:40     32s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[01/02 15:58:40     32s] 
[01/02 15:58:40     32s] Starting stripe generation ...
[01/02 15:58:40     32s] Non-Default Mode Option Settings :
[01/02 15:58:40     32s]   NONE
[01/02 15:58:40     32s] Stripe generation is complete.
[01/02 15:58:40     32s] vias are now being generated.
[01/02 15:58:40     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (660.00, 4313.00) (662.00, 4343.00)
[01/02 15:58:40     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (940.00, 4313.00) (942.00, 4343.00)
[01/02 15:58:40     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (502.46, 4353.00) (504.46, 4383.00)
[01/02 15:58:40     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (782.46, 4353.00) (784.46, 4383.00)
[01/02 15:58:40     32s] addStripe created 200 wires.
[01/02 15:58:40     32s] ViaGen created 400 vias, deleted 0 via to avoid violation.
[01/02 15:58:40     32s] +--------+----------------+----------------+
[01/02 15:58:40     32s] |  Layer |     Created    |     Deleted    |
[01/02 15:58:40     32s] +--------+----------------+----------------+
[01/02 15:58:40     32s] |  TOP_V |       400      |        0       |
[01/02 15:58:40     32s] |  TOP_M |       200      |       NA       |
[01/02 15:58:40     32s] +--------+----------------+----------------+
[01/02 15:58:40     32s] #% End addStripe (date=01/02 15:58:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=964.0M, current mem=964.0M)
[01/02 15:58:45     32s] <CMD> undo
[01/02 15:59:49     37s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 5 -nets {VDD VSS} -stacked_via_bottom_layer M1
[01/02 15:59:49     37s] #% Begin addStripe (date=01/02 15:59:49, mem=964.0M)
[01/02 15:59:49     37s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[01/02 15:59:49     37s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[01/02 15:59:49     37s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[01/02 15:59:49     37s] 
[01/02 15:59:49     37s] Starting stripe generation ...
[01/02 15:59:49     37s] Non-Default Mode Option Settings :
[01/02 15:59:49     37s]   NONE
[01/02 15:59:49     37s] Stripe generation is complete.
[01/02 15:59:49     37s] vias are now being generated.
[01/02 15:59:49     37s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (640.00, 4313.00) (645.00, 4343.00)
[01/02 15:59:49     37s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (940.00, 4313.00) (945.00, 4343.00)
[01/02 15:59:49     37s] addStripe created 80 wires.
[01/02 15:59:49     37s] ViaGen created 160 vias, deleted 0 via to avoid violation.
[01/02 15:59:49     37s] +--------+----------------+----------------+
[01/02 15:59:49     37s] |  Layer |     Created    |     Deleted    |
[01/02 15:59:49     37s] +--------+----------------+----------------+
[01/02 15:59:49     37s] |  TOP_V |       160      |        0       |
[01/02 15:59:49     37s] |  TOP_M |       80       |       NA       |
[01/02 15:59:49     37s] +--------+----------------+----------------+
[01/02 15:59:49     37s] #% End addStripe (date=01/02 15:59:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=964.0M, current mem=964.0M)
[01/02 15:59:58     38s] <CMD> undo
[01/02 16:00:32     40s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 150 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 10 -nets {VDD VSS} -stacked_via_bottom_layer M1
[01/02 16:00:32     40s] #% Begin addStripe (date=01/02 16:00:32, mem=964.0M)
[01/02 16:00:32     40s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[01/02 16:00:32     40s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[01/02 16:00:32     40s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[01/02 16:00:32     40s] 
[01/02 16:00:32     40s] **WARN: (IMPPP-136):	The currently specified  spacing 0.4600 in -spacing option is less than the required spacing 0.6000 for widths specified as 10.0000 and 10.0000.
[01/02 16:00:32     40s] Starting stripe generation ...
[01/02 16:00:32     40s] Non-Default Mode Option Settings :
[01/02 16:00:32     40s]   NONE
[01/02 16:00:33     40s] Stripe generation is complete.
[01/02 16:00:33     40s] vias are now being generated.
[01/02 16:00:33     40s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (640.00, 4313.00) (650.00, 4343.00)
[01/02 16:00:33     40s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (940.00, 4313.00) (950.00, 4343.00)
[01/02 16:00:33     40s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (500.46, 4353.00) (510.46, 4383.00)
[01/02 16:00:33     40s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (800.46, 4353.00) (810.46, 4383.00)
[01/02 16:00:33     40s] addStripe created 54 wires.
[01/02 16:00:33     40s] ViaGen created 107 vias, deleted 0 via to avoid violation.
[01/02 16:00:33     40s] +--------+----------------+----------------+
[01/02 16:00:33     40s] |  Layer |     Created    |     Deleted    |
[01/02 16:00:33     40s] +--------+----------------+----------------+
[01/02 16:00:33     40s] |  TOP_V |       107      |        0       |
[01/02 16:00:33     40s] |  TOP_M |       54       |       NA       |
[01/02 16:00:33     40s] +--------+----------------+----------------+
[01/02 16:00:33     40s] #% End addStripe (date=01/02 16:00:33, total cpu=0:00:00.3, real=0:00:01.0, peak res=964.1M, current mem=964.1M)
[01/02 16:00:48     41s] <CMD> setPlaceMode -fp false
[01/02 16:00:56     42s] <CMD> report_message -start_cmd
[01/02 16:00:56     42s] <CMD> getPlaceMode -user -maxRouteLayer
[01/02 16:00:56     42s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[01/02 16:00:56     42s] <CMD> getPlaceMode -timingDriven -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -adaptive -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[01/02 16:00:56     42s] <CMD> getPlaceMode -ignoreScan -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -user -ignoreScan
[01/02 16:00:56     42s] <CMD> getPlaceMode -repairPlace -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -user -repairPlace
[01/02 16:00:56     42s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[01/02 16:00:56     42s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[01/02 16:00:56     42s] <CMD> um::push_snapshot_stack
[01/02 16:00:56     42s] <CMD> getDesignMode -quiet -flowEffort
[01/02 16:00:56     42s] <CMD> getDesignMode -highSpeedCore -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -quiet -adaptive
[01/02 16:00:56     42s] <CMD> set spgFlowInInitialPlace 1
[01/02 16:00:56     42s] <CMD> getPlaceMode -sdpAlignment -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -softGuide -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -useSdpGroup -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -sdpAlignment -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[01/02 16:00:56     42s] <CMD> getPlaceMode -sdpPlace -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -sdpPlace -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[01/02 16:00:56     42s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[01/02 16:00:56     42s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[01/02 16:00:56     42s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 425, percentage of missing scan cell = 0.00% (0 / 425)
[01/02 16:00:56     42s] <CMD> getPlaceMode -place_check_library -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -trimView -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[01/02 16:00:56     42s] <CMD> getPlaceMode -congEffort -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[01/02 16:00:56     42s] <CMD> getPlaceMode -ignoreScan -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -user -ignoreScan
[01/02 16:00:56     42s] <CMD> getPlaceMode -repairPlace -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -user -repairPlace
[01/02 16:00:56     42s] <CMD> getPlaceMode -congEffort -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -fp -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -timingDriven -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -user -timingDriven
[01/02 16:00:56     42s] <CMD> getPlaceMode -fastFp -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -clusterMode -quiet
[01/02 16:00:56     42s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[01/02 16:00:56     42s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[01/02 16:00:56     42s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -forceTiming -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -fp -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -fastfp -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -timingDriven -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -fp -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -fastfp -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -powerDriven -quiet
[01/02 16:00:56     42s] <CMD> getExtractRCMode -quiet -engine
[01/02 16:00:56     42s] <CMD> getAnalysisMode -quiet -clkSrcPath
[01/02 16:00:56     42s] <CMD> getAnalysisMode -quiet -clockPropagation
[01/02 16:00:56     42s] <CMD> getAnalysisMode -quiet -cppr
[01/02 16:00:56     42s] <CMD> setExtractRCMode -engine preRoute
[01/02 16:00:56     42s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[01/02 16:00:56     42s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/02 16:00:56     42s] <CMD_INTERNAL> isAnalysisModeSetup
[01/02 16:00:56     42s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -macroPlaceMode -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -enableDistPlace -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/02 16:00:56     42s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[01/02 16:00:56     42s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[01/02 16:00:56     42s] <CMD> getPlaceMode -enableDistPlace -quiet
[01/02 16:00:56     42s] <CMD> getPlaceMode -quiet -expNewFastMode
[01/02 16:00:56     42s] <CMD> setPlaceMode -expHiddenFastMode 1
[01/02 16:00:56     42s] <CMD> setPlaceMode -reset -ignoreScan
[01/02 16:00:56     42s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[01/02 16:00:56     42s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[01/02 16:00:56     42s] *** Starting placeDesign default flow ***
[01/02 16:00:56     42s] <CMD> getAnalysisMode -quiet -honorClockDomains
[01/02 16:00:56     42s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[01/02 16:00:56     42s] <CMD> getAnalysisMode -quiet -honorClockDomains
[01/02 16:00:56     42s] **INFO: Enable pre-place timing setting for timing analysis
[01/02 16:00:56     42s] Set Using Default Delay Limit as 101.
[01/02 16:00:56     42s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/02 16:00:56     42s] <CMD> set delaycal_use_default_delay_limit 101
[01/02 16:00:56     42s] Set Default Net Delay as 0 ps.
[01/02 16:00:56     42s] <CMD> set delaycal_default_net_delay 0
[01/02 16:00:56     42s] Set Default Net Load as 0 pF. 
[01/02 16:00:56     42s] <CMD> set delaycal_default_net_load 0
[01/02 16:00:56     42s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[01/02 16:00:56     42s] <CMD> getAnalysisMode -clkSrcPath -quiet
[01/02 16:00:56     42s] <CMD> getAnalysisMode -clockPropagation -quiet
[01/02 16:00:56     42s] <CMD> getAnalysisMode -checkType -quiet
[01/02 16:00:56     42s] <CMD> buildTimingGraph
[01/02 16:00:56     42s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[01/02 16:00:56     42s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[01/02 16:00:56     42s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[01/02 16:00:56     42s] **INFO: Analyzing IO path groups for slack adjustment
[01/02 16:00:56     42s] <CMD> get_global timing_enable_path_group_priority
[01/02 16:00:56     42s] <CMD> get_global timing_constraint_enable_group_path_resetting
[01/02 16:00:56     42s] <CMD> set_global timing_enable_path_group_priority false
[01/02 16:00:56     42s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[01/02 16:00:56     42s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[01/02 16:00:56     42s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/02 16:00:56     42s] <CMD> group_path -name in2reg_tmp.20020 -from {0xf9 0xfc} -to 0xfd -ignore_source_of_trigger_arc
[01/02 16:00:56     42s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[01/02 16:00:56     42s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/02 16:00:56     42s] <CMD> group_path -name in2out_tmp.20020 -from {0x100 0x103} -to 0x104 -ignore_source_of_trigger_arc
[01/02 16:00:56     42s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/02 16:00:56     42s] <CMD> group_path -name reg2reg_tmp.20020 -from 0x106 -to 0x107
[01/02 16:00:56     42s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/02 16:00:56     42s] <CMD> group_path -name reg2out_tmp.20020 -from 0x10a -to 0x10b
[01/02 16:00:56     42s] <CMD> setPathGroupOptions reg2reg_tmp.20020 -effortLevel high
[01/02 16:00:56     42s] Effort level <high> specified for reg2reg_tmp.20020 path_group
[01/02 16:00:56     42s] #################################################################################
[01/02 16:00:56     42s] # Design Stage: PreRoute
[01/02 16:00:56     42s] # Design Name: cpu
[01/02 16:00:56     42s] # Design Mode: 90nm
[01/02 16:00:56     42s] # Analysis Mode: MMMC Non-OCV 
[01/02 16:00:56     42s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:00:56     42s] # Signoff Settings: SI Off 
[01/02 16:00:56     42s] #################################################################################
[01/02 16:00:56     42s] Calculate delays in BcWc mode...
[01/02 16:00:56     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 1019.1M, InitMEM = 1019.1M)
[01/02 16:00:56     42s] Start delay calculation (fullDC) (1 T). (MEM=1019.12)
[01/02 16:00:56     42s] AAE DB initialization (MEM=1063.87 CPU=0:00:00.1 REAL=0:00:00.0) 
[01/02 16:00:56     42s] <CMD_INTERNAL> isAnalysisModeSetup
[01/02 16:00:56     42s] <CMD> getAnalysisMode -analysisType -quiet
[01/02 16:00:56     42s] <CMD_INTERNAL> isAnalysisModeSetup
[01/02 16:00:56     42s] <CMD> all_setup_analysis_views
[01/02 16:00:56     42s] <CMD> all_hold_analysis_views
[01/02 16:00:56     42s] <CMD> get_analysis_view $view -delay_corner
[01/02 16:00:56     42s] <CMD> get_delay_corner $dcCorner -power_domain_list
[01/02 16:00:56     42s] <CMD> get_delay_corner $dcCorner -library_set
[01/02 16:00:56     42s] <CMD> get_library_set $libSetName -si
[01/02 16:00:56     42s] <CMD> get_delay_corner $dcCorner -late_library_set
[01/02 16:00:56     42s] <CMD> get_delay_corner $dcCorner -early_library_set
[01/02 16:00:56     42s] <CMD> get_analysis_view $view -delay_corner
[01/02 16:00:56     42s] <CMD> get_delay_corner $dcCorner -power_domain_list
[01/02 16:00:56     42s] <CMD> get_delay_corner $dcCorner -library_set
[01/02 16:00:56     42s] <CMD> get_library_set $libSetName -si
[01/02 16:00:56     42s] <CMD> get_delay_corner $dcCorner -late_library_set
[01/02 16:00:56     42s] <CMD> get_delay_corner $dcCorner -early_library_set
[01/02 16:00:56     42s] Start AAE Lib Loading. (MEM=1063.87)
[01/02 16:00:56     42s] End AAE Lib Loading. (MEM=1264.15 CPU=0:00:00.0 Real=0:00:00.0)
[01/02 16:00:56     42s] End AAE Lib Interpolated Model. (MEM=1264.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:00:56     42s] First Iteration Infinite Tw... 
[01/02 16:00:56     42s] Total number of fetched objects 1552
[01/02 16:00:56     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:00:56     42s] End delay calculation. (MEM=1336.33 CPU=0:00:00.1 REAL=0:00:00.0)
[01/02 16:00:56     43s] End delay calculation (fullDC). (MEM=1238.96 CPU=0:00:00.5 REAL=0:00:00.0)
[01/02 16:00:56     43s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1239.0M) ***
[01/02 16:00:56     43s] <CMD> reset_path_group -name reg2out_tmp.20020
[01/02 16:00:56     43s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/02 16:00:56     43s] <CMD> reset_path_group -name in2reg_tmp.20020
[01/02 16:00:56     43s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/02 16:00:56     43s] <CMD> reset_path_group -name in2out_tmp.20020
[01/02 16:00:56     43s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/02 16:00:56     43s] <CMD> reset_path_group -name reg2reg_tmp.20020
[01/02 16:00:56     43s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/02 16:00:56     43s] **INFO: Disable pre-place timing setting for timing analysis
[01/02 16:00:56     43s] <CMD> setDelayCalMode -ignoreNetLoad false
[01/02 16:00:56     43s] Set Using Default Delay Limit as 1000.
[01/02 16:00:56     43s] <CMD> set delaycal_use_default_delay_limit 1000
[01/02 16:00:56     43s] Set Default Net Delay as 1000 ps.
[01/02 16:00:56     43s] <CMD> set delaycal_default_net_delay 1000ps
[01/02 16:00:56     43s] Set Default Net Load as 0.5 pF. 
[01/02 16:00:56     43s] <CMD> set delaycal_default_net_load 0.5pf
[01/02 16:00:56     43s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[01/02 16:00:56     43s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/02 16:00:56     43s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:00:56     43s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:00:56     43s] Deleted 0 physical inst  (cell - / prefix -).
[01/02 16:00:56     43s] *** Starting "NanoPlace(TM) placement v#10 (mem=1224.8M)" ...
[01/02 16:00:56     43s] <CMD> setDelayCalMode -engine feDc
[01/02 16:00:56     43s] No user setting net weight.
[01/02 16:00:56     43s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin CIN of instance address115 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[15]19 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin CIN of instance address114 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[14]18 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin CIN of instance address113 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[13]17 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin CIN of instance address112 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[12]16 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin CIN of instance address111 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[11]15 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin CIN of instance address110 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[10]14 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin CIN of instance address19 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[9]13 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin CIN of instance address18 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[8]12 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin CIN of instance address17 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[7]11 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin CIN of instance address16 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[6]10 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:00:56     43s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[01/02 16:00:56     43s] To increase the message display limit, refer to the product command reference manual.
[01/02 16:00:56     43s] #std cell=1431 (0 fixed + 1431 movable) #block=0 (0 floating + 0 preplaced)
[01/02 16:00:56     43s] #ioInst=1044 #net=1454 #term=5266 #term/net=3.62, #fixedIo=1044, #floatIo=0, #fixedPin=54, #floatPin=0
[01/02 16:00:56     43s] stdCell: 1431 single + 0 double + 0 multi
[01/02 16:00:56     43s] Total standard cell length = 7.7605 (mm), area = 0.0435 (mm^2)
[01/02 16:00:56     43s] Core basic site is CoreSite
[01/02 16:00:56     43s] Estimated cell power/ground rail width = 0.700 um
[01/02 16:00:56     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:00:56     43s] Mark StBox On SiteArr starts
[01/02 16:00:56     43s] Mark StBox On SiteArr ends
[01/02 16:00:56     43s] spiAuditVddOnBottomForRows for llg="default" starts
[01/02 16:00:56     43s] spiAuditVddOnBottomForRows ends
[01/02 16:00:57     43s] Apply auto density screen in pre-place stage.
[01/02 16:00:57     43s] Auto density screen increases utilization from 0.003 to 0.003
[01/02 16:00:57     43s] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1224.8M
[01/02 16:00:57     43s] Average module density = 0.003.
[01/02 16:00:57     43s] Density for the design = 0.003.
[01/02 16:00:57     43s]        = stdcell_area 13858 sites (43459 um^2) / alloc_area 5045970 sites (15824162 um^2).
[01/02 16:00:57     43s] Pin Density = 0.001044.
[01/02 16:00:57     43s]             = total # of pins 5266 / total area 5045970.
[01/02 16:00:57     43s] Initial padding reaches pin density 0.482 for top
[01/02 16:00:57     43s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 24477.000
[01/02 16:00:57     43s] Initial padding increases density from 0.003 to 0.003 for top
[01/02 16:00:57     44s] === lastAutoLevel = 11 
[01/02 16:00:57     44s] [adp] 0:1:0:1
[01/02 16:00:57     44s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[01/02 16:00:59     44s] Iteration  1: Total net bbox = 6.066e+05 (2.73e+05 3.34e+05)
[01/02 16:00:59     44s]               Est.  stn bbox = 6.770e+05 (3.05e+05 3.72e+05)
[01/02 16:00:59     44s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1288.8M
[01/02 16:00:59     44s] Iteration  2: Total net bbox = 6.066e+05 (2.73e+05 3.34e+05)
[01/02 16:00:59     44s]               Est.  stn bbox = 6.770e+05 (3.05e+05 3.72e+05)
[01/02 16:00:59     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.8M
[01/02 16:00:59     44s] exp_mt_sequential is set from setPlaceMode option to 1
[01/02 16:00:59     44s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/02 16:00:59     44s] place_exp_mt_interval set to default 32
[01/02 16:00:59     44s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/02 16:00:59     44s] Iteration  3: Total net bbox = 4.937e+05 (1.98e+05 2.95e+05)
[01/02 16:00:59     44s]               Est.  stn bbox = 5.808e+05 (2.32e+05 3.48e+05)
[01/02 16:00:59     44s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1304.8M
[01/02 16:00:59     45s] Iteration  4: Total net bbox = 4.792e+05 (1.93e+05 2.86e+05)
[01/02 16:00:59     45s]               Est.  stn bbox = 5.637e+05 (2.26e+05 3.38e+05)
[01/02 16:00:59     45s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1304.8M
[01/02 16:00:59     45s] Iteration  5: Total net bbox = 4.259e+05 (1.70e+05 2.56e+05)
[01/02 16:00:59     45s]               Est.  stn bbox = 5.001e+05 (1.99e+05 3.01e+05)
[01/02 16:00:59     45s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1304.8M
[01/02 16:01:00     46s] Iteration  6: Total net bbox = 3.795e+05 (1.48e+05 2.32e+05)
[01/02 16:01:00     46s]               Est.  stn bbox = 4.445e+05 (1.73e+05 2.71e+05)
[01/02 16:01:00     46s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1301.1M
[01/02 16:01:00     46s] Iteration  7: Total net bbox = 3.796e+05 (1.48e+05 2.32e+05)
[01/02 16:01:00     46s]               Est.  stn bbox = 4.445e+05 (1.73e+05 2.71e+05)
[01/02 16:01:00     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1301.1M
[01/02 16:01:00     46s] Iteration  8: Total net bbox = 3.796e+05 (1.48e+05 2.32e+05)
[01/02 16:01:00     46s]               Est.  stn bbox = 4.445e+05 (1.73e+05 2.71e+05)
[01/02 16:01:00     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1301.1M
[01/02 16:01:01     47s] Starting Early Global Route rough congestion estimation: mem = 1301.1M
[01/02 16:01:01     47s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[01/02 16:01:01     47s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[01/02 16:01:01     47s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[01/02 16:01:01     47s] (I)       Reading DB...
[01/02 16:01:01     47s] (I)       before initializing RouteDB syMemory usage = 1301.1 MB
[01/02 16:01:01     47s] (I)       congestionReportName   : 
[01/02 16:01:01     47s] (I)       layerRangeFor2DCongestion : 
[01/02 16:01:01     47s] (I)       buildTerm2TermWires    : 1
[01/02 16:01:01     47s] (I)       doTrackAssignment      : 1
[01/02 16:01:01     47s] (I)       dumpBookshelfFiles     : 0
[01/02 16:01:01     47s] (I)       numThreads             : 1
[01/02 16:01:01     47s] (I)       bufferingAwareRouting  : false
[01/02 16:01:01     47s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:01:01     47s] (I)       honorPin               : false
[01/02 16:01:01     47s] (I)       honorPinGuide          : true
[01/02 16:01:01     47s] (I)       honorPartition         : false
[01/02 16:01:01     47s] (I)       allowPartitionCrossover: false
[01/02 16:01:01     47s] (I)       honorSingleEntry       : true
[01/02 16:01:01     47s] (I)       honorSingleEntryStrong : true
[01/02 16:01:01     47s] (I)       handleViaSpacingRule   : false
[01/02 16:01:01     47s] (I)       handleEolSpacingRule   : false
[01/02 16:01:01     47s] (I)       PDConstraint           : none
[01/02 16:01:01     47s] (I)       expBetterNDRHandling   : false
[01/02 16:01:01     47s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:01:01     47s] (I)       routingEffortLevel     : 3
[01/02 16:01:01     47s] (I)       effortLevel            : standard
[01/02 16:01:01     47s] [NR-eGR] minRouteLayer          : 2
[01/02 16:01:01     47s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:01:01     47s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:01:01     47s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:01:01     47s] (I)       numRowsPerGCell        : 23
[01/02 16:01:01     47s] (I)       speedUpLargeDesign     : 0
[01/02 16:01:01     47s] (I)       multiThreadingTA       : 1
[01/02 16:01:01     47s] (I)       blkAwareLayerSwitching : 1
[01/02 16:01:01     47s] (I)       optimizationMode       : false
[01/02 16:01:01     47s] (I)       routeSecondPG          : false
[01/02 16:01:01     47s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:01:01     47s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:01:01     47s] (I)       punchThroughDistance   : 500.00
[01/02 16:01:01     47s] (I)       scenicBound            : 1.15
[01/02 16:01:01     47s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:01:01     47s] (I)       source-to-sink ratio   : 0.00
[01/02 16:01:01     47s] (I)       targetCongestionRatioH : 1.00
[01/02 16:01:01     47s] (I)       targetCongestionRatioV : 1.00
[01/02 16:01:01     47s] (I)       layerCongestionRatio   : 0.70
[01/02 16:01:01     47s] (I)       m1CongestionRatio      : 0.10
[01/02 16:01:01     47s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:01:01     47s] (I)       localRouteEffort       : 1.00
[01/02 16:01:01     47s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:01:01     47s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:01:01     47s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:01:01     47s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:01:01     47s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:01:01     47s] (I)       routeVias              : 
[01/02 16:01:01     47s] (I)       readTROption           : true
[01/02 16:01:01     47s] (I)       extraSpacingFactor     : 1.00
[01/02 16:01:01     47s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:01:01     47s] (I)       routeSelectedNetsOnly  : false
[01/02 16:01:01     47s] (I)       clkNetUseMaxDemand     : false
[01/02 16:01:01     47s] (I)       extraDemandForClocks   : 0
[01/02 16:01:01     47s] (I)       steinerRemoveLayers    : false
[01/02 16:01:01     47s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:01:01     47s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:01:01     47s] (I)       similarTopologyRoutingFast : false
[01/02 16:01:01     47s] (I)       spanningTreeRefinement : false
[01/02 16:01:01     47s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:01:01     47s] (I)       starting read tracks
[01/02 16:01:01     47s] (I)       build grid graph
[01/02 16:01:01     47s] (I)       build grid graph start
[01/02 16:01:01     47s] [NR-eGR] Layer1 has no routable track
[01/02 16:01:01     47s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:01:01     47s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:01:01     47s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:01:01     47s] (I)       build grid graph end
[01/02 16:01:01     47s] (I)       numViaLayers=4
[01/02 16:01:01     47s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:01     47s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:01:01     47s] (I)       Reading via VL for layer: 2 
[01/02 16:01:01     47s] (I)       end build via table
[01/02 16:01:01     47s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:01:01     47s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:01:01     47s] (I)       readDataFromPlaceDB
[01/02 16:01:01     47s] (I)       Read net information..
[01/02 16:01:01     47s] [NR-eGR] Read numTotalNets=1454  numIgnoredNets=0
[01/02 16:01:01     47s] (I)       Read testcase time = 0.000 seconds
[01/02 16:01:01     47s] 
[01/02 16:01:01     47s] (I)       read default dcut vias
[01/02 16:01:01     47s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:01     47s] (I)       Reading via V3 for layer: 1 
[01/02 16:01:01     47s] (I)       Reading via VL for layer: 2 
[01/02 16:01:01     47s] (I)       build grid graph start
[01/02 16:01:01     47s] (I)       build grid graph end
[01/02 16:01:01     47s] (I)       Model blockage into capacity
[01/02 16:01:01     47s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:01:01     47s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:01:01     47s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:01:01     47s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:01:01     47s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:01:01     47s] (I)       Modeling time = 0.010 seconds
[01/02 16:01:01     47s] 
[01/02 16:01:01     47s] (I)       Number of ignored nets = 0
[01/02 16:01:01     47s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:01:01     47s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:01:01     47s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:01:01     47s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:01:01     47s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:01:01     47s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:01:01     47s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:01:01     47s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:01:01     47s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:01:01     47s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:01:01     47s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1301.1 MB
[01/02 16:01:01     47s] (I)       Ndr track 0 does not exist
[01/02 16:01:01     47s] (I)       Layer1  viaCost=300.00
[01/02 16:01:01     47s] (I)       Layer2  viaCost=100.00
[01/02 16:01:01     47s] (I)       Layer3  viaCost=200.00
[01/02 16:01:01     47s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:01:01     47s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:01:01     47s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:01:01     47s] (I)       Site Width          :   560  (dbu)
[01/02 16:01:01     47s] (I)       Row Height          :  5600  (dbu)
[01/02 16:01:01     47s] (I)       GCell Width         : 128800  (dbu)
[01/02 16:01:01     47s] (I)       GCell Height        : 128800  (dbu)
[01/02 16:01:01     47s] (I)       grid                :    36    36     4
[01/02 16:01:01     47s] (I)       vertical capacity   :     0 128800     0 128800
[01/02 16:01:01     47s] (I)       horizontal capacity :     0     0 128800     0
[01/02 16:01:01     47s] (I)       Default wire width  :   230   280   280   440
[01/02 16:01:01     47s] (I)       Default wire space  :   230   280   280   460
[01/02 16:01:01     47s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:01:01     47s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:01:01     47s] (I)       Num tracks per GCell: 280.00 230.00 230.00 115.00
[01/02 16:01:01     47s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:01:01     47s] (I)       Num of masks        :     1     1     1     1
[01/02 16:01:01     47s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:01:01     47s] (I)       --------------------------------------------------------
[01/02 16:01:01     47s] 
[01/02 16:01:01     47s] [NR-eGR] ============ Routing rule table ============
[01/02 16:01:01     47s] [NR-eGR] Rule id 0. Nets 1454 
[01/02 16:01:01     47s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:01:01     47s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:01:01     47s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:01:01     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:01:01     47s] [NR-eGR] ========================================
[01/02 16:01:01     47s] [NR-eGR] 
[01/02 16:01:01     47s] (I)       After initializing earlyGlobalRoute syMemory usage = 1301.1 MB
[01/02 16:01:01     47s] (I)       Loading and dumping file time : 0.01 seconds
[01/02 16:01:01     47s] (I)       ============= Initialization =============
[01/02 16:01:01     47s] (I)       numLocalWires=6029  numGlobalNetBranches=1347  numLocalNetBranches=1723
[01/02 16:01:01     47s] (I)       totalPins=5266  totalGlobalPin=1230 (23.36%)
[01/02 16:01:01     47s] (I)       total 2D Cap : 564473 = (229819 H, 334654 V)
[01/02 16:01:01     47s] (I)       ============  Phase 1a Route ============
[01/02 16:01:01     47s] (I)       Phase 1a runs 0.00 seconds
[01/02 16:01:01     47s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[01/02 16:01:01     47s] (I)       Usage: 2831 = (1115 H, 1716 V) = (0.49% H, 0.51% V) = (1.436e+05um H, 2.210e+05um V)
[01/02 16:01:01     47s] (I)       
[01/02 16:01:01     47s] (I)       ============  Phase 1b Route ============
[01/02 16:01:01     47s] (I)       Usage: 2831 = (1115 H, 1716 V) = (0.49% H, 0.51% V) = (1.436e+05um H, 2.210e+05um V)
[01/02 16:01:01     47s] (I)       
[01/02 16:01:01     47s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[01/02 16:01:01     47s] 
[01/02 16:01:01     47s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:01:01     47s] Finished Early Global Route rough congestion estimation: mem = 1301.1M
[01/02 16:01:01     47s] earlyGlobalRoute rough estimation gcell size 23 row height
[01/02 16:01:01     47s] Congestion driven padding in post-place stage.
[01/02 16:01:02     47s] Congestion driven padding increases utilization from 0.003 to 0.003
[01/02 16:01:02     47s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:01.0 mem = 1301.1M
[01/02 16:01:02     48s] Global placement CDP skipped at cutLevel 9.
[01/02 16:01:02     48s] Iteration  9: Total net bbox = 3.503e+05 (1.35e+05 2.15e+05)
[01/02 16:01:02     48s]               Est.  stn bbox = 4.099e+05 (1.58e+05 2.52e+05)
[01/02 16:01:02     48s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1301.1M
[01/02 16:01:02     48s] Iteration 10: Total net bbox = 3.503e+05 (1.35e+05 2.15e+05)
[01/02 16:01:02     48s]               Est.  stn bbox = 4.099e+05 (1.58e+05 2.52e+05)
[01/02 16:01:02     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1301.1M
[01/02 16:01:03     49s] Starting Early Global Route rough congestion estimation: mem = 1301.1M
[01/02 16:01:03     49s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[01/02 16:01:03     49s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[01/02 16:01:03     49s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[01/02 16:01:03     49s] (I)       Reading DB...
[01/02 16:01:03     49s] (I)       before initializing RouteDB syMemory usage = 1301.1 MB
[01/02 16:01:03     49s] (I)       congestionReportName   : 
[01/02 16:01:03     49s] (I)       layerRangeFor2DCongestion : 
[01/02 16:01:03     49s] (I)       buildTerm2TermWires    : 1
[01/02 16:01:03     49s] (I)       doTrackAssignment      : 1
[01/02 16:01:03     49s] (I)       dumpBookshelfFiles     : 0
[01/02 16:01:03     49s] (I)       numThreads             : 1
[01/02 16:01:03     49s] (I)       bufferingAwareRouting  : false
[01/02 16:01:03     49s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:01:03     49s] (I)       honorPin               : false
[01/02 16:01:03     49s] (I)       honorPinGuide          : true
[01/02 16:01:03     49s] (I)       honorPartition         : false
[01/02 16:01:03     49s] (I)       allowPartitionCrossover: false
[01/02 16:01:03     49s] (I)       honorSingleEntry       : true
[01/02 16:01:03     49s] (I)       honorSingleEntryStrong : true
[01/02 16:01:03     49s] (I)       handleViaSpacingRule   : false
[01/02 16:01:03     49s] (I)       handleEolSpacingRule   : false
[01/02 16:01:03     49s] (I)       PDConstraint           : none
[01/02 16:01:03     49s] (I)       expBetterNDRHandling   : false
[01/02 16:01:03     49s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:01:03     49s] (I)       routingEffortLevel     : 3
[01/02 16:01:03     49s] (I)       effortLevel            : standard
[01/02 16:01:03     49s] [NR-eGR] minRouteLayer          : 2
[01/02 16:01:03     49s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:01:03     49s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:01:03     49s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:01:03     49s] (I)       numRowsPerGCell        : 12
[01/02 16:01:03     49s] (I)       speedUpLargeDesign     : 0
[01/02 16:01:03     49s] (I)       multiThreadingTA       : 1
[01/02 16:01:03     49s] (I)       blkAwareLayerSwitching : 1
[01/02 16:01:03     49s] (I)       optimizationMode       : false
[01/02 16:01:03     49s] (I)       routeSecondPG          : false
[01/02 16:01:03     49s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:01:03     49s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:01:03     49s] (I)       punchThroughDistance   : 500.00
[01/02 16:01:03     49s] (I)       scenicBound            : 1.15
[01/02 16:01:03     49s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:01:03     49s] (I)       source-to-sink ratio   : 0.00
[01/02 16:01:03     49s] (I)       targetCongestionRatioH : 1.00
[01/02 16:01:03     49s] (I)       targetCongestionRatioV : 1.00
[01/02 16:01:03     49s] (I)       layerCongestionRatio   : 0.70
[01/02 16:01:03     49s] (I)       m1CongestionRatio      : 0.10
[01/02 16:01:03     49s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:01:03     49s] (I)       localRouteEffort       : 1.00
[01/02 16:01:03     49s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:01:03     49s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:01:03     49s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:01:03     49s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:01:03     49s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:01:03     49s] (I)       routeVias              : 
[01/02 16:01:03     49s] (I)       readTROption           : true
[01/02 16:01:03     49s] (I)       extraSpacingFactor     : 1.00
[01/02 16:01:03     49s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:01:03     49s] (I)       routeSelectedNetsOnly  : false
[01/02 16:01:03     49s] (I)       clkNetUseMaxDemand     : false
[01/02 16:01:03     49s] (I)       extraDemandForClocks   : 0
[01/02 16:01:03     49s] (I)       steinerRemoveLayers    : false
[01/02 16:01:03     49s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:01:03     49s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:01:03     49s] (I)       similarTopologyRoutingFast : false
[01/02 16:01:03     49s] (I)       spanningTreeRefinement : false
[01/02 16:01:03     49s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:01:03     49s] (I)       starting read tracks
[01/02 16:01:03     49s] (I)       build grid graph
[01/02 16:01:03     49s] (I)       build grid graph start
[01/02 16:01:03     49s] [NR-eGR] Layer1 has no routable track
[01/02 16:01:03     49s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:01:03     49s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:01:03     49s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:01:03     49s] (I)       build grid graph end
[01/02 16:01:03     49s] (I)       numViaLayers=4
[01/02 16:01:03     49s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:03     49s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:01:03     49s] (I)       Reading via VL for layer: 2 
[01/02 16:01:03     49s] (I)       end build via table
[01/02 16:01:03     49s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:01:03     49s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:01:03     49s] (I)       readDataFromPlaceDB
[01/02 16:01:03     49s] (I)       Read net information..
[01/02 16:01:03     49s] [NR-eGR] Read numTotalNets=1454  numIgnoredNets=0
[01/02 16:01:03     49s] (I)       Read testcase time = 0.000 seconds
[01/02 16:01:03     49s] 
[01/02 16:01:03     49s] (I)       read default dcut vias
[01/02 16:01:03     49s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:03     49s] (I)       Reading via V3 for layer: 1 
[01/02 16:01:03     49s] (I)       Reading via VL for layer: 2 
[01/02 16:01:03     49s] (I)       build grid graph start
[01/02 16:01:03     49s] (I)       build grid graph end
[01/02 16:01:03     49s] (I)       Model blockage into capacity
[01/02 16:01:03     49s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:01:03     49s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:01:03     49s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:01:03     49s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:01:03     49s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:01:03     49s] (I)       Modeling time = 0.010 seconds
[01/02 16:01:03     49s] 
[01/02 16:01:03     49s] (I)       Number of ignored nets = 0
[01/02 16:01:03     49s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:01:03     49s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:01:03     49s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:01:03     49s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:01:03     49s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:01:03     49s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:01:03     49s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:01:03     49s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:01:03     49s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:01:03     49s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:01:03     49s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1301.1 MB
[01/02 16:01:03     49s] (I)       Ndr track 0 does not exist
[01/02 16:01:03     49s] (I)       Layer1  viaCost=300.00
[01/02 16:01:03     49s] (I)       Layer2  viaCost=100.00
[01/02 16:01:03     49s] (I)       Layer3  viaCost=200.00
[01/02 16:01:03     49s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:01:03     49s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:01:03     49s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:01:03     49s] (I)       Site Width          :   560  (dbu)
[01/02 16:01:03     49s] (I)       Row Height          :  5600  (dbu)
[01/02 16:01:03     49s] (I)       GCell Width         : 67200  (dbu)
[01/02 16:01:03     49s] (I)       GCell Height        : 67200  (dbu)
[01/02 16:01:03     49s] (I)       grid                :    69    69     4
[01/02 16:01:03     49s] (I)       vertical capacity   :     0 67200     0 67200
[01/02 16:01:03     49s] (I)       horizontal capacity :     0     0 67200     0
[01/02 16:01:03     49s] (I)       Default wire width  :   230   280   280   440
[01/02 16:01:03     49s] (I)       Default wire space  :   230   280   280   460
[01/02 16:01:03     49s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:01:03     49s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:01:03     49s] (I)       Num tracks per GCell: 146.09 120.00 120.00 60.00
[01/02 16:01:03     49s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:01:03     49s] (I)       Num of masks        :     1     1     1     1
[01/02 16:01:03     49s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:01:03     49s] (I)       --------------------------------------------------------
[01/02 16:01:03     49s] 
[01/02 16:01:03     49s] [NR-eGR] ============ Routing rule table ============
[01/02 16:01:03     49s] [NR-eGR] Rule id 0. Nets 1454 
[01/02 16:01:03     49s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:01:03     49s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:01:03     49s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:01:03     49s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:01:03     49s] [NR-eGR] ========================================
[01/02 16:01:03     49s] [NR-eGR] 
[01/02 16:01:03     49s] (I)       After initializing earlyGlobalRoute syMemory usage = 1301.1 MB
[01/02 16:01:03     49s] (I)       Loading and dumping file time : 0.02 seconds
[01/02 16:01:03     49s] (I)       ============= Initialization =============
[01/02 16:01:03     49s] (I)       numLocalWires=5339  numGlobalNetBranches=1622  numLocalNetBranches=1105
[01/02 16:01:03     49s] (I)       totalPins=5266  totalGlobalPin=1760 (33.42%)
[01/02 16:01:03     49s] (I)       total 2D Cap : 1079890 = (439608 H, 640282 V)
[01/02 16:01:03     49s] (I)       ============  Phase 1a Route ============
[01/02 16:01:03     49s] (I)       Phase 1a runs 0.00 seconds
[01/02 16:01:03     49s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[01/02 16:01:03     49s] (I)       Usage: 5447 = (2133 H, 3314 V) = (0.49% H, 0.52% V) = (1.433e+05um H, 2.227e+05um V)
[01/02 16:01:03     49s] (I)       
[01/02 16:01:03     49s] (I)       ============  Phase 1b Route ============
[01/02 16:01:03     49s] (I)       Usage: 5447 = (2133 H, 3314 V) = (0.49% H, 0.52% V) = (1.433e+05um H, 2.227e+05um V)
[01/02 16:01:03     49s] (I)       
[01/02 16:01:03     49s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[01/02 16:01:03     49s] 
[01/02 16:01:03     49s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:01:03     49s] Finished Early Global Route rough congestion estimation: mem = 1301.1M
[01/02 16:01:03     49s] earlyGlobalRoute rough estimation gcell size 12 row height
[01/02 16:01:03     49s] Congestion driven padding in post-place stage.
[01/02 16:01:04     49s] Congestion driven padding increases utilization from 0.003 to 0.003
[01/02 16:01:04     49s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:01.0 mem = 1301.1M
[01/02 16:01:04     49s] Global placement CDP skipped at cutLevel 11.
[01/02 16:01:04     49s] Iteration 11: Total net bbox = 3.453e+05 (1.33e+05 2.12e+05)
[01/02 16:01:04     49s]               Est.  stn bbox = 4.047e+05 (1.56e+05 2.49e+05)
[01/02 16:01:04     49s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1301.1M
[01/02 16:01:04     49s] Iteration 12: Total net bbox = 3.453e+05 (1.33e+05 2.12e+05)
[01/02 16:01:04     49s]               Est.  stn bbox = 4.047e+05 (1.56e+05 2.49e+05)
[01/02 16:01:04     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1301.1M
[01/02 16:01:05     50s] Starting Early Global Route rough congestion estimation: mem = 1301.1M
[01/02 16:01:05     50s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[01/02 16:01:05     50s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[01/02 16:01:05     50s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[01/02 16:01:05     50s] (I)       Reading DB...
[01/02 16:01:05     50s] (I)       before initializing RouteDB syMemory usage = 1301.1 MB
[01/02 16:01:05     50s] (I)       congestionReportName   : 
[01/02 16:01:05     50s] (I)       layerRangeFor2DCongestion : 
[01/02 16:01:05     50s] (I)       buildTerm2TermWires    : 1
[01/02 16:01:05     50s] (I)       doTrackAssignment      : 1
[01/02 16:01:05     50s] (I)       dumpBookshelfFiles     : 0
[01/02 16:01:05     50s] (I)       numThreads             : 1
[01/02 16:01:05     50s] (I)       bufferingAwareRouting  : false
[01/02 16:01:05     50s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:01:05     50s] (I)       honorPin               : false
[01/02 16:01:05     50s] (I)       honorPinGuide          : true
[01/02 16:01:05     50s] (I)       honorPartition         : false
[01/02 16:01:05     50s] (I)       allowPartitionCrossover: false
[01/02 16:01:05     50s] (I)       honorSingleEntry       : true
[01/02 16:01:05     50s] (I)       honorSingleEntryStrong : true
[01/02 16:01:05     50s] (I)       handleViaSpacingRule   : false
[01/02 16:01:05     50s] (I)       handleEolSpacingRule   : false
[01/02 16:01:05     50s] (I)       PDConstraint           : none
[01/02 16:01:05     50s] (I)       expBetterNDRHandling   : false
[01/02 16:01:05     50s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:01:05     50s] (I)       routingEffortLevel     : 3
[01/02 16:01:05     50s] (I)       effortLevel            : standard
[01/02 16:01:05     50s] [NR-eGR] minRouteLayer          : 2
[01/02 16:01:05     50s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:01:05     50s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:01:05     50s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:01:05     50s] (I)       numRowsPerGCell        : 6
[01/02 16:01:05     50s] (I)       speedUpLargeDesign     : 0
[01/02 16:01:05     50s] (I)       multiThreadingTA       : 1
[01/02 16:01:05     50s] (I)       blkAwareLayerSwitching : 1
[01/02 16:01:05     50s] (I)       optimizationMode       : false
[01/02 16:01:05     50s] (I)       routeSecondPG          : false
[01/02 16:01:05     50s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:01:05     50s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:01:05     50s] (I)       punchThroughDistance   : 500.00
[01/02 16:01:05     50s] (I)       scenicBound            : 1.15
[01/02 16:01:05     50s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:01:05     50s] (I)       source-to-sink ratio   : 0.00
[01/02 16:01:05     50s] (I)       targetCongestionRatioH : 1.00
[01/02 16:01:05     50s] (I)       targetCongestionRatioV : 1.00
[01/02 16:01:05     50s] (I)       layerCongestionRatio   : 0.70
[01/02 16:01:05     50s] (I)       m1CongestionRatio      : 0.10
[01/02 16:01:05     50s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:01:05     50s] (I)       localRouteEffort       : 1.00
[01/02 16:01:05     50s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:01:05     50s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:01:05     50s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:01:05     50s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:01:05     50s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:01:05     50s] (I)       routeVias              : 
[01/02 16:01:05     50s] (I)       readTROption           : true
[01/02 16:01:05     50s] (I)       extraSpacingFactor     : 1.00
[01/02 16:01:05     50s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:01:05     50s] (I)       routeSelectedNetsOnly  : false
[01/02 16:01:05     50s] (I)       clkNetUseMaxDemand     : false
[01/02 16:01:05     50s] (I)       extraDemandForClocks   : 0
[01/02 16:01:05     50s] (I)       steinerRemoveLayers    : false
[01/02 16:01:05     50s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:01:05     50s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:01:05     50s] (I)       similarTopologyRoutingFast : false
[01/02 16:01:05     50s] (I)       spanningTreeRefinement : false
[01/02 16:01:05     50s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:01:05     50s] (I)       starting read tracks
[01/02 16:01:05     50s] (I)       build grid graph
[01/02 16:01:05     50s] (I)       build grid graph start
[01/02 16:01:05     50s] [NR-eGR] Layer1 has no routable track
[01/02 16:01:05     50s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:01:05     50s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:01:05     50s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:01:05     50s] (I)       build grid graph end
[01/02 16:01:05     50s] (I)       numViaLayers=4
[01/02 16:01:05     50s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:05     50s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:01:05     50s] (I)       Reading via VL for layer: 2 
[01/02 16:01:05     50s] (I)       end build via table
[01/02 16:01:05     50s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:01:05     50s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:01:05     50s] (I)       readDataFromPlaceDB
[01/02 16:01:05     50s] (I)       Read net information..
[01/02 16:01:05     50s] [NR-eGR] Read numTotalNets=1454  numIgnoredNets=0
[01/02 16:01:05     50s] (I)       Read testcase time = 0.000 seconds
[01/02 16:01:05     50s] 
[01/02 16:01:05     50s] (I)       read default dcut vias
[01/02 16:01:05     50s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:05     50s] (I)       Reading via V3 for layer: 1 
[01/02 16:01:05     50s] (I)       Reading via VL for layer: 2 
[01/02 16:01:05     50s] (I)       build grid graph start
[01/02 16:01:05     50s] (I)       build grid graph end
[01/02 16:01:05     50s] (I)       Model blockage into capacity
[01/02 16:01:05     50s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:01:05     50s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:01:05     50s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:01:05     50s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:01:05     50s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:01:05     50s] (I)       Modeling time = 0.020 seconds
[01/02 16:01:05     50s] 
[01/02 16:01:05     50s] (I)       Number of ignored nets = 0
[01/02 16:01:05     50s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:01:05     50s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:01:05     50s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:01:05     50s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:01:05     50s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:01:05     50s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:01:05     50s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:01:05     50s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:01:05     50s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:01:05     50s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:01:05     50s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1301.1 MB
[01/02 16:01:05     50s] (I)       Ndr track 0 does not exist
[01/02 16:01:05     50s] (I)       Layer1  viaCost=300.00
[01/02 16:01:05     50s] (I)       Layer2  viaCost=100.00
[01/02 16:01:05     50s] (I)       Layer3  viaCost=200.00
[01/02 16:01:05     50s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:01:05     50s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:01:05     50s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:01:05     50s] (I)       Site Width          :   560  (dbu)
[01/02 16:01:05     50s] (I)       Row Height          :  5600  (dbu)
[01/02 16:01:05     50s] (I)       GCell Width         : 33600  (dbu)
[01/02 16:01:05     50s] (I)       GCell Height        : 33600  (dbu)
[01/02 16:01:05     50s] (I)       grid                :   138   138     4
[01/02 16:01:05     50s] (I)       vertical capacity   :     0 33600     0 33600
[01/02 16:01:05     50s] (I)       horizontal capacity :     0     0 33600     0
[01/02 16:01:05     50s] (I)       Default wire width  :   230   280   280   440
[01/02 16:01:05     50s] (I)       Default wire space  :   230   280   280   460
[01/02 16:01:05     50s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:01:05     50s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:01:05     50s] (I)       Num tracks per GCell: 73.04 60.00 60.00 30.00
[01/02 16:01:05     50s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:01:05     50s] (I)       Num of masks        :     1     1     1     1
[01/02 16:01:05     50s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:01:05     50s] (I)       --------------------------------------------------------
[01/02 16:01:05     50s] 
[01/02 16:01:05     50s] [NR-eGR] ============ Routing rule table ============
[01/02 16:01:05     50s] [NR-eGR] Rule id 0. Nets 1454 
[01/02 16:01:05     50s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:01:05     50s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:01:05     50s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:01:05     50s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:01:05     50s] [NR-eGR] ========================================
[01/02 16:01:05     50s] [NR-eGR] 
[01/02 16:01:05     50s] (I)       After initializing earlyGlobalRoute syMemory usage = 1301.1 MB
[01/02 16:01:05     50s] (I)       Loading and dumping file time : 0.03 seconds
[01/02 16:01:05     50s] (I)       ============= Initialization =============
[01/02 16:01:05     50s] (I)       numLocalWires=4410  numGlobalNetBranches=1423  numLocalNetBranches=840
[01/02 16:01:05     50s] (I)       totalPins=5266  totalGlobalPin=2347 (44.57%)
[01/02 16:01:05     50s] (I)       total 2D Cap : 2162292 = (880252 H, 1282040 V)
[01/02 16:01:05     50s] (I)       ============  Phase 1a Route ============
[01/02 16:01:05     50s] (I)       Phase 1a runs 0.01 seconds
[01/02 16:01:05     50s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[01/02 16:01:05     50s] (I)       Usage: 10795 = (4295 H, 6500 V) = (0.49% H, 0.51% V) = (1.443e+05um H, 2.184e+05um V)
[01/02 16:01:05     50s] (I)       
[01/02 16:01:05     50s] (I)       ============  Phase 1b Route ============
[01/02 16:01:05     50s] (I)       Usage: 10795 = (4295 H, 6500 V) = (0.49% H, 0.51% V) = (1.443e+05um H, 2.184e+05um V)
[01/02 16:01:05     50s] (I)       
[01/02 16:01:05     50s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[01/02 16:01:05     50s] 
[01/02 16:01:05     50s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:01:05     50s] Finished Early Global Route rough congestion estimation: mem = 1301.1M
[01/02 16:01:05     50s] earlyGlobalRoute rough estimation gcell size 6 row height
[01/02 16:01:05     50s] Congestion driven padding in post-place stage.
[01/02 16:01:06     51s] Congestion driven padding increases utilization from 0.003 to 0.003
[01/02 16:01:06     51s] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:01.0 mem = 1301.1M
[01/02 16:01:06     52s] Global placement CDP skipped at cutLevel 13.
[01/02 16:01:06     52s] Iteration 13: Total net bbox = 3.460e+05 (1.34e+05 2.12e+05)
[01/02 16:01:06     52s]               Est.  stn bbox = 4.060e+05 (1.57e+05 2.49e+05)
[01/02 16:01:06     52s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1301.1M
[01/02 16:01:06     52s] Iteration 14: Total net bbox = 3.460e+05 (1.34e+05 2.12e+05)
[01/02 16:01:06     52s]               Est.  stn bbox = 4.060e+05 (1.57e+05 2.49e+05)
[01/02 16:01:06     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1301.1M
[01/02 16:01:07     52s] Starting Early Global Route rough congestion estimation: mem = 1301.1M
[01/02 16:01:07     52s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[01/02 16:01:07     52s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[01/02 16:01:07     52s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[01/02 16:01:07     52s] (I)       Reading DB...
[01/02 16:01:07     52s] (I)       before initializing RouteDB syMemory usage = 1301.1 MB
[01/02 16:01:07     52s] (I)       congestionReportName   : 
[01/02 16:01:07     52s] (I)       layerRangeFor2DCongestion : 
[01/02 16:01:07     52s] (I)       buildTerm2TermWires    : 1
[01/02 16:01:07     52s] (I)       doTrackAssignment      : 1
[01/02 16:01:07     52s] (I)       dumpBookshelfFiles     : 0
[01/02 16:01:07     52s] (I)       numThreads             : 1
[01/02 16:01:07     52s] (I)       bufferingAwareRouting  : false
[01/02 16:01:07     52s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:01:07     52s] (I)       honorPin               : false
[01/02 16:01:07     52s] (I)       honorPinGuide          : true
[01/02 16:01:07     52s] (I)       honorPartition         : false
[01/02 16:01:07     52s] (I)       allowPartitionCrossover: false
[01/02 16:01:07     52s] (I)       honorSingleEntry       : true
[01/02 16:01:07     52s] (I)       honorSingleEntryStrong : true
[01/02 16:01:07     52s] (I)       handleViaSpacingRule   : false
[01/02 16:01:07     52s] (I)       handleEolSpacingRule   : false
[01/02 16:01:07     52s] (I)       PDConstraint           : none
[01/02 16:01:07     52s] (I)       expBetterNDRHandling   : false
[01/02 16:01:07     52s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:01:07     52s] (I)       routingEffortLevel     : 3
[01/02 16:01:07     52s] (I)       effortLevel            : standard
[01/02 16:01:07     52s] [NR-eGR] minRouteLayer          : 2
[01/02 16:01:07     52s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:01:07     52s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:01:07     52s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:01:07     52s] (I)       numRowsPerGCell        : 3
[01/02 16:01:07     52s] (I)       speedUpLargeDesign     : 0
[01/02 16:01:07     52s] (I)       multiThreadingTA       : 1
[01/02 16:01:07     52s] (I)       blkAwareLayerSwitching : 1
[01/02 16:01:07     52s] (I)       optimizationMode       : false
[01/02 16:01:07     52s] (I)       routeSecondPG          : false
[01/02 16:01:07     52s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:01:07     52s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:01:07     52s] (I)       punchThroughDistance   : 500.00
[01/02 16:01:07     52s] (I)       scenicBound            : 1.15
[01/02 16:01:07     52s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:01:07     52s] (I)       source-to-sink ratio   : 0.00
[01/02 16:01:07     52s] (I)       targetCongestionRatioH : 1.00
[01/02 16:01:07     52s] (I)       targetCongestionRatioV : 1.00
[01/02 16:01:07     52s] (I)       layerCongestionRatio   : 0.70
[01/02 16:01:07     52s] (I)       m1CongestionRatio      : 0.10
[01/02 16:01:07     52s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:01:07     52s] (I)       localRouteEffort       : 1.00
[01/02 16:01:07     52s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:01:07     52s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:01:07     52s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:01:07     52s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:01:07     52s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:01:07     52s] (I)       routeVias              : 
[01/02 16:01:07     52s] (I)       readTROption           : true
[01/02 16:01:07     52s] (I)       extraSpacingFactor     : 1.00
[01/02 16:01:07     52s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:01:07     52s] (I)       routeSelectedNetsOnly  : false
[01/02 16:01:07     52s] (I)       clkNetUseMaxDemand     : false
[01/02 16:01:07     52s] (I)       extraDemandForClocks   : 0
[01/02 16:01:07     52s] (I)       steinerRemoveLayers    : false
[01/02 16:01:07     52s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:01:07     52s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:01:07     52s] (I)       similarTopologyRoutingFast : false
[01/02 16:01:07     52s] (I)       spanningTreeRefinement : false
[01/02 16:01:07     52s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:01:07     52s] (I)       starting read tracks
[01/02 16:01:07     52s] (I)       build grid graph
[01/02 16:01:07     52s] (I)       build grid graph start
[01/02 16:01:07     52s] [NR-eGR] Layer1 has no routable track
[01/02 16:01:07     52s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:01:07     52s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:01:07     52s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:01:07     52s] (I)       build grid graph end
[01/02 16:01:07     52s] (I)       numViaLayers=4
[01/02 16:01:07     52s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:07     52s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:01:07     52s] (I)       Reading via VL for layer: 2 
[01/02 16:01:07     52s] (I)       end build via table
[01/02 16:01:07     52s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:01:07     52s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:01:07     52s] (I)       readDataFromPlaceDB
[01/02 16:01:07     52s] (I)       Read net information..
[01/02 16:01:07     52s] [NR-eGR] Read numTotalNets=1454  numIgnoredNets=0
[01/02 16:01:07     52s] (I)       Read testcase time = 0.000 seconds
[01/02 16:01:07     52s] 
[01/02 16:01:07     52s] (I)       read default dcut vias
[01/02 16:01:07     52s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:07     52s] (I)       Reading via V3 for layer: 1 
[01/02 16:01:07     52s] (I)       Reading via VL for layer: 2 
[01/02 16:01:07     52s] (I)       build grid graph start
[01/02 16:01:07     52s] (I)       build grid graph end
[01/02 16:01:07     52s] (I)       Model blockage into capacity
[01/02 16:01:07     52s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:01:07     53s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:01:07     53s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:01:07     53s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:01:07     53s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:01:07     53s] (I)       Modeling time = 0.040 seconds
[01/02 16:01:07     53s] 
[01/02 16:01:07     53s] (I)       Number of ignored nets = 0
[01/02 16:01:07     53s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:01:07     53s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:01:07     53s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:01:07     53s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:01:07     53s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:01:07     53s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:01:07     53s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:01:07     53s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:01:07     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:01:07     53s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:01:07     53s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1301.1 MB
[01/02 16:01:07     53s] (I)       Ndr track 0 does not exist
[01/02 16:01:07     53s] (I)       Layer1  viaCost=300.00
[01/02 16:01:07     53s] (I)       Layer2  viaCost=100.00
[01/02 16:01:07     53s] (I)       Layer3  viaCost=200.00
[01/02 16:01:07     53s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:01:07     53s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:01:07     53s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:01:07     53s] (I)       Site Width          :   560  (dbu)
[01/02 16:01:07     53s] (I)       Row Height          :  5600  (dbu)
[01/02 16:01:07     53s] (I)       GCell Width         : 16800  (dbu)
[01/02 16:01:07     53s] (I)       GCell Height        : 16800  (dbu)
[01/02 16:01:07     53s] (I)       grid                :   276   276     4
[01/02 16:01:07     53s] (I)       vertical capacity   :     0 16800     0 16800
[01/02 16:01:07     53s] (I)       horizontal capacity :     0     0 16800     0
[01/02 16:01:07     53s] (I)       Default wire width  :   230   280   280   440
[01/02 16:01:07     53s] (I)       Default wire space  :   230   280   280   460
[01/02 16:01:07     53s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:01:07     53s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:01:07     53s] (I)       Num tracks per GCell: 36.52 30.00 30.00 15.00
[01/02 16:01:07     53s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:01:07     53s] (I)       Num of masks        :     1     1     1     1
[01/02 16:01:07     53s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:01:07     53s] (I)       --------------------------------------------------------
[01/02 16:01:07     53s] 
[01/02 16:01:07     53s] [NR-eGR] ============ Routing rule table ============
[01/02 16:01:07     53s] [NR-eGR] Rule id 0. Nets 1454 
[01/02 16:01:07     53s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:01:07     53s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:01:07     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:01:07     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:01:07     53s] [NR-eGR] ========================================
[01/02 16:01:07     53s] [NR-eGR] 
[01/02 16:01:07     53s] (I)       After initializing earlyGlobalRoute syMemory usage = 1301.1 MB
[01/02 16:01:07     53s] (I)       Loading and dumping file time : 0.06 seconds
[01/02 16:01:07     53s] (I)       ============= Initialization =============
[01/02 16:01:07     53s] (I)       numLocalWires=3003  numGlobalNetBranches=1053  numLocalNetBranches=508
[01/02 16:01:07     53s] (I)       totalPins=5266  totalGlobalPin=3268 (62.06%)
[01/02 16:01:07     53s] (I)       total 2D Cap : 4335603 = (1764892 H, 2570711 V)
[01/02 16:01:07     53s] (I)       ============  Phase 1a Route ============
[01/02 16:01:07     53s] (I)       Phase 1a runs 0.00 seconds
[01/02 16:01:07     53s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=24
[01/02 16:01:07     53s] (I)       Usage: 21862 = (8890 H, 12972 V) = (0.50% H, 0.50% V) = (1.494e+05um H, 2.179e+05um V)
[01/02 16:01:07     53s] (I)       
[01/02 16:01:07     53s] (I)       ============  Phase 1b Route ============
[01/02 16:01:07     53s] (I)       Phase 1b runs 0.01 seconds
[01/02 16:01:07     53s] (I)       Usage: 21862 = (8890 H, 12972 V) = (0.50% H, 0.50% V) = (1.494e+05um H, 2.179e+05um V)
[01/02 16:01:07     53s] (I)       
[01/02 16:01:07     53s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[01/02 16:01:07     53s] 
[01/02 16:01:07     53s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:01:07     53s] Finished Early Global Route rough congestion estimation: mem = 1301.1M
[01/02 16:01:07     53s] earlyGlobalRoute rough estimation gcell size 3 row height
[01/02 16:01:07     53s] Congestion driven padding in post-place stage.
[01/02 16:01:08     54s] Congestion driven padding increases utilization from 0.003 to 0.003
[01/02 16:01:08     54s] Congestion driven padding runtime: cpu = 0:00:01.3 real = 0:00:01.0 mem = 1301.1M
[01/02 16:01:09     54s] Global placement CDP skipped at cutLevel 15.
[01/02 16:01:09     54s] Iteration 15: Total net bbox = 3.477e+05 (1.35e+05 2.13e+05)
[01/02 16:01:09     54s]               Est.  stn bbox = 4.079e+05 (1.58e+05 2.50e+05)
[01/02 16:01:09     54s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1301.1M
[01/02 16:01:09     54s] Iteration 16: Total net bbox = 3.477e+05 (1.35e+05 2.13e+05)
[01/02 16:01:09     54s]               Est.  stn bbox = 4.079e+05 (1.58e+05 2.50e+05)
[01/02 16:01:09     54s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1301.1M
[01/02 16:01:15     60s] Iteration 17: Total net bbox = 3.529e+05 (1.37e+05 2.16e+05)
[01/02 16:01:15     60s]               Est.  stn bbox = 4.136e+05 (1.61e+05 2.52e+05)
[01/02 16:01:15     60s]               cpu = 0:00:05.4 real = 0:00:06.0 mem = 1365.1M
[01/02 16:01:15     60s] Iteration 18: Total net bbox = 3.529e+05 (1.37e+05 2.16e+05)
[01/02 16:01:15     60s]               Est.  stn bbox = 4.136e+05 (1.61e+05 2.52e+05)
[01/02 16:01:15     60s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[01/02 16:01:15     60s] *** cost = 3.529e+05 (1.37e+05 2.16e+05) (cpu for global=0:00:16.4) real=0:00:18.0***
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address115 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[15]19 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address114 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[14]18 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address113 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[13]17 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address112 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[12]16 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address111 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[11]15 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address110 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[10]14 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address19 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[9]13 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address18 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[8]12 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address17 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[7]11 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address16 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[6]10 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[01/02 16:01:15     60s] To increase the message display limit, refer to the product command reference manual.
[01/02 16:01:15     60s] Solver runtime cpu: 0:00:04.7 real: 0:00:04.7
[01/02 16:01:15     60s] Core Placement runtime cpu: 0:00:13.5 real: 0:00:13.0
[01/02 16:01:15     60s] <CMD> scanReorder
[01/02 16:01:15     60s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/02 16:01:15     60s] Type 'man IMPSP-9025' for more detail.
[01/02 16:01:15     60s] #spOpts: mergeVia=F 
[01/02 16:01:15     60s] Core basic site is CoreSite
[01/02 16:01:15     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:01:15     60s] Mark StBox On SiteArr starts
[01/02 16:01:15     60s] Mark StBox On SiteArr ends
[01/02 16:01:15     60s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1365.1MB).
[01/02 16:01:15     60s] *** Starting refinePlace (0:01:01 mem=1365.1M) ***
[01/02 16:01:15     60s] Total net bbox length = 3.530e+05 (1.373e+05 2.157e+05) (ext = 3.148e+04)
[01/02 16:01:15     60s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:01:15     60s] Starting refinePlace ...
[01/02 16:01:15     60s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:01:15     60s] Density distribution unevenness ratio = 97.497%
[01/02 16:01:15     60s]   Spread Effort: high, standalone mode, useDDP on.
[01/02 16:01:15     60s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1365.1MB) @(0:01:01 - 0:01:01).
[01/02 16:01:15     60s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:01:15     60s] wireLenOptFixPriorityInst 0 inst fixed
[01/02 16:01:15     60s] Placement tweakage begins.
[01/02 16:01:15     60s] wire length = 3.781e+05
[01/02 16:01:15     60s] wire length = 3.756e+05
[01/02 16:01:15     60s] Placement tweakage ends.
[01/02 16:01:15     60s] Move report: tweak moves 157 insts, mean move: 16.24 um, max move: 144.34 um
[01/02 16:01:15     60s] 	Max move on inst (g22243): (1670.20, 4300.40) --> (1814.55, 4300.40)
[01/02 16:01:15     60s] Move report: legalization moves 1431 insts, mean move: 3.14 um, max move: 11.13 um
[01/02 16:01:15     60s] 	Max move on inst (aluContol_ALUOp_reg[0]): (1311.15, 2889.11) --> (1311.12, 2878.00)
[01/02 16:01:15     60s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1365.1MB) @(0:01:01 - 0:01:01).
[01/02 16:01:15     60s] Move report: Detail placement moves 1431 insts, mean move: 4.63 um, max move: 143.80 um
[01/02 16:01:15     60s] 	Max move on inst (g22243): (1670.20, 4300.40) --> (1814.00, 4300.40)
[01/02 16:01:15     60s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1365.1MB
[01/02 16:01:15     60s] Statistics of distance of Instance movement in refine placement:
[01/02 16:01:15     60s]   maximum (X+Y) =       143.80 um
[01/02 16:01:15     60s]   inst (g22243) with max move: (1670.2, 4300.4) -> (1814, 4300.4)
[01/02 16:01:15     60s]   mean    (X+Y) =         4.63 um
[01/02 16:01:15     60s] Total instances flipped for WireLenOpt: 101
[01/02 16:01:15     60s] Summary Report:
[01/02 16:01:15     60s] Instances move: 1431 (out of 1431 movable)
[01/02 16:01:15     60s] Instances flipped: 0
[01/02 16:01:15     60s] Mean displacement: 4.63 um
[01/02 16:01:15     60s] Max displacement: 143.80 um (Instance: g22243) (1670.2, 4300.4) -> (1814, 4300.4)
[01/02 16:01:15     60s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: inv0d0
[01/02 16:01:15     60s] Total instances moved : 1431
[01/02 16:01:15     60s] Total net bbox length = 3.507e+05 (1.348e+05 2.159e+05) (ext = 3.177e+04)
[01/02 16:01:15     60s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1365.1MB
[01/02 16:01:15     60s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1365.1MB) @(0:01:01 - 0:01:01).
[01/02 16:01:15     60s] *** Finished refinePlace (0:01:01 mem=1365.1M) ***
[01/02 16:01:15     60s] *** End of Placement (cpu=0:00:17.7, real=0:00:19.0, mem=1365.1M) ***
[01/02 16:01:15     60s] #spOpts: mergeVia=F 
[01/02 16:01:15     60s] Core basic site is CoreSite
[01/02 16:01:15     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:01:15     60s] Mark StBox On SiteArr starts
[01/02 16:01:15     60s] Mark StBox On SiteArr ends
[01/02 16:01:15     60s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:01:15     60s] Density distribution unevenness ratio = 97.517%
[01/02 16:01:15     60s] <CMD> setDelayCalMode -engine aae
[01/02 16:01:15     60s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[01/02 16:01:15     60s] <CMD> get_ccopt_clock_trees *
[01/02 16:01:15     60s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[01/02 16:01:15     60s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[01/02 16:01:15     60s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[01/02 16:01:15     60s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[01/02 16:01:15     60s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[01/02 16:01:15     60s] <CMD> setPlaceMode -reset -improveWithPsp
[01/02 16:01:15     60s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[01/02 16:01:15     60s] <CMD> getPlaceMode -congRepair -quiet
[01/02 16:01:15     60s] <CMD> getPlaceMode -fp -quiet
[01/02 16:01:15     60s] <CMD> getPlaceMode -congEffort -quiet
[01/02 16:01:15     60s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[01/02 16:01:15     60s] <CMD> getPlaceMode -user -congRepairMaxIter
[01/02 16:01:15     60s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[01/02 16:01:15     60s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[01/02 16:01:15     60s] <CMD> getPlaceMode -quiet -congEffort
[01/02 16:01:15     60s] <CMD> setPlaceMode -congRepairMaxIter 1
[01/02 16:01:15     60s] <CMD> getDesignMode -quiet -congEffort
[01/02 16:01:15     60s] <CMD> getPlaceMode -quickCTS -quiet
[01/02 16:01:15     60s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[01/02 16:01:15     60s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[01/02 16:01:15     60s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[01/02 16:01:15     60s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[01/02 16:01:15     60s] <CMD> um::enable_metric
[01/02 16:01:15     60s] <CMD> congRepair
[01/02 16:01:15     60s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:01:15     60s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:01:15     60s] Starting congestion repair ...
[01/02 16:01:15     60s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[01/02 16:01:15     60s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:01:15     60s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:01:15     60s] Starting Early Global Route congestion estimation: mem = 1365.1M
[01/02 16:01:15     60s] (I)       Reading DB...
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address115 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[15]19 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address114 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[14]18 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address113 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[13]17 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address112 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[12]16 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address111 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[11]15 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address110 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[10]14 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address19 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[9]13 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address18 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[8]12 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address17 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[7]11 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin CIN of instance address16 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[6]10 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:15     60s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[01/02 16:01:15     60s] To increase the message display limit, refer to the product command reference manual.
[01/02 16:01:15     60s] (I)       before initializing RouteDB syMemory usage = 1365.1 MB
[01/02 16:01:15     60s] (I)       congestionReportName   : 
[01/02 16:01:15     60s] (I)       layerRangeFor2DCongestion : 
[01/02 16:01:15     60s] (I)       buildTerm2TermWires    : 1
[01/02 16:01:15     60s] (I)       doTrackAssignment      : 1
[01/02 16:01:15     60s] (I)       dumpBookshelfFiles     : 0
[01/02 16:01:15     60s] (I)       numThreads             : 1
[01/02 16:01:15     60s] (I)       bufferingAwareRouting  : false
[01/02 16:01:15     60s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:01:15     60s] (I)       honorPin               : false
[01/02 16:01:15     60s] (I)       honorPinGuide          : true
[01/02 16:01:15     60s] (I)       honorPartition         : false
[01/02 16:01:15     60s] (I)       allowPartitionCrossover: false
[01/02 16:01:15     60s] (I)       honorSingleEntry       : true
[01/02 16:01:15     60s] (I)       honorSingleEntryStrong : true
[01/02 16:01:15     60s] (I)       handleViaSpacingRule   : false
[01/02 16:01:15     60s] (I)       handleEolSpacingRule   : false
[01/02 16:01:15     60s] (I)       PDConstraint           : none
[01/02 16:01:15     60s] (I)       expBetterNDRHandling   : false
[01/02 16:01:15     60s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:01:15     60s] (I)       routingEffortLevel     : 3
[01/02 16:01:15     60s] (I)       effortLevel            : standard
[01/02 16:01:15     60s] [NR-eGR] minRouteLayer          : 2
[01/02 16:01:15     60s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:01:15     60s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:01:15     60s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:01:15     60s] (I)       numRowsPerGCell        : 1
[01/02 16:01:15     60s] (I)       speedUpLargeDesign     : 0
[01/02 16:01:15     60s] (I)       multiThreadingTA       : 1
[01/02 16:01:15     60s] (I)       blkAwareLayerSwitching : 1
[01/02 16:01:15     60s] (I)       optimizationMode       : false
[01/02 16:01:15     60s] (I)       routeSecondPG          : false
[01/02 16:01:15     60s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:01:15     60s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:01:15     60s] (I)       punchThroughDistance   : 500.00
[01/02 16:01:15     60s] (I)       scenicBound            : 1.15
[01/02 16:01:15     60s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:01:15     60s] (I)       source-to-sink ratio   : 0.00
[01/02 16:01:15     60s] (I)       targetCongestionRatioH : 1.00
[01/02 16:01:15     60s] (I)       targetCongestionRatioV : 1.00
[01/02 16:01:15     60s] (I)       layerCongestionRatio   : 0.70
[01/02 16:01:15     60s] (I)       m1CongestionRatio      : 0.10
[01/02 16:01:15     60s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:01:15     60s] (I)       localRouteEffort       : 1.00
[01/02 16:01:15     60s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:01:15     60s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:01:15     60s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:01:15     60s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:01:15     60s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:01:15     60s] (I)       routeVias              : 
[01/02 16:01:15     60s] (I)       readTROption           : true
[01/02 16:01:15     60s] (I)       extraSpacingFactor     : 1.00
[01/02 16:01:15     60s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:01:15     60s] (I)       routeSelectedNetsOnly  : false
[01/02 16:01:15     60s] (I)       clkNetUseMaxDemand     : false
[01/02 16:01:15     60s] (I)       extraDemandForClocks   : 0
[01/02 16:01:15     60s] (I)       steinerRemoveLayers    : false
[01/02 16:01:15     60s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:01:15     60s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:01:15     60s] (I)       similarTopologyRoutingFast : false
[01/02 16:01:15     60s] (I)       spanningTreeRefinement : false
[01/02 16:01:15     60s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:01:15     60s] (I)       starting read tracks
[01/02 16:01:15     60s] (I)       build grid graph
[01/02 16:01:15     60s] (I)       build grid graph start
[01/02 16:01:15     60s] [NR-eGR] Layer1 has no routable track
[01/02 16:01:15     60s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:01:15     60s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:01:15     60s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:01:15     60s] (I)       build grid graph end
[01/02 16:01:15     60s] (I)       numViaLayers=4
[01/02 16:01:15     60s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:15     60s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:01:15     60s] (I)       Reading via VL for layer: 2 
[01/02 16:01:15     60s] (I)       end build via table
[01/02 16:01:15     60s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:01:15     60s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:01:15     60s] (I)       readDataFromPlaceDB
[01/02 16:01:15     60s] (I)       Read net information..
[01/02 16:01:15     60s] [NR-eGR] Read numTotalNets=1454  numIgnoredNets=0
[01/02 16:01:15     60s] (I)       Read testcase time = 0.000 seconds
[01/02 16:01:15     60s] 
[01/02 16:01:15     60s] (I)       read default dcut vias
[01/02 16:01:15     60s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:15     60s] (I)       Reading via V3 for layer: 1 
[01/02 16:01:15     60s] (I)       Reading via VL for layer: 2 
[01/02 16:01:15     60s] (I)       build grid graph start
[01/02 16:01:15     60s] (I)       build grid graph end
[01/02 16:01:15     60s] (I)       Model blockage into capacity
[01/02 16:01:15     60s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:01:15     61s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:01:15     61s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:01:15     61s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:01:15     61s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:01:15     61s] (I)       Modeling time = 0.120 seconds
[01/02 16:01:15     61s] 
[01/02 16:01:15     61s] (I)       Number of ignored nets = 0
[01/02 16:01:15     61s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:01:15     61s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:01:15     61s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:01:15     61s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:01:15     61s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:01:15     61s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:01:15     61s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:01:15     61s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:01:15     61s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:01:15     61s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:01:15     61s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1365.1 MB
[01/02 16:01:15     61s] (I)       Ndr track 0 does not exist
[01/02 16:01:15     61s] (I)       Layer1  viaCost=300.00
[01/02 16:01:15     61s] (I)       Layer2  viaCost=100.00
[01/02 16:01:15     61s] (I)       Layer3  viaCost=200.00
[01/02 16:01:15     61s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:01:15     61s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:01:15     61s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:01:15     61s] (I)       Site Width          :   560  (dbu)
[01/02 16:01:15     61s] (I)       Row Height          :  5600  (dbu)
[01/02 16:01:15     61s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:01:15     61s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:01:15     61s] (I)       grid                :   828   828     4
[01/02 16:01:15     61s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:01:15     61s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:01:15     61s] (I)       Default wire width  :   230   280   280   440
[01/02 16:01:15     61s] (I)       Default wire space  :   230   280   280   460
[01/02 16:01:15     61s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:01:15     61s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:01:15     61s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:01:15     61s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:01:15     61s] (I)       Num of masks        :     1     1     1     1
[01/02 16:01:15     61s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:01:15     61s] (I)       --------------------------------------------------------
[01/02 16:01:15     61s] 
[01/02 16:01:15     61s] [NR-eGR] ============ Routing rule table ============
[01/02 16:01:15     61s] [NR-eGR] Rule id 0. Nets 1454 
[01/02 16:01:15     61s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:01:15     61s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:01:15     61s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:01:15     61s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:01:15     61s] [NR-eGR] ========================================
[01/02 16:01:15     61s] [NR-eGR] 
[01/02 16:01:15     61s] (I)       After initializing earlyGlobalRoute syMemory usage = 1365.1 MB
[01/02 16:01:15     61s] (I)       Loading and dumping file time : 0.17 seconds
[01/02 16:01:15     61s] (I)       ============= Initialization =============
[01/02 16:01:15     61s] (I)       totalPins=5344  totalGlobalPin=5130 (96.00%)
[01/02 16:01:15     61s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:01:15     61s] [NR-eGR] Layer group 1: route 1454 net(s) in layer range [2, 4]
[01/02 16:01:15     61s] (I)       ============  Phase 1a Route ============
[01/02 16:01:15     61s] (I)       Phase 1a runs 0.01 seconds
[01/02 16:01:15     61s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[01/02 16:01:15     61s] (I)       Usage: 66312 = (26616 H, 39696 V) = (0.50% H, 0.51% V) = (1.490e+05um H, 2.223e+05um V)
[01/02 16:01:15     61s] (I)       
[01/02 16:01:15     61s] (I)       ============  Phase 1b Route ============
[01/02 16:01:15     61s] (I)       Phase 1b runs 0.00 seconds
[01/02 16:01:15     61s] (I)       Usage: 66312 = (26616 H, 39696 V) = (0.50% H, 0.51% V) = (1.490e+05um H, 2.223e+05um V)
[01/02 16:01:15     61s] (I)       
[01/02 16:01:15     61s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.713472e+05um
[01/02 16:01:15     61s] (I)       ============  Phase 1c Route ============
[01/02 16:01:15     61s] (I)       Level2 Grid: 166 x 166
[01/02 16:01:15     61s] (I)       Phase 1c runs 0.02 seconds
[01/02 16:01:15     61s] (I)       Usage: 66316 = (26616 H, 39700 V) = (0.50% H, 0.51% V) = (1.490e+05um H, 2.223e+05um V)
[01/02 16:01:15     61s] (I)       
[01/02 16:01:15     61s] (I)       ============  Phase 1d Route ============
[01/02 16:01:15     61s] (I)       Phase 1d runs 0.00 seconds
[01/02 16:01:15     61s] (I)       Usage: 66318 = (26616 H, 39702 V) = (0.50% H, 0.51% V) = (1.490e+05um H, 2.223e+05um V)
[01/02 16:01:15     61s] (I)       
[01/02 16:01:15     61s] (I)       ============  Phase 1e Route ============
[01/02 16:01:15     61s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:01:15     61s] (I)       Usage: 66318 = (26616 H, 39702 V) = (0.50% H, 0.51% V) = (1.490e+05um H, 2.223e+05um V)
[01/02 16:01:15     61s] (I)       
[01/02 16:01:15     61s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.713808e+05um
[01/02 16:01:15     61s] [NR-eGR] 
[01/02 16:01:15     61s] (I)       ============  Phase 1l Route ============
[01/02 16:01:15     61s] (I)       Phase 1l runs 0.01 seconds
[01/02 16:01:15     61s] (I)       
[01/02 16:01:15     61s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:01:15     61s] [NR-eGR]                OverCon            
[01/02 16:01:15     61s] [NR-eGR]                 #Gcell     %Gcell
[01/02 16:01:15     61s] [NR-eGR] Layer              (1)    OverCon 
[01/02 16:01:15     61s] [NR-eGR] ------------------------------------
[01/02 16:01:15     61s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[01/02 16:01:15     61s] [NR-eGR] Layer2       1( 0.00%)   ( 0.00%) 
[01/02 16:01:15     61s] [NR-eGR] Layer3       1( 0.00%)   ( 0.00%) 
[01/02 16:01:15     61s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[01/02 16:01:15     61s] [NR-eGR] ------------------------------------
[01/02 16:01:15     61s] [NR-eGR] Total        2( 0.00%)   ( 0.00%) 
[01/02 16:01:15     61s] [NR-eGR] 
[01/02 16:01:15     61s] (I)       Total Global Routing Runtime: 0.18 seconds
[01/02 16:01:16     61s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:01:16     61s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:01:16     61s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:01:16     61s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 1365.1M
[01/02 16:01:16     61s] [hotspot] +------------+---------------+---------------+
[01/02 16:01:16     61s] [hotspot] |            |   max hotspot | total hotspot |
[01/02 16:01:16     61s] [hotspot] +------------+---------------+---------------+
[01/02 16:01:16     61s] [hotspot] | normalized |          0.00 |          0.00 |
[01/02 16:01:16     61s] [hotspot] +------------+---------------+---------------+
[01/02 16:01:16     61s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/02 16:01:16     61s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/02 16:01:16     61s] Skipped repairing congestion.
[01/02 16:01:16     61s] Starting Early Global Route wiring: mem = 1365.1M
[01/02 16:01:16     61s] (I)       ============= track Assignment ============
[01/02 16:01:16     61s] (I)       extract Global 3D Wires
[01/02 16:01:16     61s] (I)       Extract Global WL : time=0.00
[01/02 16:01:16     61s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:01:16     61s] (I)       Initialization real time=0.00 seconds
[01/02 16:01:16     61s] (I)       Run Multi-thread track assignment
[01/02 16:01:16     61s] (I)       merging nets...
[01/02 16:01:16     61s] (I)       merging nets done
[01/02 16:01:16     61s] (I)       Kernel real time=0.07 seconds
[01/02 16:01:16     61s] (I)       End Greedy Track Assignment
[01/02 16:01:16     61s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:01:16     61s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 5236
[01/02 16:01:16     61s] [NR-eGR] Layer2(M2)(V) length: 2.205257e+05um, number of vias: 8186
[01/02 16:01:16     61s] [NR-eGR] Layer3(M3)(H) length: 1.498758e+05um, number of vias: 140
[01/02 16:01:16     61s] [NR-eGR] Layer4(TOP_M)(V) length: 3.530799e+03um, number of vias: 0
[01/02 16:01:16     61s] [NR-eGR] Total length: 3.739323e+05um, number of vias: 13562
[01/02 16:01:16     61s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:01:16     61s] [NR-eGR] Total clock nets wire length: 1.841424e+04um 
[01/02 16:01:16     61s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:01:16     61s] Early Global Route wiring runtime: 0.08 seconds, mem = 1365.1M
[01/02 16:01:16     61s] End of congRepair (cpu=0:00:00.5, real=0:00:01.0)
[01/02 16:01:16     61s] <CMD> um::enable_metric
[01/02 16:01:16     61s] <CMD> um::enable_metric
[01/02 16:01:16     61s] <CMD> um::enable_metric
[01/02 16:01:16     61s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[01/02 16:01:16     61s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[01/02 16:01:16     61s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[01/02 16:01:16     61s] <CMD> setPlaceMode -reset -congRepairMaxIter
[01/02 16:01:16     61s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[01/02 16:01:16     61s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[01/02 16:01:16     61s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[01/02 16:01:16     61s] *** Finishing placeDesign default flow ***
[01/02 16:01:16     61s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[01/02 16:01:16     61s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/02 16:01:16     61s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[01/02 16:01:16     61s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[01/02 16:01:16     61s] **placeDesign ... cpu = 0: 0:19, real = 0: 0:20, mem = 1206.7M **
[01/02 16:01:16     61s] <CMD> getPlaceMode -trimView -quiet
[01/02 16:01:16     61s] <CMD> getOptMode -quiet -viewOptPolishing
[01/02 16:01:16     61s] <CMD> getOptMode -quiet -fastViewOpt
[01/02 16:01:16     61s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[01/02 16:01:16     61s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[01/02 16:01:16     61s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/02 16:01:16     61s] <CMD> setExtractRCMode -engine preRoute
[01/02 16:01:16     61s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[01/02 16:01:16     61s] <CMD> setPlaceMode -reset -ignoreScan
[01/02 16:01:16     61s] <CMD> setPlaceMode -reset -repairPlace
[01/02 16:01:16     61s] <CMD> getPlaceMode -macroPlaceMode -quiet
[01/02 16:01:16     61s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/02 16:01:16     61s] <CMD> getPlaceMode -enableDistPlace -quiet
[01/02 16:01:16     61s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[01/02 16:01:16     61s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[01/02 16:01:16     61s] <CMD> getPlaceMode -enableDistPlace -quiet
[01/02 16:01:16     61s] <CMD> setPlaceMode -reset -expHiddenFastMode
[01/02 16:01:16     61s] <CMD> getPlaceMode -tcg2Pass -quiet
[01/02 16:01:16     61s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[01/02 16:01:16     61s] <CMD> getPlaceMode -fp -quiet
[01/02 16:01:16     61s] <CMD> getPlaceMode -fastfp -quiet
[01/02 16:01:16     61s] <CMD> getPlaceMode -doRPlace -quiet
[01/02 16:01:16     61s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[01/02 16:01:16     61s] <CMD> getPlaceMode -quickCTS -quiet
[01/02 16:01:16     61s] <CMD> set spgFlowInInitialPlace 0
[01/02 16:01:16     61s] <CMD> getPlaceMode -user -maxRouteLayer
[01/02 16:01:16     61s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[01/02 16:01:16     61s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[01/02 16:01:16     61s] <CMD> getDesignMode -quiet -flowEffort
[01/02 16:01:16     61s] <CMD> report_message -end_cmd
[01/02 16:01:16     61s] 
[01/02 16:01:16     61s] *** Summary of all messages that are not suppressed in this session:
[01/02 16:01:16     61s] Severity  ID               Count  Summary                                  
[01/02 16:01:16     61s] WARNING   IMPDB-2078         480  Output pin %s of instance %s is connecte...
[01/02 16:01:16     61s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[01/02 16:01:16     61s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[01/02 16:01:16     61s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/02 16:01:16     61s] *** Message Summary: 483 warning(s), 0 error(s)
[01/02 16:01:16     61s] 
[01/02 16:01:16     61s] <CMD> um::create_snapshot -name final -auto min
[01/02 16:01:16     61s] <CMD> um::pop_snapshot_stack
[01/02 16:01:16     61s] <CMD> um::create_snapshot -name place_design
[01/02 16:01:16     61s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/02 16:01:27     62s] <CMD> setDelayCalMode -siAware false
[01/02 16:01:35     62s] <CMD> timeDesign -preCTS
[01/02 16:01:35     62s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/02 16:01:35     62s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/02 16:01:35     62s] Start to check current routing status for nets...
[01/02 16:01:35     62s] All nets are already routed correctly.
[01/02 16:01:35     62s] End to check current routing status for nets (mem=1206.7M)
[01/02 16:01:35     62s] Extraction called for design 'cpu' of instances=2475 and nets=1673 using extraction engine 'preRoute' .
[01/02 16:01:35     62s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:01:35     62s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:01:35     62s] PreRoute RC Extraction called for design cpu.
[01/02 16:01:35     62s] RC Extraction called in multi-corner(1) mode.
[01/02 16:01:35     62s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:01:35     62s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:01:35     62s] RCMode: PreRoute
[01/02 16:01:35     62s]       RC Corner Indexes            0   
[01/02 16:01:35     62s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:01:35     62s] Resistance Scaling Factor    : 1.00000 
[01/02 16:01:35     62s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:01:35     62s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:01:35     62s] Shrink Factor                : 1.00000
[01/02 16:01:35     62s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:01:35     62s] Updating RC grid for preRoute extraction ...
[01/02 16:01:35     62s] Initializing multi-corner resistance tables ...
[01/02 16:01:35     62s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1206.727M)
[01/02 16:01:35     62s] Effort level <high> specified for reg2reg path_group
[01/02 16:01:35     63s] #################################################################################
[01/02 16:01:35     63s] # Design Stage: PreRoute
[01/02 16:01:35     63s] # Design Name: cpu
[01/02 16:01:35     63s] # Design Mode: 90nm
[01/02 16:01:35     63s] # Analysis Mode: MMMC Non-OCV 
[01/02 16:01:35     63s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:01:35     63s] # Signoff Settings: SI Off 
[01/02 16:01:35     63s] #################################################################################
[01/02 16:01:35     63s] Calculate delays in BcWc mode...
[01/02 16:01:35     63s] Topological Sorting (REAL = 0:00:00.0, MEM = 1225.5M, InitMEM = 1225.5M)
[01/02 16:01:35     63s] Start delay calculation (fullDC) (1 T). (MEM=1225.54)
[01/02 16:01:35     63s] End AAE Lib Interpolated Model. (MEM=1241.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:01:35     63s] Total number of fetched objects 1488
[01/02 16:01:35     63s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:01:35     63s] End delay calculation. (MEM=1324.44 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:01:35     63s] End delay calculation (fullDC). (MEM=1324.44 CPU=0:00:00.4 REAL=0:00:00.0)
[01/02 16:01:35     63s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1324.4M) ***
[01/02 16:01:35     63s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:04 mem=1324.4M)
[01/02 16:01:36     63s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -11.634 | -11.634 | -6.452  |
|           TNS (ns):|-216.413 |-216.413 |-101.370 |
|    Violating Paths:|   36    |   36    |   20    |
|          All Paths:|   345   |   293   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     52 (52)      |   -0.989   |     55 (55)      |
|   max_tran     |    104 (104)     |  -11.898   |    115 (115)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.275%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[01/02 16:01:36     63s] Total CPU time: 0.85 sec
[01/02 16:01:36     63s] Total Real time: 1.0 sec
[01/02 16:01:36     63s] Total Memory Usage: 1257.664062 Mbytes
[01/02 16:01:44     64s] <CMD> report_timing 
[01/02 16:01:55     65s] <CMD> optDesign -preCTS
[01/02 16:01:55     65s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/02 16:01:55     65s] #spOpts: mergeVia=F 
[01/02 16:01:55     65s] Core basic site is CoreSite
[01/02 16:01:55     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:01:55     65s] Mark StBox On SiteArr starts
[01/02 16:01:55     65s] Mark StBox On SiteArr ends
[01/02 16:01:55     65s] #spOpts: mergeVia=F 
[01/02 16:01:55     65s] GigaOpt running with 1 threads.
[01/02 16:01:55     65s] Info: 1 threads available for lower-level modules during optimization.
[01/02 16:01:55     65s] #spOpts: mergeVia=F 
[01/02 16:01:55     65s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1259.7MB).
[01/02 16:01:55     65s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:01:55     65s] Summary for sequential cells identification: 
[01/02 16:01:55     65s]   Identified SBFF number: 114
[01/02 16:01:55     65s]   Identified MBFF number: 0
[01/02 16:01:55     65s]   Identified SB Latch number: 0
[01/02 16:01:55     65s]   Identified MB Latch number: 0
[01/02 16:01:55     65s]   Not identified SBFF number: 6
[01/02 16:01:55     65s]   Not identified MBFF number: 0
[01/02 16:01:55     65s]   Not identified SB Latch number: 0
[01/02 16:01:55     65s]   Not identified MB Latch number: 0
[01/02 16:01:55     65s]   Number of sequential cells which are not FFs: 83
[01/02 16:01:55     65s] Creating Cell Server, finished. 
[01/02 16:01:55     65s] 
[01/02 16:01:55     65s] 
[01/02 16:01:55     65s] Creating Lib Analyzer ...
[01/02 16:01:55     65s]  Visiting view : my_analysis_view_setup
[01/02 16:01:55     65s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:01:55     65s]  Visiting view : my_analysis_view_hold
[01/02 16:01:55     65s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:01:55     65s]  Setting StdDelay to 50.60
[01/02 16:01:55     65s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:01:55     65s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[01/02 16:01:55     65s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:01:55     65s] 
[01/02 16:01:56     66s] Creating Lib Analyzer, finished. 
[01/02 16:01:56     66s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1074.1M, totSessionCpu=0:01:06 **
[01/02 16:01:56     66s] Added -handlePreroute to trialRouteMode
[01/02 16:01:56     66s] *** optDesign -preCTS ***
[01/02 16:01:56     66s] DRC Margin: user margin 0.0; extra margin 0.2
[01/02 16:01:56     66s] Setup Target Slack: user slack 0; extra slack 0.1
[01/02 16:01:56     66s] Hold Target Slack: user slack 0
[01/02 16:01:56     66s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/02 16:01:56     66s] Deleting Cell Server ...
[01/02 16:01:56     66s] Deleting Lib Analyzer.
[01/02 16:01:56     66s] Multi-VT timing optimization disabled based on library information.
[01/02 16:01:56     66s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:01:56     66s] Summary for sequential cells identification: 
[01/02 16:01:56     66s]   Identified SBFF number: 114
[01/02 16:01:56     66s]   Identified MBFF number: 0
[01/02 16:01:56     66s]   Identified SB Latch number: 0
[01/02 16:01:56     66s]   Identified MB Latch number: 0
[01/02 16:01:56     66s]   Not identified SBFF number: 6
[01/02 16:01:56     66s]   Not identified MBFF number: 0
[01/02 16:01:56     66s]   Not identified SB Latch number: 0
[01/02 16:01:56     66s]   Not identified MB Latch number: 0
[01/02 16:01:56     66s]   Number of sequential cells which are not FFs: 83
[01/02 16:01:56     66s] Creating Cell Server, finished. 
[01/02 16:01:56     66s] 
[01/02 16:01:56     66s]  Visiting view : my_analysis_view_setup
[01/02 16:01:56     66s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:01:56     66s]  Visiting view : my_analysis_view_hold
[01/02 16:01:56     66s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:01:56     66s]  Setting StdDelay to 50.60
[01/02 16:01:56     66s] Deleting Cell Server ...
[01/02 16:01:56     66s] Start to check current routing status for nets...
[01/02 16:01:56     66s] All nets are already routed correctly.
[01/02 16:01:56     66s] End to check current routing status for nets (mem=1266.7M)
[01/02 16:01:57     66s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -11.634 |
|           TNS (ns):|-216.413 |
|    Violating Paths:|   36    |
|          All Paths:|   345   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     52 (52)      |   -0.989   |     55 (55)      |
|   max_tran     |    104 (104)     |  -11.898   |    115 (115)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.275%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1071.5M, totSessionCpu=0:01:07 **
[01/02 16:01:57     66s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/02 16:01:57     66s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:01:57     66s] ### Creating PhyDesignMc. totSessionCpu=0:01:07 mem=1258.1M
[01/02 16:01:57     66s] #spOpts: mergeVia=F 
[01/02 16:01:57     66s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1258.1MB).
[01/02 16:01:57     66s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:07 mem=1258.1M
[01/02 16:01:57     66s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:01:57     66s] ### Creating PhyDesignMc. totSessionCpu=0:01:07 mem=1258.1M
[01/02 16:01:57     66s] #spOpts: mergeVia=F 
[01/02 16:01:57     66s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1258.1MB).
[01/02 16:01:57     66s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:07 mem=1258.1M
[01/02 16:01:57     66s] *** Starting optimizing excluded clock nets MEM= 1258.1M) ***
[01/02 16:01:57     66s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1258.1M) ***
[01/02 16:01:57     66s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:01:57     66s] Summary for sequential cells identification: 
[01/02 16:01:57     66s]   Identified SBFF number: 114
[01/02 16:01:57     66s]   Identified MBFF number: 0
[01/02 16:01:57     66s]   Identified SB Latch number: 0
[01/02 16:01:57     66s]   Identified MB Latch number: 0
[01/02 16:01:57     66s]   Not identified SBFF number: 6
[01/02 16:01:57     66s]   Not identified MBFF number: 0
[01/02 16:01:57     66s]   Not identified SB Latch number: 0
[01/02 16:01:57     66s]   Not identified MB Latch number: 0
[01/02 16:01:57     66s]   Number of sequential cells which are not FFs: 83
[01/02 16:01:57     66s] Creating Cell Server, finished. 
[01/02 16:01:57     66s] 
[01/02 16:01:57     66s]  Visiting view : my_analysis_view_setup
[01/02 16:01:57     66s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:01:57     66s]  Visiting view : my_analysis_view_hold
[01/02 16:01:57     66s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:01:57     66s]  Setting StdDelay to 50.60
[01/02 16:01:57     66s] The useful skew maximum allowed delay is: 0.3
[01/02 16:01:57     66s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:01:57     66s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:01:57     66s] Info: 53 io nets excluded
[01/02 16:01:57     66s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:01:57     66s] ### Creating LA Mngr. totSessionCpu=0:01:07 mem=1260.1M
[01/02 16:01:58     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1264.1M
[01/02 16:01:58     67s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:01:58     67s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=1272.1M
[01/02 16:01:58     67s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1272.1MB).
[01/02 16:01:58     67s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=1272.1M
[01/02 16:01:58     67s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1272.1M
[01/02 16:01:58     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1272.1M
[01/02 16:01:58     67s] 
[01/02 16:01:58     67s] Footprint cell infomation for calculating maxBufDist
[01/02 16:01:58     67s] *info: There are 13 candidate Buffer cells
[01/02 16:01:58     67s] *info: There are 11 candidate Inverter cells
[01/02 16:01:58     67s] 
[01/02 16:01:58     68s] 
[01/02 16:01:58     68s] Creating Lib Analyzer ...
[01/02 16:01:58     68s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:01:58     68s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/02 16:01:58     68s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:01:58     68s] 
[01/02 16:01:59     69s] Creating Lib Analyzer, finished. 
[01/02 16:01:59     69s] 
[01/02 16:01:59     69s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/02 16:01:59     69s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=1337.8M
[01/02 16:01:59     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=1337.8M
[01/02 16:01:59     69s] 
[01/02 16:01:59     69s] Netlist preparation processing... 
[01/02 16:01:59     69s] Removed 321 instances
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: reset is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: readM11 is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: readM21 is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: writeM21 is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: is_halted1 is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[0] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[1] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[2] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[3] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[4] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[5] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[6] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[7] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[8] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[9] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[10] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[11] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[12] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[13] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (IMPOPT-7098):	WARNING: datax[14] is an undriven net with 1 fanouts.
[01/02 16:01:59     69s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[01/02 16:01:59     69s] To increase the message display limit, refer to the product command reference manual.
[01/02 16:01:59     69s] *info: Marking 0 isolation instances dont touch
[01/02 16:01:59     69s] *info: Marking 0 level shifter instances dont touch
[01/02 16:01:59     69s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=1308.9M
[01/02 16:01:59     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=1308.9M
[01/02 16:01:59     69s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:01:59     69s] [NR-eGR] Started earlyGlobalRoute kernel
[01/02 16:01:59     69s] [NR-eGR] Initial Peak syMemory usage = 1308.9 MB
[01/02 16:01:59     69s] (I)       Reading DB...
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin CIN of instance address115 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[15]19 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin CIN of instance address114 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[14]18 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin CIN of instance address113 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[13]17 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin CIN of instance address112 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[12]16 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin CIN of instance address111 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[11]15 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin CIN of instance address110 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[10]14 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin CIN of instance address19 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[9]13 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin CIN of instance address18 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[8]12 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin CIN of instance address17 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[7]11 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin CIN of instance address16 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[6]10 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:01:59     69s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[01/02 16:01:59     69s] To increase the message display limit, refer to the product command reference manual.
[01/02 16:01:59     69s] (I)       before initializing RouteDB syMemory usage = 1308.9 MB
[01/02 16:01:59     69s] (I)       congestionReportName   : 
[01/02 16:01:59     69s] (I)       layerRangeFor2DCongestion : 
[01/02 16:01:59     69s] (I)       buildTerm2TermWires    : 1
[01/02 16:01:59     69s] (I)       doTrackAssignment      : 1
[01/02 16:01:59     69s] (I)       dumpBookshelfFiles     : 0
[01/02 16:01:59     69s] (I)       numThreads             : 1
[01/02 16:01:59     69s] (I)       bufferingAwareRouting  : false
[01/02 16:01:59     69s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:01:59     69s] (I)       honorPin               : false
[01/02 16:01:59     69s] (I)       honorPinGuide          : true
[01/02 16:01:59     69s] (I)       honorPartition         : false
[01/02 16:01:59     69s] (I)       allowPartitionCrossover: false
[01/02 16:01:59     69s] (I)       honorSingleEntry       : true
[01/02 16:01:59     69s] (I)       honorSingleEntryStrong : true
[01/02 16:01:59     69s] (I)       handleViaSpacingRule   : false
[01/02 16:01:59     69s] (I)       handleEolSpacingRule   : false
[01/02 16:01:59     69s] (I)       PDConstraint           : none
[01/02 16:01:59     69s] (I)       expBetterNDRHandling   : false
[01/02 16:01:59     69s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:01:59     69s] (I)       routingEffortLevel     : 3
[01/02 16:01:59     69s] (I)       effortLevel            : standard
[01/02 16:01:59     69s] [NR-eGR] minRouteLayer          : 2
[01/02 16:01:59     69s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:01:59     69s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:01:59     69s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:01:59     69s] (I)       numRowsPerGCell        : 1
[01/02 16:01:59     69s] (I)       speedUpLargeDesign     : 0
[01/02 16:01:59     69s] (I)       multiThreadingTA       : 1
[01/02 16:01:59     69s] (I)       blkAwareLayerSwitching : 1
[01/02 16:01:59     69s] (I)       optimizationMode       : false
[01/02 16:01:59     69s] (I)       routeSecondPG          : false
[01/02 16:01:59     69s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:01:59     69s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:01:59     69s] (I)       punchThroughDistance   : 500.00
[01/02 16:01:59     69s] (I)       scenicBound            : 1.15
[01/02 16:01:59     69s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:01:59     69s] (I)       source-to-sink ratio   : 0.30
[01/02 16:01:59     69s] (I)       targetCongestionRatioH : 1.00
[01/02 16:01:59     69s] (I)       targetCongestionRatioV : 1.00
[01/02 16:01:59     69s] (I)       layerCongestionRatio   : 0.70
[01/02 16:01:59     69s] (I)       m1CongestionRatio      : 0.10
[01/02 16:01:59     69s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:01:59     69s] (I)       localRouteEffort       : 1.00
[01/02 16:01:59     69s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:01:59     69s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:01:59     69s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:01:59     69s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:01:59     69s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:01:59     69s] (I)       routeVias              : 
[01/02 16:01:59     69s] (I)       readTROption           : true
[01/02 16:01:59     69s] (I)       extraSpacingFactor     : 1.00
[01/02 16:01:59     69s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:01:59     69s] (I)       routeSelectedNetsOnly  : false
[01/02 16:01:59     69s] (I)       clkNetUseMaxDemand     : false
[01/02 16:01:59     69s] (I)       extraDemandForClocks   : 0
[01/02 16:01:59     69s] (I)       steinerRemoveLayers    : false
[01/02 16:01:59     69s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:01:59     69s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:01:59     69s] (I)       similarTopologyRoutingFast : false
[01/02 16:01:59     69s] (I)       spanningTreeRefinement : false
[01/02 16:01:59     69s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:01:59     69s] (I)       starting read tracks
[01/02 16:01:59     69s] (I)       build grid graph
[01/02 16:01:59     69s] (I)       build grid graph start
[01/02 16:01:59     69s] [NR-eGR] Layer1 has no routable track
[01/02 16:01:59     69s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:01:59     69s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:01:59     69s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:01:59     69s] (I)       build grid graph end
[01/02 16:01:59     69s] (I)       numViaLayers=4
[01/02 16:01:59     69s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:59     69s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:01:59     69s] (I)       Reading via VL for layer: 2 
[01/02 16:01:59     69s] (I)       end build via table
[01/02 16:01:59     69s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:01:59     69s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:01:59     69s] (I)       readDataFromPlaceDB
[01/02 16:01:59     69s] (I)       Read net information..
[01/02 16:01:59     69s] [NR-eGR] Read numTotalNets=1212  numIgnoredNets=0
[01/02 16:01:59     69s] (I)       Read testcase time = 0.000 seconds
[01/02 16:01:59     69s] 
[01/02 16:01:59     69s] (I)       read default dcut vias
[01/02 16:01:59     69s] (I)       Reading via V2 for layer: 0 
[01/02 16:01:59     69s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:01:59     69s] (I)       Reading via VL for layer: 2 
[01/02 16:01:59     69s] (I)       build grid graph start
[01/02 16:01:59     69s] (I)       build grid graph end
[01/02 16:01:59     69s] (I)       Model blockage into capacity
[01/02 16:01:59     69s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:02:00     69s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:02:00     69s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:02:00     69s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:02:00     69s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:02:00     69s] (I)       Modeling time = 0.130 seconds
[01/02 16:02:00     69s] 
[01/02 16:02:00     69s] (I)       Number of ignored nets = 0
[01/02 16:02:00     69s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:02:00     69s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:02:00     69s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:02:00     69s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:02:00     69s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:02:00     69s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:02:00     69s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:02:00     69s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:02:00     69s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:02:00     69s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:02:00     69s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1324.9 MB
[01/02 16:02:00     69s] (I)       Ndr track 0 does not exist
[01/02 16:02:00     69s] (I)       Layer1  viaCost=300.00
[01/02 16:02:00     69s] (I)       Layer2  viaCost=100.00
[01/02 16:02:00     69s] (I)       Layer3  viaCost=200.00
[01/02 16:02:00     69s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:02:00     69s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:02:00     69s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:02:00     69s] (I)       Site Width          :   560  (dbu)
[01/02 16:02:00     69s] (I)       Row Height          :  5600  (dbu)
[01/02 16:02:00     69s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:02:00     69s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:02:00     69s] (I)       grid                :   828   828     4
[01/02 16:02:00     69s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:02:00     69s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:02:00     69s] (I)       Default wire width  :   230   280   280   440
[01/02 16:02:00     69s] (I)       Default wire space  :   230   280   280   460
[01/02 16:02:00     69s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:02:00     69s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:02:00     69s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:02:00     69s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:02:00     69s] (I)       Num of masks        :     1     1     1     1
[01/02 16:02:00     69s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:02:00     69s] (I)       --------------------------------------------------------
[01/02 16:02:00     69s] 
[01/02 16:02:00     69s] [NR-eGR] ============ Routing rule table ============
[01/02 16:02:00     69s] [NR-eGR] Rule id 0. Nets 1212 
[01/02 16:02:00     69s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:02:00     69s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:02:00     69s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:02:00     69s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:02:00     69s] [NR-eGR] ========================================
[01/02 16:02:00     69s] [NR-eGR] 
[01/02 16:02:00     69s] (I)       After initializing earlyGlobalRoute syMemory usage = 1368.1 MB
[01/02 16:02:00     69s] (I)       Loading and dumping file time : 0.17 seconds
[01/02 16:02:00     69s] (I)       ============= Initialization =============
[01/02 16:02:00     69s] (I)       totalPins=4407  totalGlobalPin=4209 (95.51%)
[01/02 16:02:00     69s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:02:00     69s] (I)       numBigBoxes = 20
[01/02 16:02:00     69s] [NR-eGR] Layer group 1: route 1212 net(s) in layer range [2, 4]
[01/02 16:02:00     69s] (I)       ============  Phase 1a Route ============
[01/02 16:02:00     69s] (I)       Phase 1a runs 0.01 seconds
[01/02 16:02:00     69s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[01/02 16:02:00     69s] (I)       Usage: 64350 = (25680 H, 38670 V) = (0.48% H, 0.50% V) = (1.438e+05um H, 2.166e+05um V)
[01/02 16:02:00     69s] (I)       
[01/02 16:02:00     69s] (I)       ============  Phase 1b Route ============
[01/02 16:02:00     69s] (I)       Phase 1b runs 0.00 seconds
[01/02 16:02:00     69s] (I)       Usage: 64350 = (25680 H, 38670 V) = (0.48% H, 0.50% V) = (1.438e+05um H, 2.166e+05um V)
[01/02 16:02:00     69s] (I)       
[01/02 16:02:00     69s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.603600e+05um
[01/02 16:02:00     69s] (I)       ============  Phase 1c Route ============
[01/02 16:02:00     69s] (I)       Level2 Grid: 166 x 166
[01/02 16:02:00     69s] (I)       Phase 1c runs 0.02 seconds
[01/02 16:02:00     69s] (I)       Usage: 64354 = (25680 H, 38674 V) = (0.48% H, 0.50% V) = (1.438e+05um H, 2.166e+05um V)
[01/02 16:02:00     69s] (I)       
[01/02 16:02:00     69s] (I)       ============  Phase 1d Route ============
[01/02 16:02:00     69s] (I)       Phase 1d runs 0.00 seconds
[01/02 16:02:00     69s] (I)       Usage: 64356 = (25680 H, 38676 V) = (0.48% H, 0.50% V) = (1.438e+05um H, 2.166e+05um V)
[01/02 16:02:00     69s] (I)       
[01/02 16:02:00     69s] (I)       ============  Phase 1e Route ============
[01/02 16:02:00     69s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:02:00     69s] (I)       Usage: 64356 = (25680 H, 38676 V) = (0.48% H, 0.50% V) = (1.438e+05um H, 2.166e+05um V)
[01/02 16:02:00     69s] (I)       
[01/02 16:02:00     69s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.603936e+05um
[01/02 16:02:00     69s] [NR-eGR] 
[01/02 16:02:00     69s] (I)       ============  Phase 1l Route ============
[01/02 16:02:00     69s] (I)       Phase 1l runs 0.01 seconds
[01/02 16:02:00     69s] (I)       
[01/02 16:02:00     69s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:02:00     69s] [NR-eGR]                OverCon            
[01/02 16:02:00     69s] [NR-eGR]                 #Gcell     %Gcell
[01/02 16:02:00     69s] [NR-eGR] Layer              (1)    OverCon 
[01/02 16:02:00     69s] [NR-eGR] ------------------------------------
[01/02 16:02:00     69s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[01/02 16:02:00     69s] [NR-eGR] Layer2       1( 0.00%)   ( 0.00%) 
[01/02 16:02:00     69s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[01/02 16:02:00     69s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[01/02 16:02:00     69s] [NR-eGR] ------------------------------------
[01/02 16:02:00     69s] [NR-eGR] Total        1( 0.00%)   ( 0.00%) 
[01/02 16:02:00     69s] [NR-eGR] 
[01/02 16:02:00     69s] (I)       Total Global Routing Runtime: 0.21 seconds
[01/02 16:02:00     69s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:02:00     69s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:02:00     69s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:02:00     69s] (I)       ============= track Assignment ============
[01/02 16:02:00     69s] (I)       extract Global 3D Wires
[01/02 16:02:00     69s] (I)       Extract Global WL : time=0.00
[01/02 16:02:00     69s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:02:00     69s] (I)       Initialization real time=0.00 seconds
[01/02 16:02:00     69s] (I)       Run Multi-thread track assignment
[01/02 16:02:00     69s] (I)       merging nets...
[01/02 16:02:00     69s] (I)       merging nets done
[01/02 16:02:00     69s] (I)       Kernel real time=0.07 seconds
[01/02 16:02:00     69s] (I)       End Greedy Track Assignment
[01/02 16:02:00     69s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:02:00     69s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 4299
[01/02 16:02:00     69s] [NR-eGR] Layer2(M2)(V) length: 2.134204e+05um, number of vias: 6683
[01/02 16:02:00     69s] [NR-eGR] Layer3(M3)(H) length: 1.444553e+05um, number of vias: 126
[01/02 16:02:00     69s] [NR-eGR] Layer4(TOP_M)(V) length: 4.562880e+03um, number of vias: 0
[01/02 16:02:00     69s] [NR-eGR] Total length: 3.624386e+05um, number of vias: 11108
[01/02 16:02:00     69s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:02:00     69s] [NR-eGR] Total clock nets wire length: 1.814376e+04um 
[01/02 16:02:00     69s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:02:00     69s] [NR-eGR] End Peak syMemory usage = 1364.4 MB
[01/02 16:02:00     69s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.53 seconds
[01/02 16:02:00     69s] Extraction called for design 'cpu' of instances=2154 and nets=1673 using extraction engine 'preRoute' .
[01/02 16:02:00     69s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:02:00     69s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:02:00     69s] PreRoute RC Extraction called for design cpu.
[01/02 16:02:00     69s] RC Extraction called in multi-corner(1) mode.
[01/02 16:02:00     69s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:02:00     69s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:02:00     69s] RCMode: PreRoute
[01/02 16:02:00     69s]       RC Corner Indexes            0   
[01/02 16:02:00     69s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:02:00     69s] Resistance Scaling Factor    : 1.00000 
[01/02 16:02:00     69s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:02:00     69s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:02:00     69s] Shrink Factor                : 1.00000
[01/02 16:02:00     69s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:02:00     69s] Updating RC grid for preRoute extraction ...
[01/02 16:02:00     69s] Initializing multi-corner resistance tables ...
[01/02 16:02:00     70s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1364.406M)
[01/02 16:02:00     70s] #################################################################################
[01/02 16:02:00     70s] # Design Stage: PreRoute
[01/02 16:02:00     70s] # Design Name: cpu
[01/02 16:02:00     70s] # Design Mode: 90nm
[01/02 16:02:00     70s] # Analysis Mode: MMMC Non-OCV 
[01/02 16:02:00     70s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:02:00     70s] # Signoff Settings: SI Off 
[01/02 16:02:00     70s] #################################################################################
[01/02 16:02:00     70s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:02:00     70s] Calculate delays in BcWc mode...
[01/02 16:02:00     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 1362.4M, InitMEM = 1362.4M)
[01/02 16:02:00     70s] Start delay calculation (fullDC) (1 T). (MEM=1362.41)
[01/02 16:02:00     70s] End AAE Lib Interpolated Model. (MEM=1378.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:02:00     70s] Total number of fetched objects 1249
[01/02 16:02:00     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:02:00     70s] End delay calculation. (MEM=1435.77 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:02:00     70s] End delay calculation (fullDC). (MEM=1435.77 CPU=0:00:00.3 REAL=0:00:00.0)
[01/02 16:02:00     70s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1435.8M) ***
[01/02 16:02:00     70s] Deleting Lib Analyzer.
[01/02 16:02:00     70s] Begin: GigaOpt high fanout net optimization
[01/02 16:02:00     70s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:02:00     70s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:02:00     70s] Info: 53 io nets excluded
[01/02 16:02:00     70s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:02:00     70s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:02:00     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1435.8M
[01/02 16:02:00     70s] #spOpts: mergeVia=F 
[01/02 16:02:00     70s] Core basic site is CoreSite
[01/02 16:02:01     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:02:01     70s] Mark StBox On SiteArr starts
[01/02 16:02:01     70s] Mark StBox On SiteArr ends
[01/02 16:02:01     70s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1435.8MB).
[01/02 16:02:01     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=1435.8M
[01/02 16:02:01     70s] 
[01/02 16:02:01     70s] Creating Lib Analyzer ...
[01/02 16:02:01     70s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:02:01     70s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/02 16:02:01     70s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:02:01     70s] 
[01/02 16:02:02     71s] Creating Lib Analyzer, finished. 
[01/02 16:02:02     71s] 
[01/02 16:02:02     71s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[01/02 16:02:02     71s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1435.8M
[01/02 16:02:02     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1435.8M
[01/02 16:02:02     72s] +----------+---------+--------+--------+------------+--------+
[01/02 16:02:02     72s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/02 16:02:02     72s] +----------+---------+--------+--------+------------+--------+
[01/02 16:02:02     72s] |     0.21%|        -|  -9.587|-156.160|   0:00:00.0| 1512.1M|
[01/02 16:02:02     72s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:02:02     72s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:02:02     72s] |     0.21%|        -|  -9.587|-156.160|   0:00:00.0| 1512.1M|
[01/02 16:02:02     72s] +----------+---------+--------+--------+------------+--------+
[01/02 16:02:02     72s] 
[01/02 16:02:02     72s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1512.1M) ***
[01/02 16:02:02     72s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:02:02     72s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:02:02     72s] **** End NDR-Layer Usage Statistics ****
[01/02 16:02:02     72s] End: GigaOpt high fanout net optimization
[01/02 16:02:02     72s] Begin: GigaOpt DRV Optimization
[01/02 16:02:02     72s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:02:02     72s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:02:02     72s] Info: 53 io nets excluded
[01/02 16:02:02     72s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:02:02     72s] PhyDesignGrid: maxLocalDensity 3.00
[01/02 16:02:02     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=1493.0M
[01/02 16:02:02     72s] #spOpts: mergeVia=F 
[01/02 16:02:02     72s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1493.0MB).
[01/02 16:02:02     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=1493.0M
[01/02 16:02:03     72s] 
[01/02 16:02:03     72s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[01/02 16:02:03     72s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=1493.0M
[01/02 16:02:03     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=1493.0M
[01/02 16:02:03     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:02:03     73s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/02 16:02:03     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:02:03     73s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/02 16:02:03     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:02:03     73s] Info: violation cost 191.082153 (cap = 57.240864, tran = 133.841339, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:02:03     73s] |   170|   170|   -12.43|    73|    73|    -1.04|     0|     0|     0|     0|    -9.59|  -156.16|       0|       0|       0|   0.21|          |         |
[01/02 16:02:04     73s] Info: violation cost 0.000750 (cap = 0.000000, tran = 0.000750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:02:04     73s] |    16|    16|    -2.87|     9|     9|    -0.10|     0|     0|     0|     0|     2.71|     0.00|      99|       0|      26|   0.22| 0:00:01.0|  1514.1M|
[01/02 16:02:04     73s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:02:04     73s] |    15|    15|    -2.87|     9|     9|    -0.10|     0|     0|     0|     0|     2.71|     0.00|       0|       0|       1|   0.22| 0:00:00.0|  1514.1M|
[01/02 16:02:04     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:02:04     73s] 
[01/02 16:02:04     73s] ###############################################################################
[01/02 16:02:04     73s] #
[01/02 16:02:04     73s] #  Large fanout net report:  
[01/02 16:02:04     73s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[01/02 16:02:04     73s] #     - current density: 0.22
[01/02 16:02:04     73s] #
[01/02 16:02:04     73s] #  List of high fanout nets:
[01/02 16:02:04     73s] #
[01/02 16:02:04     73s] ###############################################################################
[01/02 16:02:04     73s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:02:04     73s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:02:04     73s] **** End NDR-Layer Usage Statistics ****
[01/02 16:02:04     73s] 
[01/02 16:02:04     73s] 
[01/02 16:02:04     73s] =======================================================================
[01/02 16:02:04     73s]                 Reasons for remaining drv violations
[01/02 16:02:04     73s] =======================================================================
[01/02 16:02:04     73s] *info: Total 15 net(s) have violations which can't be fixed by DRV optimization.
[01/02 16:02:04     73s] 
[01/02 16:02:04     73s] MultiBuffering failure reasons
[01/02 16:02:04     73s] ------------------------------------------------
[01/02 16:02:04     73s] *info:    15 net(s): Could not be fixed because it is multi driver net.
[01/02 16:02:04     73s] 
[01/02 16:02:04     73s] 
[01/02 16:02:04     73s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1514.1M) ***
[01/02 16:02:04     73s] 
[01/02 16:02:04     73s] End: GigaOpt DRV Optimization
[01/02 16:02:04     73s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/02 16:02:04     73s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1140.0M, totSessionCpu=0:01:14 **
[01/02 16:02:04     73s] Deleting Lib Analyzer.
[01/02 16:02:04     73s] Begin: GigaOpt Global Optimization
[01/02 16:02:04     73s] *info: use new DP (enabled)
[01/02 16:02:04     73s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:02:04     73s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:02:04     73s] Info: 53 io nets excluded
[01/02 16:02:04     73s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:02:04     73s] PhyDesignGrid: maxLocalDensity 1.20
[01/02 16:02:04     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:14 mem=1320.5M
[01/02 16:02:04     73s] #spOpts: mergeVia=F 
[01/02 16:02:04     73s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1320.5MB).
[01/02 16:02:04     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:14 mem=1320.5M
[01/02 16:02:04     74s] 
[01/02 16:02:04     74s] Creating Lib Analyzer ...
[01/02 16:02:04     74s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:02:04     74s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/02 16:02:04     74s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:02:04     74s] 
[01/02 16:02:05     74s] Creating Lib Analyzer, finished. 
[01/02 16:02:05     74s] 
[01/02 16:02:05     74s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/02 16:02:05     74s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=1320.5M
[01/02 16:02:05     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=1320.5M
[01/02 16:02:07     77s] *info: 53 io nets excluded
[01/02 16:02:07     77s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:02:07     77s] *info: 2 clock nets excluded
[01/02 16:02:07     77s] *info: 4 special nets excluded.
[01/02 16:02:07     77s] *info: 52 multi-driver nets excluded.
[01/02 16:02:07     77s] *info: 409 no-driver nets excluded.
[01/02 16:02:08     78s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/02 16:02:08     78s] +--------+--------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:02:08     78s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|                     End Point                      |
[01/02 16:02:08     78s] +--------+--------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:02:08     78s] |   0.000|   0.000|     0.22%|   0:00:00.0| 1476.1M|my_analysis_view_setup|       NA| NA                                                 |
[01/02 16:02:08     78s] +--------+--------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:02:08     78s] 
[01/02 16:02:08     78s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1476.1M) ***
[01/02 16:02:08     78s] 
[01/02 16:02:08     78s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1476.1M) ***
[01/02 16:02:08     78s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:02:08     78s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:02:08     78s] **** End NDR-Layer Usage Statistics ****
[01/02 16:02:08     78s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/02 16:02:08     78s] End: GigaOpt Global Optimization
[01/02 16:02:08     78s] 
[01/02 16:02:08     78s] Active setup views:
[01/02 16:02:08     78s]  my_analysis_view_setup
[01/02 16:02:08     78s]   Dominating endpoints: 0
[01/02 16:02:08     78s]   Dominating TNS: -0.000
[01/02 16:02:08     78s] 
[01/02 16:02:08     78s] *** Timing Is met
[01/02 16:02:08     78s] *** Check timing (0:00:00.0)
[01/02 16:02:08     78s] Deleting Lib Analyzer.
[01/02 16:02:08     78s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:02:08     78s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:02:08     78s] Info: 53 io nets excluded
[01/02 16:02:08     78s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:02:08     78s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=1324.5M
[01/02 16:02:08     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=1324.5M
[01/02 16:02:08     78s] **INFO: Flow update: Design is easy to close.
[01/02 16:02:08     78s] setup target slack: 0.1
[01/02 16:02:08     78s] extra slack: 0.1
[01/02 16:02:08     78s] std delay: 0.0506
[01/02 16:02:08     78s] real setup target slack: 0.0506
[01/02 16:02:08     78s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:02:08     78s] ### Creating PhyDesignMc. totSessionCpu=0:01:18 mem=1322.5M
[01/02 16:02:08     78s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1322.5MB).
[01/02 16:02:08     78s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:18 mem=1322.5M
[01/02 16:02:09     78s] incrSKP preserve mode is on...
[01/02 16:02:09     78s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:02:09     78s] [NR-eGR] Started earlyGlobalRoute kernel
[01/02 16:02:09     78s] [NR-eGR] Initial Peak syMemory usage = 1322.5 MB
[01/02 16:02:09     78s] (I)       Reading DB...
[01/02 16:02:09     78s] (I)       before initializing RouteDB syMemory usage = 1322.5 MB
[01/02 16:02:09     78s] (I)       congestionReportName   : 
[01/02 16:02:09     78s] (I)       layerRangeFor2DCongestion : 
[01/02 16:02:09     78s] (I)       buildTerm2TermWires    : 0
[01/02 16:02:09     78s] (I)       doTrackAssignment      : 1
[01/02 16:02:09     78s] (I)       dumpBookshelfFiles     : 0
[01/02 16:02:09     78s] (I)       numThreads             : 1
[01/02 16:02:09     78s] (I)       bufferingAwareRouting  : false
[01/02 16:02:09     78s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:02:09     78s] (I)       honorPin               : false
[01/02 16:02:09     78s] (I)       honorPinGuide          : true
[01/02 16:02:09     78s] (I)       honorPartition         : false
[01/02 16:02:09     78s] (I)       allowPartitionCrossover: false
[01/02 16:02:09     78s] (I)       honorSingleEntry       : true
[01/02 16:02:09     78s] (I)       honorSingleEntryStrong : true
[01/02 16:02:09     78s] (I)       handleViaSpacingRule   : false
[01/02 16:02:09     78s] (I)       handleEolSpacingRule   : false
[01/02 16:02:09     78s] (I)       PDConstraint           : none
[01/02 16:02:09     78s] (I)       expBetterNDRHandling   : false
[01/02 16:02:09     78s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:02:09     78s] (I)       routingEffortLevel     : 3
[01/02 16:02:09     78s] (I)       effortLevel            : standard
[01/02 16:02:09     78s] [NR-eGR] minRouteLayer          : 2
[01/02 16:02:09     78s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:02:09     78s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:02:09     78s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:02:09     78s] (I)       numRowsPerGCell        : 1
[01/02 16:02:09     78s] (I)       speedUpLargeDesign     : 0
[01/02 16:02:09     78s] (I)       multiThreadingTA       : 1
[01/02 16:02:09     78s] (I)       blkAwareLayerSwitching : 1
[01/02 16:02:09     78s] (I)       optimizationMode       : false
[01/02 16:02:09     78s] (I)       routeSecondPG          : false
[01/02 16:02:09     78s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:02:09     78s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:02:09     78s] (I)       punchThroughDistance   : 500.00
[01/02 16:02:09     78s] (I)       scenicBound            : 1.15
[01/02 16:02:09     78s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:02:09     78s] (I)       source-to-sink ratio   : 0.00
[01/02 16:02:09     78s] (I)       targetCongestionRatioH : 1.00
[01/02 16:02:09     78s] (I)       targetCongestionRatioV : 1.00
[01/02 16:02:09     78s] (I)       layerCongestionRatio   : 0.70
[01/02 16:02:09     78s] (I)       m1CongestionRatio      : 0.10
[01/02 16:02:09     78s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:02:09     78s] (I)       localRouteEffort       : 1.00
[01/02 16:02:09     78s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:02:09     78s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:02:09     78s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:02:09     78s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:02:09     78s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:02:09     78s] (I)       routeVias              : 
[01/02 16:02:09     78s] (I)       readTROption           : true
[01/02 16:02:09     78s] (I)       extraSpacingFactor     : 1.00
[01/02 16:02:09     78s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:02:09     78s] (I)       routeSelectedNetsOnly  : false
[01/02 16:02:09     78s] (I)       clkNetUseMaxDemand     : false
[01/02 16:02:09     78s] (I)       extraDemandForClocks   : 0
[01/02 16:02:09     78s] (I)       steinerRemoveLayers    : false
[01/02 16:02:09     78s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:02:09     78s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:02:09     78s] (I)       similarTopologyRoutingFast : false
[01/02 16:02:09     78s] (I)       spanningTreeRefinement : false
[01/02 16:02:09     78s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:02:09     78s] (I)       starting read tracks
[01/02 16:02:09     78s] (I)       build grid graph
[01/02 16:02:09     78s] (I)       build grid graph start
[01/02 16:02:09     78s] [NR-eGR] Layer1 has no routable track
[01/02 16:02:09     78s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:02:09     78s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:02:09     78s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:02:09     78s] (I)       build grid graph end
[01/02 16:02:09     78s] (I)       numViaLayers=4
[01/02 16:02:09     78s] (I)       Reading via V2 for layer: 0 
[01/02 16:02:09     78s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:02:09     78s] (I)       Reading via VL for layer: 2 
[01/02 16:02:09     78s] (I)       end build via table
[01/02 16:02:09     78s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:02:09     78s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:02:09     78s] (I)       readDataFromPlaceDB
[01/02 16:02:09     78s] (I)       Read net information..
[01/02 16:02:09     78s] [NR-eGR] Read numTotalNets=1311  numIgnoredNets=0
[01/02 16:02:09     78s] (I)       Read testcase time = 0.000 seconds
[01/02 16:02:09     78s] 
[01/02 16:02:09     78s] (I)       read default dcut vias
[01/02 16:02:09     78s] (I)       Reading via V2 for layer: 0 
[01/02 16:02:09     78s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:02:09     78s] (I)       Reading via VL for layer: 2 
[01/02 16:02:09     78s] (I)       build grid graph start
[01/02 16:02:09     78s] (I)       build grid graph end
[01/02 16:02:09     78s] (I)       Model blockage into capacity
[01/02 16:02:09     78s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:02:09     78s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:02:09     78s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:02:09     78s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:02:09     78s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:02:09     78s] (I)       Modeling time = 0.130 seconds
[01/02 16:02:09     78s] 
[01/02 16:02:09     78s] (I)       Number of ignored nets = 0
[01/02 16:02:09     78s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:02:09     78s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:02:09     78s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:02:09     78s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:02:09     78s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:02:09     78s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:02:09     78s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:02:09     78s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:02:09     78s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:02:09     78s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:02:09     78s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1348.5 MB
[01/02 16:02:09     78s] (I)       Ndr track 0 does not exist
[01/02 16:02:09     78s] (I)       Layer1  viaCost=300.00
[01/02 16:02:09     78s] (I)       Layer2  viaCost=100.00
[01/02 16:02:09     78s] (I)       Layer3  viaCost=200.00
[01/02 16:02:09     78s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:02:09     78s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:02:09     78s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:02:09     78s] (I)       Site Width          :   560  (dbu)
[01/02 16:02:09     78s] (I)       Row Height          :  5600  (dbu)
[01/02 16:02:09     78s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:02:09     78s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:02:09     78s] (I)       grid                :   828   828     4
[01/02 16:02:09     78s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:02:09     78s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:02:09     78s] (I)       Default wire width  :   230   280   280   440
[01/02 16:02:09     78s] (I)       Default wire space  :   230   280   280   460
[01/02 16:02:09     78s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:02:09     78s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:02:09     78s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:02:09     78s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:02:09     78s] (I)       Num of masks        :     1     1     1     1
[01/02 16:02:09     78s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:02:09     78s] (I)       --------------------------------------------------------
[01/02 16:02:09     78s] 
[01/02 16:02:09     78s] [NR-eGR] ============ Routing rule table ============
[01/02 16:02:09     78s] [NR-eGR] Rule id 0. Nets 1310 
[01/02 16:02:09     78s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:02:09     78s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:02:09     78s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:02:09     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:02:09     78s] [NR-eGR] ========================================
[01/02 16:02:09     78s] [NR-eGR] 
[01/02 16:02:09     78s] (I)       After initializing earlyGlobalRoute syMemory usage = 1391.7 MB
[01/02 16:02:09     78s] (I)       Loading and dumping file time : 0.18 seconds
[01/02 16:02:09     78s] (I)       ============= Initialization =============
[01/02 16:02:09     78s] (I)       totalPins=4603  totalGlobalPin=4363 (94.79%)
[01/02 16:02:09     78s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:02:09     78s] [NR-eGR] Layer group 1: route 1310 net(s) in layer range [2, 4]
[01/02 16:02:09     78s] (I)       ============  Phase 1a Route ============
[01/02 16:02:09     78s] (I)       Phase 1a runs 0.01 seconds
[01/02 16:02:09     78s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[01/02 16:02:09     78s] (I)       Usage: 64094 = (25576 H, 38518 V) = (0.48% H, 0.50% V) = (1.432e+05um H, 2.157e+05um V)
[01/02 16:02:09     78s] (I)       
[01/02 16:02:09     78s] (I)       ============  Phase 1b Route ============
[01/02 16:02:09     78s] (I)       Phase 1b runs 0.00 seconds
[01/02 16:02:09     78s] (I)       Usage: 64094 = (25576 H, 38518 V) = (0.48% H, 0.50% V) = (1.432e+05um H, 2.157e+05um V)
[01/02 16:02:09     78s] (I)       
[01/02 16:02:09     78s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.589264e+05um
[01/02 16:02:09     78s] (I)       ============  Phase 1c Route ============
[01/02 16:02:09     78s] (I)       Level2 Grid: 166 x 166
[01/02 16:02:09     78s] (I)       Phase 1c runs 0.02 seconds
[01/02 16:02:09     78s] (I)       Usage: 64094 = (25576 H, 38518 V) = (0.48% H, 0.50% V) = (1.432e+05um H, 2.157e+05um V)
[01/02 16:02:09     78s] (I)       
[01/02 16:02:09     78s] (I)       ============  Phase 1d Route ============
[01/02 16:02:09     78s] (I)       Phase 1d runs 0.00 seconds
[01/02 16:02:09     78s] (I)       Usage: 64096 = (25576 H, 38520 V) = (0.48% H, 0.50% V) = (1.432e+05um H, 2.157e+05um V)
[01/02 16:02:09     78s] (I)       
[01/02 16:02:09     78s] (I)       ============  Phase 1e Route ============
[01/02 16:02:09     78s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:02:09     78s] (I)       Usage: 64096 = (25576 H, 38520 V) = (0.48% H, 0.50% V) = (1.432e+05um H, 2.157e+05um V)
[01/02 16:02:09     78s] (I)       
[01/02 16:02:09     78s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.589376e+05um
[01/02 16:02:09     78s] [NR-eGR] 
[01/02 16:02:09     78s] (I)       ============  Phase 1l Route ============
[01/02 16:02:09     78s] (I)       Phase 1l runs 0.01 seconds
[01/02 16:02:09     78s] (I)       
[01/02 16:02:09     78s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:02:09     78s] [NR-eGR]                OverCon         OverCon            
[01/02 16:02:09     78s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[01/02 16:02:09     78s] [NR-eGR] Layer              (1)             (3)    OverCon 
[01/02 16:02:09     78s] [NR-eGR] ---------------------------------------------------
[01/02 16:02:09     78s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/02 16:02:09     78s] [NR-eGR] Layer2       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/02 16:02:09     78s] [NR-eGR] Layer3       2( 0.00%)       1( 0.00%)   ( 0.00%) 
[01/02 16:02:09     78s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/02 16:02:09     78s] [NR-eGR] ---------------------------------------------------
[01/02 16:02:09     78s] [NR-eGR] Total        3( 0.00%)       1( 0.00%)   ( 0.00%) 
[01/02 16:02:09     78s] [NR-eGR] 
[01/02 16:02:09     78s] (I)       Total Global Routing Runtime: 0.18 seconds
[01/02 16:02:09     78s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:02:09     78s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:02:09     78s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:02:09     78s] [NR-eGR] End Peak syMemory usage = 1402.1 MB
[01/02 16:02:09     78s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.41 seconds
[01/02 16:02:09     78s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:09     78s] [hotspot] |            |   max hotspot | total hotspot |
[01/02 16:02:09     78s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:09     78s] [hotspot] | normalized |          0.00 |          0.00 |
[01/02 16:02:09     78s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:09     78s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/02 16:02:09     78s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/02 16:02:09     78s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:02:09     78s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:02:09     79s] Apply auto density screen in post-place stage.
[01/02 16:02:09     79s] Auto density screen increases utilization from 0.002 to 0.002
[01/02 16:02:09     79s] Auto density screen runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1402.1M
[01/02 16:02:09     79s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1402.1MB).
[01/02 16:02:09     79s] *** Starting refinePlace (0:01:19 mem=1402.1M) ***
[01/02 16:02:09     79s] Total net bbox length = 3.431e+05 (1.322e+05 2.109e+05) (ext = 3.178e+04)
[01/02 16:02:09     79s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:02:09     79s] Density distribution unevenness ratio = 96.656%
[01/02 16:02:09     79s] RPlace IncrNP: Rollback Lev = -5
[01/02 16:02:09     79s] RPlace: Density =0.675000, incremental np is triggered.
[01/02 16:02:09     79s] incr SKP is on..., with optDC mode
[01/02 16:02:09     79s] total jobs 4956
[01/02 16:02:09     79s] multi thread init TemplateIndex for each ta. thread num 1
[01/02 16:02:09     79s] Wait...
[01/02 16:02:10     79s] (cpu=0:00:00.5 mem=1402.1M) ***
[01/02 16:02:10     79s] total jobs 0 -> 4460
[01/02 16:02:10     79s] multi thread init TemplateIndex for each ta. thread num 1
[01/02 16:02:10     79s] finished multi-thread init
[01/02 16:02:10     79s] *** Build Virtual Sizing Timing Model
[01/02 16:02:10     79s] (cpu=0:00:00.6 mem=1402.1M) ***
[01/02 16:02:10     80s] Persistent padding is off here.
[01/02 16:02:10     80s] Congestion driven padding in post-place stage.
[01/02 16:02:20     89s] Congestion driven padding increases utilization from 0.006 to 0.005
[01/02 16:02:20     89s] Congestion driven padding runtime: cpu = 0:00:09.4 real = 0:00:10.0 mem = 1419.5M
[01/02 16:02:20     89s] limitMaxMove 0, priorityInstMaxMove -1
[01/02 16:02:20     89s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[01/02 16:02:20     90s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[01/02 16:02:20     90s] No instances found in the vector
[01/02 16:02:20     90s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1483.5M, DRC: 0)
[01/02 16:02:20     90s] 0 (out of 0) MH cells were successfully legalized.
[01/02 16:02:21     91s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[01/02 16:02:21     91s] No instances found in the vector
[01/02 16:02:21     91s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1515.5M, DRC: 0)
[01/02 16:02:21     91s] 0 (out of 0) MH cells were successfully legalized.
[01/02 16:02:22     92s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[01/02 16:02:22     92s] No instances found in the vector
[01/02 16:02:22     92s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1515.5M, DRC: 0)
[01/02 16:02:22     92s] 0 (out of 0) MH cells were successfully legalized.
[01/02 16:02:24     93s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[01/02 16:02:24     93s] No instances found in the vector
[01/02 16:02:24     93s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1515.5M, DRC: 0)
[01/02 16:02:24     93s] 0 (out of 0) MH cells were successfully legalized.
[01/02 16:02:25     95s] Legalizing MH Cells... 0 / 0 / 0 (level 11)
[01/02 16:02:25     95s] No instances found in the vector
[01/02 16:02:25     95s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1515.5M, DRC: 0)
[01/02 16:02:25     95s] 0 (out of 0) MH cells were successfully legalized.
[01/02 16:02:30     99s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:02:30     99s] Density distribution unevenness ratio = 98.013%
[01/02 16:02:30     99s] RPlace postIncrNP: Density = 0.675000 -> 0.537000.
[01/02 16:02:30     99s] RPlace postIncrNP Info: Density distribution changes:
[01/02 16:02:30     99s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:02:30     99s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:02:30     99s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:02:30     99s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:02:30     99s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:02:30     99s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:02:30     99s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:02:30     99s] [CPU] RefinePlace/IncrNP (cpu=0:00:20.3, real=0:00:21.0, mem=1499.5MB) @(0:01:19 - 0:01:40).
[01/02 16:02:30     99s] Move report: incrNP moves 1209 insts, mean move: 352.22 um, max move: 3888.64 um
[01/02 16:02:30     99s] 	Max move on inst (Pipeline_WB_readData_reg[11]): (4261.76, 335.60) --> (2075.52, 2038.00)
[01/02 16:02:30     99s] Move report: Timing Driven Placement moves 1209 insts, mean move: 352.22 um, max move: 3888.64 um
[01/02 16:02:30     99s] 	Max move on inst (Pipeline_WB_readData_reg[11]): (4261.76, 335.60) --> (2075.52, 2038.00)
[01/02 16:02:30     99s] 	Runtime: CPU: 0:00:20.3 REAL: 0:00:21.0 MEM: 1499.5MB
[01/02 16:02:30     99s] Starting refinePlace ...
[01/02 16:02:30     99s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:02:30     99s] Density distribution unevenness ratio = 98.013%
[01/02 16:02:30     99s]   Spread Effort: high, pre-route mode, useDDP on.
[01/02 16:02:30     99s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1499.5MB) @(0:01:40 - 0:01:40).
[01/02 16:02:30     99s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:02:30     99s] wireLenOptFixPriorityInst 0 inst fixed
[01/02 16:02:30     99s] Placement tweakage begins.
[01/02 16:02:30     99s] wire length = 2.580e+05
[01/02 16:02:30     99s] wire length = 2.563e+05
[01/02 16:02:30     99s] Placement tweakage ends.
[01/02 16:02:30     99s] Move report: tweak moves 157 insts, mean move: 9.76 um, max move: 122.64 um
[01/02 16:02:30     99s] 	Max move on inst (FE_OFC62_n_242): (1565.36, 2026.80) --> (1688.00, 2026.80)
[01/02 16:02:30     99s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:02:30     99s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1499.5MB) @(0:01:40 - 0:01:40).
[01/02 16:02:30     99s] Move report: Detail placement moves 157 insts, mean move: 9.76 um, max move: 122.64 um
[01/02 16:02:30     99s] 	Max move on inst (FE_OFC62_n_242): (1565.36, 2026.80) --> (1688.00, 2026.80)
[01/02 16:02:30     99s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1499.5MB
[01/02 16:02:30     99s] Statistics of distance of Instance movement in refine placement:
[01/02 16:02:30     99s]   maximum (X+Y) =      3888.64 um
[01/02 16:02:30     99s]   inst (Pipeline_WB_readData_reg[11]) with max move: (4261.76, 335.6) -> (2075.52, 2038)
[01/02 16:02:30     99s]   mean    (X+Y) =       352.37 um
[01/02 16:02:30     99s] Total instances flipped for WireLenOpt: 126
[01/02 16:02:30     99s] Summary Report:
[01/02 16:02:30     99s] Instances move: 1209 (out of 1209 movable)
[01/02 16:02:30     99s] Instances flipped: 0
[01/02 16:02:30     99s] Mean displacement: 352.37 um
[01/02 16:02:30     99s] Max displacement: 3888.64 um (Instance: Pipeline_WB_readData_reg[11]) (4261.76, 335.6) -> (2075.52, 2038)
[01/02 16:02:30     99s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrn1
[01/02 16:02:30     99s] Total instances moved : 1209
[01/02 16:02:30     99s] Total net bbox length = 2.417e+05 (8.738e+04 1.543e+05) (ext = 1.111e+05)
[01/02 16:02:30     99s] Runtime: CPU: 0:00:20.5 REAL: 0:00:21.0 MEM: 1499.5MB
[01/02 16:02:30     99s] [CPU] RefinePlace/total (cpu=0:00:20.5, real=0:00:21.0, mem=1499.5MB) @(0:01:19 - 0:01:40).
[01/02 16:02:30     99s] *** Finished refinePlace (0:01:40 mem=1499.5M) ***
[01/02 16:02:30     99s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:02:30     99s] Density distribution unevenness ratio = 98.013%
[01/02 16:02:30     99s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/02 16:02:30     99s] Type 'man IMPSP-9025' for more detail.
[01/02 16:02:30     99s] Trial Route Overflow 0(H) 0(V)
[01/02 16:02:30    100s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:02:30    100s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:02:30    100s] Starting congestion repair ...
[01/02 16:02:30    100s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[01/02 16:02:30    100s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:02:30    100s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:02:30    100s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:02:30    100s] Starting Early Global Route congestion estimation: mem = 1499.5M
[01/02 16:02:30    100s] (I)       Reading DB...
[01/02 16:02:30    100s] (I)       before initializing RouteDB syMemory usage = 1499.5 MB
[01/02 16:02:30    100s] (I)       congestionReportName   : 
[01/02 16:02:30    100s] (I)       layerRangeFor2DCongestion : 
[01/02 16:02:30    100s] (I)       buildTerm2TermWires    : 1
[01/02 16:02:30    100s] (I)       doTrackAssignment      : 1
[01/02 16:02:30    100s] (I)       dumpBookshelfFiles     : 0
[01/02 16:02:30    100s] (I)       numThreads             : 1
[01/02 16:02:30    100s] (I)       bufferingAwareRouting  : false
[01/02 16:02:30    100s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:02:30    100s] (I)       honorPin               : false
[01/02 16:02:30    100s] (I)       honorPinGuide          : true
[01/02 16:02:30    100s] (I)       honorPartition         : false
[01/02 16:02:30    100s] (I)       allowPartitionCrossover: false
[01/02 16:02:30    100s] (I)       honorSingleEntry       : true
[01/02 16:02:30    100s] (I)       honorSingleEntryStrong : true
[01/02 16:02:30    100s] (I)       handleViaSpacingRule   : false
[01/02 16:02:30    100s] (I)       handleEolSpacingRule   : false
[01/02 16:02:30    100s] (I)       PDConstraint           : none
[01/02 16:02:30    100s] (I)       expBetterNDRHandling   : false
[01/02 16:02:30    100s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:02:30    100s] (I)       routingEffortLevel     : 3
[01/02 16:02:30    100s] (I)       effortLevel            : standard
[01/02 16:02:30    100s] [NR-eGR] minRouteLayer          : 2
[01/02 16:02:30    100s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:02:30    100s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:02:30    100s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:02:30    100s] (I)       numRowsPerGCell        : 1
[01/02 16:02:30    100s] (I)       speedUpLargeDesign     : 0
[01/02 16:02:30    100s] (I)       multiThreadingTA       : 1
[01/02 16:02:30    100s] (I)       blkAwareLayerSwitching : 1
[01/02 16:02:30    100s] (I)       optimizationMode       : false
[01/02 16:02:30    100s] (I)       routeSecondPG          : false
[01/02 16:02:30    100s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:02:30    100s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:02:30    100s] (I)       punchThroughDistance   : 500.00
[01/02 16:02:30    100s] (I)       scenicBound            : 1.15
[01/02 16:02:30    100s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:02:30    100s] (I)       source-to-sink ratio   : 0.00
[01/02 16:02:30    100s] (I)       targetCongestionRatioH : 1.00
[01/02 16:02:30    100s] (I)       targetCongestionRatioV : 1.00
[01/02 16:02:30    100s] (I)       layerCongestionRatio   : 0.70
[01/02 16:02:30    100s] (I)       m1CongestionRatio      : 0.10
[01/02 16:02:30    100s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:02:30    100s] (I)       localRouteEffort       : 1.00
[01/02 16:02:30    100s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:02:30    100s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:02:30    100s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:02:30    100s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:02:30    100s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:02:30    100s] (I)       routeVias              : 
[01/02 16:02:30    100s] (I)       readTROption           : true
[01/02 16:02:30    100s] (I)       extraSpacingFactor     : 1.00
[01/02 16:02:30    100s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:02:30    100s] (I)       routeSelectedNetsOnly  : false
[01/02 16:02:30    100s] (I)       clkNetUseMaxDemand     : false
[01/02 16:02:30    100s] (I)       extraDemandForClocks   : 0
[01/02 16:02:30    100s] (I)       steinerRemoveLayers    : false
[01/02 16:02:30    100s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:02:30    100s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:02:30    100s] (I)       similarTopologyRoutingFast : false
[01/02 16:02:30    100s] (I)       spanningTreeRefinement : false
[01/02 16:02:30    100s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:02:30    100s] (I)       starting read tracks
[01/02 16:02:30    100s] (I)       build grid graph
[01/02 16:02:30    100s] (I)       build grid graph start
[01/02 16:02:30    100s] [NR-eGR] Layer1 has no routable track
[01/02 16:02:30    100s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:02:30    100s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:02:30    100s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:02:30    100s] (I)       build grid graph end
[01/02 16:02:30    100s] (I)       numViaLayers=4
[01/02 16:02:30    100s] (I)       Reading via V2 for layer: 0 
[01/02 16:02:30    100s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:02:30    100s] (I)       Reading via VL for layer: 2 
[01/02 16:02:30    100s] (I)       end build via table
[01/02 16:02:30    100s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:02:30    100s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:02:30    100s] (I)       readDataFromPlaceDB
[01/02 16:02:30    100s] (I)       Read net information..
[01/02 16:02:30    100s] [NR-eGR] Read numTotalNets=1311  numIgnoredNets=0
[01/02 16:02:30    100s] (I)       Read testcase time = 0.010 seconds
[01/02 16:02:30    100s] 
[01/02 16:02:30    100s] (I)       read default dcut vias
[01/02 16:02:30    100s] (I)       Reading via V2 for layer: 0 
[01/02 16:02:30    100s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:02:30    100s] (I)       Reading via VL for layer: 2 
[01/02 16:02:30    100s] (I)       build grid graph start
[01/02 16:02:30    100s] (I)       build grid graph end
[01/02 16:02:30    100s] (I)       Model blockage into capacity
[01/02 16:02:30    100s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:02:30    100s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:02:30    100s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:02:30    100s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:02:30    100s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:02:30    100s] (I)       Modeling time = 0.120 seconds
[01/02 16:02:30    100s] 
[01/02 16:02:30    100s] (I)       Number of ignored nets = 0
[01/02 16:02:30    100s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:02:30    100s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:02:30    100s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:02:30    100s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:02:30    100s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:02:30    100s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:02:30    100s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:02:30    100s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:02:30    100s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:02:30    100s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:02:30    100s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1499.5 MB
[01/02 16:02:30    100s] (I)       Ndr track 0 does not exist
[01/02 16:02:30    100s] (I)       Layer1  viaCost=300.00
[01/02 16:02:30    100s] (I)       Layer2  viaCost=100.00
[01/02 16:02:30    100s] (I)       Layer3  viaCost=200.00
[01/02 16:02:30    100s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:02:30    100s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:02:30    100s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:02:30    100s] (I)       Site Width          :   560  (dbu)
[01/02 16:02:30    100s] (I)       Row Height          :  5600  (dbu)
[01/02 16:02:30    100s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:02:30    100s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:02:30    100s] (I)       grid                :   828   828     4
[01/02 16:02:30    100s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:02:30    100s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:02:30    100s] (I)       Default wire width  :   230   280   280   440
[01/02 16:02:30    100s] (I)       Default wire space  :   230   280   280   460
[01/02 16:02:30    100s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:02:30    100s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:02:30    100s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:02:30    100s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:02:30    100s] (I)       Num of masks        :     1     1     1     1
[01/02 16:02:30    100s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:02:30    100s] (I)       --------------------------------------------------------
[01/02 16:02:30    100s] 
[01/02 16:02:30    100s] [NR-eGR] ============ Routing rule table ============
[01/02 16:02:30    100s] [NR-eGR] Rule id 0. Nets 1311 
[01/02 16:02:30    100s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:02:30    100s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:02:30    100s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:02:30    100s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:02:30    100s] [NR-eGR] ========================================
[01/02 16:02:30    100s] [NR-eGR] 
[01/02 16:02:30    100s] (I)       After initializing earlyGlobalRoute syMemory usage = 1499.5 MB
[01/02 16:02:30    100s] (I)       Loading and dumping file time : 0.16 seconds
[01/02 16:02:30    100s] (I)       ============= Initialization =============
[01/02 16:02:30    100s] (I)       totalPins=4605  totalGlobalPin=4473 (97.13%)
[01/02 16:02:30    100s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:02:30    100s] [NR-eGR] Layer group 1: route 1311 net(s) in layer range [2, 4]
[01/02 16:02:30    100s] (I)       ============  Phase 1a Route ============
[01/02 16:02:30    100s] (I)       Phase 1a runs 0.00 seconds
[01/02 16:02:30    100s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[01/02 16:02:30    100s] (I)       Usage: 45138 = (16560 H, 28578 V) = (0.31% H, 0.37% V) = (9.274e+04um H, 1.600e+05um V)
[01/02 16:02:30    100s] (I)       
[01/02 16:02:30    100s] (I)       ============  Phase 1b Route ============
[01/02 16:02:30    100s] (I)       Phase 1b runs 0.00 seconds
[01/02 16:02:30    100s] (I)       Usage: 45138 = (16560 H, 28578 V) = (0.31% H, 0.37% V) = (9.274e+04um H, 1.600e+05um V)
[01/02 16:02:30    100s] (I)       
[01/02 16:02:30    100s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.527728e+05um
[01/02 16:02:30    100s] (I)       ============  Phase 1c Route ============
[01/02 16:02:30    100s] (I)       Level2 Grid: 166 x 166
[01/02 16:02:30    100s] (I)       Phase 1c runs 0.01 seconds
[01/02 16:02:30    100s] (I)       Usage: 45138 = (16560 H, 28578 V) = (0.31% H, 0.37% V) = (9.274e+04um H, 1.600e+05um V)
[01/02 16:02:30    100s] (I)       
[01/02 16:02:30    100s] (I)       ============  Phase 1d Route ============
[01/02 16:02:30    100s] (I)       Phase 1d runs 0.01 seconds
[01/02 16:02:30    100s] (I)       Usage: 45138 = (16560 H, 28578 V) = (0.31% H, 0.37% V) = (9.274e+04um H, 1.600e+05um V)
[01/02 16:02:30    100s] (I)       
[01/02 16:02:30    100s] (I)       ============  Phase 1e Route ============
[01/02 16:02:30    100s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:02:30    100s] (I)       Usage: 45138 = (16560 H, 28578 V) = (0.31% H, 0.37% V) = (9.274e+04um H, 1.600e+05um V)
[01/02 16:02:30    100s] (I)       
[01/02 16:02:30    100s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.527728e+05um
[01/02 16:02:30    100s] [NR-eGR] 
[01/02 16:02:30    100s] (I)       ============  Phase 1l Route ============
[01/02 16:02:30    100s] (I)       Phase 1l runs 0.01 seconds
[01/02 16:02:30    100s] (I)       
[01/02 16:02:30    100s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:02:30    100s] [NR-eGR]                OverCon            
[01/02 16:02:30    100s] [NR-eGR]                 #Gcell     %Gcell
[01/02 16:02:30    100s] [NR-eGR] Layer              (1)    OverCon 
[01/02 16:02:30    100s] [NR-eGR] ------------------------------------
[01/02 16:02:30    100s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[01/02 16:02:30    100s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[01/02 16:02:30    100s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[01/02 16:02:30    100s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[01/02 16:02:30    100s] [NR-eGR] ------------------------------------
[01/02 16:02:30    100s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[01/02 16:02:30    100s] [NR-eGR] 
[01/02 16:02:30    100s] (I)       Total Global Routing Runtime: 0.18 seconds
[01/02 16:02:30    100s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:02:30    100s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:02:30    100s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:02:30    100s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 1499.5M
[01/02 16:02:30    100s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:30    100s] [hotspot] |            |   max hotspot | total hotspot |
[01/02 16:02:30    100s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:30    100s] [hotspot] | normalized |          0.00 |          0.00 |
[01/02 16:02:30    100s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:30    100s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/02 16:02:30    100s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/02 16:02:30    100s] Skipped repairing congestion.
[01/02 16:02:30    100s] Starting Early Global Route wiring: mem = 1499.5M
[01/02 16:02:30    100s] (I)       ============= track Assignment ============
[01/02 16:02:30    100s] (I)       extract Global 3D Wires
[01/02 16:02:30    100s] (I)       Extract Global WL : time=0.00
[01/02 16:02:30    100s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:02:30    100s] (I)       Initialization real time=0.00 seconds
[01/02 16:02:30    100s] (I)       Run Multi-thread track assignment
[01/02 16:02:30    100s] (I)       merging nets...
[01/02 16:02:30    100s] (I)       merging nets done
[01/02 16:02:30    100s] (I)       Kernel real time=0.07 seconds
[01/02 16:02:30    100s] (I)       End Greedy Track Assignment
[01/02 16:02:30    100s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:02:30    100s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 4497
[01/02 16:02:30    100s] [NR-eGR] Layer2(M2)(V) length: 1.586446e+05um, number of vias: 7265
[01/02 16:02:30    100s] [NR-eGR] Layer3(M3)(H) length: 9.376010e+04um, number of vias: 87
[01/02 16:02:30    100s] [NR-eGR] Layer4(TOP_M)(V) length: 2.358720e+03um, number of vias: 0
[01/02 16:02:30    100s] [NR-eGR] Total length: 2.547634e+05um, number of vias: 11849
[01/02 16:02:30    100s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:02:30    100s] [NR-eGR] Total clock nets wire length: 9.383525e+03um 
[01/02 16:02:30    100s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:02:30    100s] Early Global Route wiring runtime: 0.09 seconds, mem = 1485.4M
[01/02 16:02:30    100s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[01/02 16:02:30    100s] Start to check current routing status for nets...
[01/02 16:02:30    100s] All nets are already routed correctly.
[01/02 16:02:30    100s] End to check current routing status for nets (mem=1485.4M)
[01/02 16:02:30    100s] Extraction called for design 'cpu' of instances=2253 and nets=1772 using extraction engine 'preRoute' .
[01/02 16:02:30    100s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:02:30    100s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:02:30    100s] PreRoute RC Extraction called for design cpu.
[01/02 16:02:30    100s] RC Extraction called in multi-corner(1) mode.
[01/02 16:02:30    100s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:02:30    100s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:02:30    100s] RCMode: PreRoute
[01/02 16:02:30    100s]       RC Corner Indexes            0   
[01/02 16:02:30    100s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:02:30    100s] Resistance Scaling Factor    : 1.00000 
[01/02 16:02:30    100s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:02:30    100s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:02:30    100s] Shrink Factor                : 1.00000
[01/02 16:02:30    100s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:02:30    100s] Updating RC grid for preRoute extraction ...
[01/02 16:02:30    100s] Initializing multi-corner resistance tables ...
[01/02 16:02:31    100s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1485.383M)
[01/02 16:02:31    100s] Compute RC Scale Done ...
[01/02 16:02:31    100s] **optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1118.6M, totSessionCpu=0:01:41 **
[01/02 16:02:31    100s] #################################################################################
[01/02 16:02:31    100s] # Design Stage: PreRoute
[01/02 16:02:31    100s] # Design Name: cpu
[01/02 16:02:31    100s] # Design Mode: 90nm
[01/02 16:02:31    100s] # Analysis Mode: MMMC Non-OCV 
[01/02 16:02:31    100s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:02:31    100s] # Signoff Settings: SI Off 
[01/02 16:02:31    100s] #################################################################################
[01/02 16:02:31    100s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:02:31    100s] Calculate delays in BcWc mode...
[01/02 16:02:31    100s] Topological Sorting (REAL = 0:00:00.0, MEM = 1334.1M, InitMEM = 1334.1M)
[01/02 16:02:31    100s] Start delay calculation (fullDC) (1 T). (MEM=1334.12)
[01/02 16:02:31    100s] End AAE Lib Interpolated Model. (MEM=1350.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:02:31    100s] Total number of fetched objects 1348
[01/02 16:02:31    101s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:02:31    101s] End delay calculation. (MEM=1417.02 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:02:31    101s] End delay calculation (fullDC). (MEM=1417.02 CPU=0:00:00.3 REAL=0:00:00.0)
[01/02 16:02:31    101s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1417.0M) ***
[01/02 16:02:31    101s] *** Timing Is met
[01/02 16:02:31    101s] *** Check timing (0:00:00.0)
[01/02 16:02:31    101s] *** Timing Is met
[01/02 16:02:31    101s] *** Check timing (0:00:00.0)
[01/02 16:02:31    101s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:02:31    101s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:02:31    101s] Info: 53 io nets excluded
[01/02 16:02:31    101s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:02:31    101s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=1417.0M
[01/02 16:02:31    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=1417.0M
[01/02 16:02:31    101s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:02:31    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=1493.3M
[01/02 16:02:31    101s] Core basic site is CoreSite
[01/02 16:02:31    101s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:02:31    101s] Mark StBox On SiteArr starts
[01/02 16:02:31    101s] Mark StBox On SiteArr ends
[01/02 16:02:31    101s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1493.3MB).
[01/02 16:02:31    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=1493.3M
[01/02 16:02:31    101s] Begin: Area Reclaim Optimization
[01/02 16:02:31    101s] 
[01/02 16:02:31    101s] Creating Lib Analyzer ...
[01/02 16:02:31    101s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:02:31    101s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/02 16:02:31    101s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:02:31    101s] 
[01/02 16:02:32    102s] Creating Lib Analyzer, finished. 
[01/02 16:02:32    102s] 
[01/02 16:02:32    102s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/02 16:02:32    102s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=1509.3M
[01/02 16:02:32    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=1509.3M
[01/02 16:02:32    102s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.22
[01/02 16:02:32    102s] +----------+---------+--------+--------+------------+--------+
[01/02 16:02:32    102s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/02 16:02:32    102s] +----------+---------+--------+--------+------------+--------+
[01/02 16:02:32    102s] |     0.22%|        -|   0.000|   0.000|   0:00:00.0| 1509.3M|
[01/02 16:02:32    102s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[01/02 16:02:32    102s] |     0.22%|        0|   0.000|   0.000|   0:00:00.0| 1509.3M|
[01/02 16:02:33    102s] |     0.21%|       68|   0.000|   0.000|   0:00:01.0| 1509.3M|
[01/02 16:02:33    102s] |     0.21%|       11|   0.000|   0.000|   0:00:00.0| 1511.3M|
[01/02 16:02:33    102s] |     0.21%|        0|   0.000|   0.000|   0:00:00.0| 1511.3M|
[01/02 16:02:33    102s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[01/02 16:02:33    102s] |     0.21%|        0|   0.000|   0.000|   0:00:00.0| 1511.3M|
[01/02 16:02:33    102s] +----------+---------+--------+--------+------------+--------+
[01/02 16:02:33    102s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.21
[01/02 16:02:33    102s] 
[01/02 16:02:33    102s] ** Summary: Restruct = 0 Buffer Deletion = 68 Declone = 0 Resize = 11 **
[01/02 16:02:33    102s] --------------------------------------------------------------
[01/02 16:02:33    102s] |                                   | Total     | Sequential |
[01/02 16:02:33    102s] --------------------------------------------------------------
[01/02 16:02:33    102s] | Num insts resized                 |      11  |       0    |
[01/02 16:02:33    102s] | Num insts undone                  |       0  |       0    |
[01/02 16:02:33    102s] | Num insts Downsized               |      11  |       0    |
[01/02 16:02:33    102s] | Num insts Samesized               |       0  |       0    |
[01/02 16:02:33    102s] | Num insts Upsized                 |       0  |       0    |
[01/02 16:02:33    102s] | Num multiple commits+uncommits    |       0  |       -    |
[01/02 16:02:33    102s] --------------------------------------------------------------
[01/02 16:02:33    102s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:02:33    102s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:02:33    102s] **** End NDR-Layer Usage Statistics ****
[01/02 16:02:33    102s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:02.0) **
[01/02 16:02:33    102s] *** Starting refinePlace (0:01:43 mem=1511.3M) ***
[01/02 16:02:33    102s] Total net bbox length = 2.415e+05 (8.729e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:02:33    102s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:02:33    102s] Starting refinePlace ...
[01/02 16:02:33    102s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:02:33    102s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1511.3MB) @(0:01:43 - 0:01:43).
[01/02 16:02:33    102s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:02:33    102s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1511.3MB
[01/02 16:02:33    102s] Statistics of distance of Instance movement in refine placement:
[01/02 16:02:33    102s]   maximum (X+Y) =         0.00 um
[01/02 16:02:33    102s]   mean    (X+Y) =         0.00 um
[01/02 16:02:33    102s] Summary Report:
[01/02 16:02:33    102s] Instances move: 0 (out of 1141 movable)
[01/02 16:02:33    102s] Instances flipped: 0
[01/02 16:02:33    102s] Mean displacement: 0.00 um
[01/02 16:02:33    102s] Max displacement: 0.00 um 
[01/02 16:02:33    102s] Total instances moved : 0
[01/02 16:02:33    102s] Total net bbox length = 2.415e+05 (8.729e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:02:33    102s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1511.3MB
[01/02 16:02:33    102s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1511.3MB) @(0:01:43 - 0:01:43).
[01/02 16:02:33    102s] *** Finished refinePlace (0:01:43 mem=1511.3M) ***
[01/02 16:02:33    102s] *** maximum move = 0.00 um ***
[01/02 16:02:33    102s] *** Finished re-routing un-routed nets (1511.3M) ***
[01/02 16:02:33    103s] 
[01/02 16:02:33    103s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1511.3M) ***
[01/02 16:02:33    103s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1356.27M, totSessionCpu=0:01:43).
[01/02 16:02:33    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=1356.3M
[01/02 16:02:33    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=1356.3M
[01/02 16:02:33    103s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:02:33    103s] [PSP]     Started earlyGlobalRoute kernel
[01/02 16:02:33    103s] [PSP]     Initial Peak syMemory usage = 1356.3 MB
[01/02 16:02:33    103s] (I)       Reading DB...
[01/02 16:02:33    103s] (I)       before initializing RouteDB syMemory usage = 1356.3 MB
[01/02 16:02:33    103s] (I)       congestionReportName   : 
[01/02 16:02:33    103s] (I)       layerRangeFor2DCongestion : 
[01/02 16:02:33    103s] (I)       buildTerm2TermWires    : 1
[01/02 16:02:33    103s] (I)       doTrackAssignment      : 1
[01/02 16:02:33    103s] (I)       dumpBookshelfFiles     : 0
[01/02 16:02:33    103s] (I)       numThreads             : 1
[01/02 16:02:33    103s] (I)       bufferingAwareRouting  : false
[01/02 16:02:33    103s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:02:33    103s] (I)       honorPin               : false
[01/02 16:02:33    103s] (I)       honorPinGuide          : true
[01/02 16:02:33    103s] (I)       honorPartition         : false
[01/02 16:02:33    103s] (I)       allowPartitionCrossover: false
[01/02 16:02:33    103s] (I)       honorSingleEntry       : true
[01/02 16:02:33    103s] (I)       honorSingleEntryStrong : true
[01/02 16:02:33    103s] (I)       handleViaSpacingRule   : false
[01/02 16:02:33    103s] (I)       handleEolSpacingRule   : false
[01/02 16:02:33    103s] (I)       PDConstraint           : none
[01/02 16:02:33    103s] (I)       expBetterNDRHandling   : false
[01/02 16:02:33    103s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:02:33    103s] (I)       routingEffortLevel     : 3
[01/02 16:02:33    103s] (I)       effortLevel            : standard
[01/02 16:02:33    103s] [NR-eGR] minRouteLayer          : 2
[01/02 16:02:33    103s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:02:33    103s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:02:33    103s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:02:33    103s] (I)       numRowsPerGCell        : 1
[01/02 16:02:33    103s] (I)       speedUpLargeDesign     : 0
[01/02 16:02:33    103s] (I)       multiThreadingTA       : 1
[01/02 16:02:33    103s] (I)       blkAwareLayerSwitching : 1
[01/02 16:02:33    103s] (I)       optimizationMode       : false
[01/02 16:02:33    103s] (I)       routeSecondPG          : false
[01/02 16:02:33    103s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:02:33    103s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:02:33    103s] (I)       punchThroughDistance   : 500.00
[01/02 16:02:33    103s] (I)       scenicBound            : 1.15
[01/02 16:02:33    103s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:02:33    103s] (I)       source-to-sink ratio   : 0.00
[01/02 16:02:33    103s] (I)       targetCongestionRatioH : 1.00
[01/02 16:02:33    103s] (I)       targetCongestionRatioV : 1.00
[01/02 16:02:33    103s] (I)       layerCongestionRatio   : 0.70
[01/02 16:02:33    103s] (I)       m1CongestionRatio      : 0.10
[01/02 16:02:33    103s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:02:33    103s] (I)       localRouteEffort       : 1.00
[01/02 16:02:33    103s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:02:33    103s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:02:33    103s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:02:33    103s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:02:33    103s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:02:33    103s] (I)       routeVias              : 
[01/02 16:02:33    103s] (I)       readTROption           : true
[01/02 16:02:33    103s] (I)       extraSpacingFactor     : 1.00
[01/02 16:02:33    103s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:02:33    103s] (I)       routeSelectedNetsOnly  : false
[01/02 16:02:33    103s] (I)       clkNetUseMaxDemand     : false
[01/02 16:02:33    103s] (I)       extraDemandForClocks   : 0
[01/02 16:02:33    103s] (I)       steinerRemoveLayers    : false
[01/02 16:02:33    103s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:02:33    103s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:02:33    103s] (I)       similarTopologyRoutingFast : false
[01/02 16:02:33    103s] (I)       spanningTreeRefinement : false
[01/02 16:02:33    103s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:02:33    103s] (I)       starting read tracks
[01/02 16:02:33    103s] (I)       build grid graph
[01/02 16:02:33    103s] (I)       build grid graph start
[01/02 16:02:33    103s] [NR-eGR] Layer1 has no routable track
[01/02 16:02:33    103s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:02:33    103s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:02:33    103s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:02:33    103s] (I)       build grid graph end
[01/02 16:02:33    103s] (I)       numViaLayers=4
[01/02 16:02:33    103s] (I)       Reading via V2 for layer: 0 
[01/02 16:02:33    103s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:02:33    103s] (I)       Reading via VL for layer: 2 
[01/02 16:02:33    103s] (I)       end build via table
[01/02 16:02:33    103s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:02:33    103s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:02:33    103s] (I)       readDataFromPlaceDB
[01/02 16:02:33    103s] (I)       Read net information..
[01/02 16:02:33    103s] [NR-eGR] Read numTotalNets=1243  numIgnoredNets=0
[01/02 16:02:33    103s] (I)       Read testcase time = 0.000 seconds
[01/02 16:02:33    103s] 
[01/02 16:02:33    103s] (I)       read default dcut vias
[01/02 16:02:33    103s] (I)       Reading via V2 for layer: 0 
[01/02 16:02:33    103s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:02:33    103s] (I)       Reading via VL for layer: 2 
[01/02 16:02:33    103s] (I)       build grid graph start
[01/02 16:02:33    103s] (I)       build grid graph end
[01/02 16:02:33    103s] (I)       Model blockage into capacity
[01/02 16:02:33    103s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:02:33    103s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:02:33    103s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:02:33    103s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:02:33    103s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:02:33    103s] (I)       Modeling time = 0.120 seconds
[01/02 16:02:33    103s] 
[01/02 16:02:33    103s] (I)       Number of ignored nets = 0
[01/02 16:02:33    103s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:02:33    103s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:02:33    103s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:02:33    103s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:02:33    103s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:02:33    103s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:02:33    103s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:02:33    103s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:02:33    103s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:02:33    103s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:02:33    103s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1371.3 MB
[01/02 16:02:33    103s] (I)       Ndr track 0 does not exist
[01/02 16:02:33    103s] (I)       Layer1  viaCost=300.00
[01/02 16:02:33    103s] (I)       Layer2  viaCost=100.00
[01/02 16:02:33    103s] (I)       Layer3  viaCost=200.00
[01/02 16:02:33    103s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:02:33    103s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:02:33    103s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:02:33    103s] (I)       Site Width          :   560  (dbu)
[01/02 16:02:33    103s] (I)       Row Height          :  5600  (dbu)
[01/02 16:02:33    103s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:02:33    103s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:02:33    103s] (I)       grid                :   828   828     4
[01/02 16:02:33    103s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:02:33    103s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:02:33    103s] (I)       Default wire width  :   230   280   280   440
[01/02 16:02:33    103s] (I)       Default wire space  :   230   280   280   460
[01/02 16:02:33    103s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:02:33    103s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:02:33    103s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:02:33    103s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:02:33    103s] (I)       Num of masks        :     1     1     1     1
[01/02 16:02:33    103s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:02:33    103s] (I)       --------------------------------------------------------
[01/02 16:02:33    103s] 
[01/02 16:02:33    103s] [NR-eGR] ============ Routing rule table ============
[01/02 16:02:33    103s] [NR-eGR] Rule id 0. Nets 1243 
[01/02 16:02:33    103s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:02:33    103s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:02:33    103s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:02:33    103s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:02:33    103s] [NR-eGR] ========================================
[01/02 16:02:33    103s] [NR-eGR] 
[01/02 16:02:33    103s] (I)       After initializing earlyGlobalRoute syMemory usage = 1414.4 MB
[01/02 16:02:33    103s] (I)       Loading and dumping file time : 0.18 seconds
[01/02 16:02:33    103s] (I)       ============= Initialization =============
[01/02 16:02:33    103s] (I)       totalPins=4469  totalGlobalPin=4337 (97.05%)
[01/02 16:02:33    103s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:02:33    103s] [NR-eGR] Layer group 1: route 1243 net(s) in layer range [2, 4]
[01/02 16:02:33    103s] (I)       ============  Phase 1a Route ============
[01/02 16:02:33    103s] (I)       Phase 1a runs 0.01 seconds
[01/02 16:02:33    103s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[01/02 16:02:33    103s] (I)       Usage: 45111 = (16551 H, 28560 V) = (0.31% H, 0.37% V) = (9.269e+04um H, 1.599e+05um V)
[01/02 16:02:33    103s] (I)       
[01/02 16:02:33    103s] (I)       ============  Phase 1b Route ============
[01/02 16:02:33    103s] (I)       Phase 1b runs 0.00 seconds
[01/02 16:02:33    103s] (I)       Usage: 45111 = (16551 H, 28560 V) = (0.31% H, 0.37% V) = (9.269e+04um H, 1.599e+05um V)
[01/02 16:02:33    103s] (I)       
[01/02 16:02:33    103s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526216e+05um
[01/02 16:02:33    103s] (I)       ============  Phase 1c Route ============
[01/02 16:02:33    103s] (I)       Level2 Grid: 166 x 166
[01/02 16:02:33    103s] (I)       Phase 1c runs 0.01 seconds
[01/02 16:02:33    103s] (I)       Usage: 45111 = (16551 H, 28560 V) = (0.31% H, 0.37% V) = (9.269e+04um H, 1.599e+05um V)
[01/02 16:02:33    103s] (I)       
[01/02 16:02:33    103s] (I)       ============  Phase 1d Route ============
[01/02 16:02:33    103s] (I)       Phase 1d runs 0.00 seconds
[01/02 16:02:33    103s] (I)       Usage: 45111 = (16551 H, 28560 V) = (0.31% H, 0.37% V) = (9.269e+04um H, 1.599e+05um V)
[01/02 16:02:33    103s] (I)       
[01/02 16:02:33    103s] (I)       ============  Phase 1e Route ============
[01/02 16:02:33    103s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:02:33    103s] (I)       Usage: 45111 = (16551 H, 28560 V) = (0.31% H, 0.37% V) = (9.269e+04um H, 1.599e+05um V)
[01/02 16:02:33    103s] (I)       
[01/02 16:02:33    103s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526216e+05um
[01/02 16:02:33    103s] [NR-eGR] 
[01/02 16:02:33    103s] (I)       ============  Phase 1l Route ============
[01/02 16:02:33    103s] (I)       Phase 1l runs 0.01 seconds
[01/02 16:02:33    103s] (I)       
[01/02 16:02:33    103s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:02:33    103s] [NR-eGR]                OverCon            
[01/02 16:02:33    103s] [NR-eGR]                 #Gcell     %Gcell
[01/02 16:02:33    103s] [NR-eGR] Layer              (1)    OverCon 
[01/02 16:02:33    103s] [NR-eGR] ------------------------------------
[01/02 16:02:33    103s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[01/02 16:02:33    103s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[01/02 16:02:33    103s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[01/02 16:02:33    103s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[01/02 16:02:33    103s] [NR-eGR] ------------------------------------
[01/02 16:02:33    103s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[01/02 16:02:33    103s] [NR-eGR] 
[01/02 16:02:33    103s] (I)       Total Global Routing Runtime: 0.17 seconds
[01/02 16:02:33    103s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:02:34    103s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:02:34    103s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:02:34    103s] (I)       ============= track Assignment ============
[01/02 16:02:34    103s] (I)       extract Global 3D Wires
[01/02 16:02:34    103s] (I)       Extract Global WL : time=0.00
[01/02 16:02:34    103s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:02:34    103s] (I)       Initialization real time=0.00 seconds
[01/02 16:02:34    103s] (I)       Run Multi-thread track assignment
[01/02 16:02:34    103s] (I)       merging nets...
[01/02 16:02:34    103s] (I)       merging nets done
[01/02 16:02:34    103s] (I)       Kernel real time=0.07 seconds
[01/02 16:02:34    103s] (I)       End Greedy Track Assignment
[01/02 16:02:34    103s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:02:34    103s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 4361
[01/02 16:02:34    103s] [NR-eGR] Layer2(M2)(V) length: 1.585404e+05um, number of vias: 7063
[01/02 16:02:34    103s] [NR-eGR] Layer3(M3)(H) length: 9.364754e+04um, number of vias: 87
[01/02 16:02:34    103s] [NR-eGR] Layer4(TOP_M)(V) length: 2.358720e+03um, number of vias: 0
[01/02 16:02:34    103s] [NR-eGR] Total length: 2.545467e+05um, number of vias: 11511
[01/02 16:02:34    103s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:02:34    103s] [NR-eGR] Total clock nets wire length: 9.382405e+03um 
[01/02 16:02:34    103s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:02:34    103s] [NR-eGR] End Peak syMemory usage = 1410.8 MB
[01/02 16:02:34    103s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.49 seconds
[01/02 16:02:34    103s] Extraction called for design 'cpu' of instances=2185 and nets=1704 using extraction engine 'preRoute' .
[01/02 16:02:34    103s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:02:34    103s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:02:34    103s] PreRoute RC Extraction called for design cpu.
[01/02 16:02:34    103s] RC Extraction called in multi-corner(1) mode.
[01/02 16:02:34    103s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:02:34    103s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:02:34    103s] RCMode: PreRoute
[01/02 16:02:34    103s]       RC Corner Indexes            0   
[01/02 16:02:34    103s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:02:34    103s] Resistance Scaling Factor    : 1.00000 
[01/02 16:02:34    103s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:02:34    103s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:02:34    103s] Shrink Factor                : 1.00000
[01/02 16:02:34    103s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:02:34    103s] Updating RC grid for preRoute extraction ...
[01/02 16:02:34    103s] Initializing multi-corner resistance tables ...
[01/02 16:02:34    103s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1410.766M)
[01/02 16:02:34    103s] Compute RC Scale Done ...
[01/02 16:02:34    103s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:34    103s] [hotspot] |            |   max hotspot | total hotspot |
[01/02 16:02:34    103s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:34    103s] [hotspot] | normalized |          0.00 |          0.00 |
[01/02 16:02:34    103s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:34    103s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/02 16:02:34    103s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/02 16:02:34    103s] #################################################################################
[01/02 16:02:34    103s] # Design Stage: PreRoute
[01/02 16:02:34    103s] # Design Name: cpu
[01/02 16:02:34    103s] # Design Mode: 90nm
[01/02 16:02:34    103s] # Analysis Mode: MMMC Non-OCV 
[01/02 16:02:34    103s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:02:34    103s] # Signoff Settings: SI Off 
[01/02 16:02:34    103s] #################################################################################
[01/02 16:02:34    103s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:02:34    103s] Calculate delays in BcWc mode...
[01/02 16:02:34    103s] Topological Sorting (REAL = 0:00:00.0, MEM = 1464.0M, InitMEM = 1464.0M)
[01/02 16:02:34    103s] Start delay calculation (fullDC) (1 T). (MEM=1464)
[01/02 16:02:34    103s] End AAE Lib Interpolated Model. (MEM=1480.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:02:34    104s] Total number of fetched objects 1280
[01/02 16:02:34    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:02:34    104s] End delay calculation. (MEM=1480.13 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:02:34    104s] End delay calculation (fullDC). (MEM=1480.13 CPU=0:00:00.3 REAL=0:00:00.0)
[01/02 16:02:34    104s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1480.1M) ***
[01/02 16:02:34    104s] Begin: GigaOpt postEco DRV Optimization
[01/02 16:02:34    104s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:02:34    104s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:02:34    104s] Info: 53 io nets excluded
[01/02 16:02:34    104s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:02:34    104s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:02:34    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:44 mem=1480.1M
[01/02 16:02:34    104s] Core basic site is CoreSite
[01/02 16:02:34    104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:02:34    104s] Mark StBox On SiteArr starts
[01/02 16:02:34    104s] Mark StBox On SiteArr ends
[01/02 16:02:34    104s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1480.1MB).
[01/02 16:02:34    104s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:44 mem=1480.1M
[01/02 16:02:34    104s] 
[01/02 16:02:34    104s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[01/02 16:02:34    104s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=1480.1M
[01/02 16:02:34    104s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=1480.1M
[01/02 16:02:35    105s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:02:35    105s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/02 16:02:35    105s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:02:35    105s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/02 16:02:35    105s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:02:35    105s] Info: violation cost 0.131958 (cap = 0.000000, tran = 0.131958, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:02:35    105s] |    36|    36|   -19.34|    29|    29|    -0.29|     0|     0|     0|     0|     4.71|     0.00|       0|       0|       0|   0.21|          |         |
[01/02 16:02:35    105s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:02:35    105s] |    33|    33|   -19.34|    29|    29|    -0.29|     0|     0|     0|     0|     4.71|     0.00|       3|       0|       0|   0.21| 0:00:00.0|  1556.4M|
[01/02 16:02:35    105s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:02:35    105s] |    33|    33|   -19.34|    29|    29|    -0.29|     0|     0|     0|     0|     4.71|     0.00|       0|       0|       0|   0.21| 0:00:00.0|  1556.4M|
[01/02 16:02:35    105s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:02:35    105s] 
[01/02 16:02:35    105s] ###############################################################################
[01/02 16:02:35    105s] #
[01/02 16:02:35    105s] #  Large fanout net report:  
[01/02 16:02:35    105s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[01/02 16:02:35    105s] #     - current density: 0.21
[01/02 16:02:35    105s] #
[01/02 16:02:35    105s] #  List of high fanout nets:
[01/02 16:02:35    105s] #
[01/02 16:02:35    105s] ###############################################################################
[01/02 16:02:35    105s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:02:35    105s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:02:35    105s] **** End NDR-Layer Usage Statistics ****
[01/02 16:02:35    105s] 
[01/02 16:02:35    105s] 
[01/02 16:02:35    105s] =======================================================================
[01/02 16:02:35    105s]                 Reasons for remaining drv violations
[01/02 16:02:35    105s] =======================================================================
[01/02 16:02:35    105s] *info: Total 33 net(s) have violations which can't be fixed by DRV optimization.
[01/02 16:02:35    105s] 
[01/02 16:02:35    105s] MultiBuffering failure reasons
[01/02 16:02:35    105s] ------------------------------------------------
[01/02 16:02:35    105s] *info:    33 net(s): Could not be fixed because it is multi driver net.
[01/02 16:02:35    105s] 
[01/02 16:02:35    105s] SingleBuffering failure reasons
[01/02 16:02:35    105s] ------------------------------------------------
[01/02 16:02:35    105s] *info:    33 net(s): Could not be fixed because it is multi driver net.
[01/02 16:02:35    105s] 
[01/02 16:02:35    105s] Resizing failure reasons
[01/02 16:02:35    105s] ------------------------------------------------
[01/02 16:02:35    105s] *info:    17 net(s): Could not be fixed because instance couldn't be resized.
[01/02 16:02:35    105s] 
[01/02 16:02:35    105s] 
[01/02 16:02:35    105s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1556.4M) ***
[01/02 16:02:35    105s] 
[01/02 16:02:35    105s] *** Starting refinePlace (0:01:45 mem=1572.4M) ***
[01/02 16:02:35    105s] Total net bbox length = 2.415e+05 (8.732e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:02:35    105s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:02:35    105s] Starting refinePlace ...
[01/02 16:02:35    105s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:02:35    105s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1572.4MB) @(0:01:45 - 0:01:45).
[01/02 16:02:35    105s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:02:35    105s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1572.4MB
[01/02 16:02:35    105s] Statistics of distance of Instance movement in refine placement:
[01/02 16:02:35    105s]   maximum (X+Y) =         0.00 um
[01/02 16:02:35    105s]   mean    (X+Y) =         0.00 um
[01/02 16:02:35    105s] Summary Report:
[01/02 16:02:35    105s] Instances move: 0 (out of 1144 movable)
[01/02 16:02:35    105s] Instances flipped: 0
[01/02 16:02:35    105s] Mean displacement: 0.00 um
[01/02 16:02:35    105s] Max displacement: 0.00 um 
[01/02 16:02:35    105s] Total instances moved : 0
[01/02 16:02:35    105s] Total net bbox length = 2.415e+05 (8.732e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:02:35    105s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1572.4MB
[01/02 16:02:35    105s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1572.4MB) @(0:01:45 - 0:01:45).
[01/02 16:02:35    105s] *** Finished refinePlace (0:01:45 mem=1572.4M) ***
[01/02 16:02:35    105s] *** maximum move = 0.00 um ***
[01/02 16:02:35    105s] *** Finished re-routing un-routed nets (1572.4M) ***
[01/02 16:02:35    105s] 
[01/02 16:02:35    105s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1572.4M) ***
[01/02 16:02:35    105s] End: GigaOpt postEco DRV Optimization
[01/02 16:02:35    105s] **INFO: Flow update: Design timing is met.
[01/02 16:02:35    105s] **INFO: Flow update: Design timing is met.
[01/02 16:02:35    105s] **INFO: Flow update: Design timing is met.
[01/02 16:02:35    105s] *** Steiner Routed Nets: 0.482%; Threshold: 100; Threshold for Hold: 100
[01/02 16:02:35    105s] Start to check current routing status for nets...
[01/02 16:02:35    105s] All nets are already routed correctly.
[01/02 16:02:35    105s] End to check current routing status for nets (mem=1537.4M)
[01/02 16:02:36    105s] 
[01/02 16:02:36    105s] Active setup views:
[01/02 16:02:36    105s]  my_analysis_view_setup
[01/02 16:02:36    105s]   Dominating endpoints: 0
[01/02 16:02:36    105s]   Dominating TNS: -0.000
[01/02 16:02:36    105s] 
[01/02 16:02:36    105s] Extraction called for design 'cpu' of instances=2188 and nets=1707 using extraction engine 'preRoute' .
[01/02 16:02:36    105s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:02:36    105s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:02:36    105s] PreRoute RC Extraction called for design cpu.
[01/02 16:02:36    105s] RC Extraction called in multi-corner(1) mode.
[01/02 16:02:36    105s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:02:36    105s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:02:36    105s] RCMode: PreRoute
[01/02 16:02:36    105s]       RC Corner Indexes            0   
[01/02 16:02:36    105s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:02:36    105s] Resistance Scaling Factor    : 1.00000 
[01/02 16:02:36    105s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:02:36    105s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:02:36    105s] Shrink Factor                : 1.00000
[01/02 16:02:36    105s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:02:36    105s] Initializing multi-corner resistance tables ...
[01/02 16:02:36    105s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1523.234M)
[01/02 16:02:36    105s] Skewing Data Summary (End_of_FINAL)
[01/02 16:02:36    105s] --------------------------------------------------
[01/02 16:02:36    105s]  Total skewed count:0
[01/02 16:02:36    105s] --------------------------------------------------
[01/02 16:02:36    105s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:02:36    105s] [PSP]     Started earlyGlobalRoute kernel
[01/02 16:02:36    105s] [PSP]     Initial Peak syMemory usage = 1523.2 MB
[01/02 16:02:36    105s] (I)       Reading DB...
[01/02 16:02:36    105s] (I)       before initializing RouteDB syMemory usage = 1523.2 MB
[01/02 16:02:36    105s] (I)       congestionReportName   : 
[01/02 16:02:36    105s] (I)       layerRangeFor2DCongestion : 
[01/02 16:02:36    105s] (I)       buildTerm2TermWires    : 0
[01/02 16:02:36    105s] (I)       doTrackAssignment      : 1
[01/02 16:02:36    105s] (I)       dumpBookshelfFiles     : 0
[01/02 16:02:36    105s] (I)       numThreads             : 1
[01/02 16:02:36    105s] (I)       bufferingAwareRouting  : false
[01/02 16:02:36    105s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:02:36    105s] (I)       honorPin               : false
[01/02 16:02:36    105s] (I)       honorPinGuide          : true
[01/02 16:02:36    105s] (I)       honorPartition         : false
[01/02 16:02:36    105s] (I)       allowPartitionCrossover: false
[01/02 16:02:36    105s] (I)       honorSingleEntry       : true
[01/02 16:02:36    105s] (I)       honorSingleEntryStrong : true
[01/02 16:02:36    105s] (I)       handleViaSpacingRule   : false
[01/02 16:02:36    105s] (I)       handleEolSpacingRule   : false
[01/02 16:02:36    105s] (I)       PDConstraint           : none
[01/02 16:02:36    105s] (I)       expBetterNDRHandling   : false
[01/02 16:02:36    105s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:02:36    105s] (I)       routingEffortLevel     : 3
[01/02 16:02:36    105s] (I)       effortLevel            : standard
[01/02 16:02:36    105s] [NR-eGR] minRouteLayer          : 2
[01/02 16:02:36    105s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:02:36    105s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:02:36    105s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:02:36    105s] (I)       numRowsPerGCell        : 1
[01/02 16:02:36    105s] (I)       speedUpLargeDesign     : 0
[01/02 16:02:36    105s] (I)       multiThreadingTA       : 1
[01/02 16:02:36    105s] (I)       blkAwareLayerSwitching : 1
[01/02 16:02:36    105s] (I)       optimizationMode       : false
[01/02 16:02:36    105s] (I)       routeSecondPG          : false
[01/02 16:02:36    105s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:02:36    105s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:02:36    105s] (I)       punchThroughDistance   : 500.00
[01/02 16:02:36    105s] (I)       scenicBound            : 1.15
[01/02 16:02:36    105s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:02:36    105s] (I)       source-to-sink ratio   : 0.00
[01/02 16:02:36    105s] (I)       targetCongestionRatioH : 1.00
[01/02 16:02:36    105s] (I)       targetCongestionRatioV : 1.00
[01/02 16:02:36    105s] (I)       layerCongestionRatio   : 0.70
[01/02 16:02:36    105s] (I)       m1CongestionRatio      : 0.10
[01/02 16:02:36    105s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:02:36    105s] (I)       localRouteEffort       : 1.00
[01/02 16:02:36    105s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:02:36    105s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:02:36    105s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:02:36    105s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:02:36    105s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:02:36    105s] (I)       routeVias              : 
[01/02 16:02:36    105s] (I)       readTROption           : true
[01/02 16:02:36    105s] (I)       extraSpacingFactor     : 1.00
[01/02 16:02:36    105s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:02:36    105s] (I)       routeSelectedNetsOnly  : false
[01/02 16:02:36    105s] (I)       clkNetUseMaxDemand     : false
[01/02 16:02:36    105s] (I)       extraDemandForClocks   : 0
[01/02 16:02:36    105s] (I)       steinerRemoveLayers    : false
[01/02 16:02:36    105s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:02:36    105s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:02:36    105s] (I)       similarTopologyRoutingFast : false
[01/02 16:02:36    105s] (I)       spanningTreeRefinement : false
[01/02 16:02:36    105s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:02:36    105s] (I)       starting read tracks
[01/02 16:02:36    105s] (I)       build grid graph
[01/02 16:02:36    105s] (I)       build grid graph start
[01/02 16:02:36    105s] [NR-eGR] Layer1 has no routable track
[01/02 16:02:36    105s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:02:36    105s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:02:36    105s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:02:36    105s] (I)       build grid graph end
[01/02 16:02:36    105s] (I)       numViaLayers=4
[01/02 16:02:36    105s] (I)       Reading via V2 for layer: 0 
[01/02 16:02:36    105s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:02:36    105s] (I)       Reading via VL for layer: 2 
[01/02 16:02:36    105s] (I)       end build via table
[01/02 16:02:36    105s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:02:36    105s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:02:36    105s] (I)       readDataFromPlaceDB
[01/02 16:02:36    105s] (I)       Read net information..
[01/02 16:02:36    105s] [NR-eGR] Read numTotalNets=1246  numIgnoredNets=0
[01/02 16:02:36    105s] (I)       Read testcase time = 0.000 seconds
[01/02 16:02:36    105s] 
[01/02 16:02:36    105s] (I)       read default dcut vias
[01/02 16:02:36    105s] (I)       Reading via V2 for layer: 0 
[01/02 16:02:36    105s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:02:36    105s] (I)       Reading via VL for layer: 2 
[01/02 16:02:36    105s] (I)       build grid graph start
[01/02 16:02:36    105s] (I)       build grid graph end
[01/02 16:02:36    105s] (I)       Model blockage into capacity
[01/02 16:02:36    105s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:02:36    105s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:02:36    105s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:02:36    105s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:02:36    105s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:02:36    105s] (I)       Modeling time = 0.130 seconds
[01/02 16:02:36    105s] 
[01/02 16:02:36    105s] (I)       Number of ignored nets = 0
[01/02 16:02:36    105s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:02:36    105s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:02:36    105s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:02:36    105s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:02:36    105s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:02:36    105s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:02:36    105s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:02:36    105s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:02:36    105s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:02:36    105s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:02:36    105s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1523.2 MB
[01/02 16:02:36    105s] (I)       Ndr track 0 does not exist
[01/02 16:02:36    105s] (I)       Layer1  viaCost=300.00
[01/02 16:02:36    105s] (I)       Layer2  viaCost=100.00
[01/02 16:02:36    105s] (I)       Layer3  viaCost=200.00
[01/02 16:02:36    105s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:02:36    105s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:02:36    105s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:02:36    105s] (I)       Site Width          :   560  (dbu)
[01/02 16:02:36    105s] (I)       Row Height          :  5600  (dbu)
[01/02 16:02:36    105s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:02:36    105s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:02:36    105s] (I)       grid                :   828   828     4
[01/02 16:02:36    105s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:02:36    105s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:02:36    105s] (I)       Default wire width  :   230   280   280   440
[01/02 16:02:36    105s] (I)       Default wire space  :   230   280   280   460
[01/02 16:02:36    105s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:02:36    105s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:02:36    105s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:02:36    105s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:02:36    105s] (I)       Num of masks        :     1     1     1     1
[01/02 16:02:36    105s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:02:36    105s] (I)       --------------------------------------------------------
[01/02 16:02:36    105s] 
[01/02 16:02:36    105s] [NR-eGR] ============ Routing rule table ============
[01/02 16:02:36    105s] [NR-eGR] Rule id 0. Nets 1246 
[01/02 16:02:36    105s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:02:36    105s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:02:36    105s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:02:36    105s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:02:36    105s] [NR-eGR] ========================================
[01/02 16:02:36    105s] [NR-eGR] 
[01/02 16:02:36    105s] (I)       After initializing earlyGlobalRoute syMemory usage = 1523.2 MB
[01/02 16:02:36    105s] (I)       Loading and dumping file time : 0.17 seconds
[01/02 16:02:36    105s] (I)       ============= Initialization =============
[01/02 16:02:36    105s] (I)       totalPins=4475  totalGlobalPin=4343 (97.05%)
[01/02 16:02:36    105s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:02:36    105s] [NR-eGR] Layer group 1: route 1246 net(s) in layer range [2, 4]
[01/02 16:02:36    105s] (I)       ============  Phase 1a Route ============
[01/02 16:02:36    105s] (I)       Phase 1a runs 0.01 seconds
[01/02 16:02:36    105s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[01/02 16:02:36    105s] (I)       Usage: 45112 = (16552 H, 28560 V) = (0.31% H, 0.37% V) = (9.269e+04um H, 1.599e+05um V)
[01/02 16:02:36    105s] (I)       
[01/02 16:02:36    105s] (I)       ============  Phase 1b Route ============
[01/02 16:02:36    105s] (I)       Phase 1b runs 0.00 seconds
[01/02 16:02:36    105s] (I)       Usage: 45112 = (16552 H, 28560 V) = (0.31% H, 0.37% V) = (9.269e+04um H, 1.599e+05um V)
[01/02 16:02:36    105s] (I)       
[01/02 16:02:36    105s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526272e+05um
[01/02 16:02:36    105s] (I)       ============  Phase 1c Route ============
[01/02 16:02:36    105s] (I)       Level2 Grid: 166 x 166
[01/02 16:02:36    105s] (I)       Phase 1c runs 0.02 seconds
[01/02 16:02:36    105s] (I)       Usage: 45112 = (16552 H, 28560 V) = (0.31% H, 0.37% V) = (9.269e+04um H, 1.599e+05um V)
[01/02 16:02:36    105s] (I)       
[01/02 16:02:36    105s] (I)       ============  Phase 1d Route ============
[01/02 16:02:36    105s] (I)       Phase 1d runs 0.00 seconds
[01/02 16:02:36    105s] (I)       Usage: 45112 = (16552 H, 28560 V) = (0.31% H, 0.37% V) = (9.269e+04um H, 1.599e+05um V)
[01/02 16:02:36    105s] (I)       
[01/02 16:02:36    105s] (I)       ============  Phase 1e Route ============
[01/02 16:02:36    105s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:02:36    105s] (I)       Usage: 45112 = (16552 H, 28560 V) = (0.31% H, 0.37% V) = (9.269e+04um H, 1.599e+05um V)
[01/02 16:02:36    105s] (I)       
[01/02 16:02:36    105s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526272e+05um
[01/02 16:02:36    105s] [NR-eGR] 
[01/02 16:02:36    105s] (I)       ============  Phase 1l Route ============
[01/02 16:02:36    105s] (I)       Phase 1l runs 0.01 seconds
[01/02 16:02:36    105s] (I)       
[01/02 16:02:36    105s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:02:36    105s] [NR-eGR]                OverCon            
[01/02 16:02:36    105s] [NR-eGR]                 #Gcell     %Gcell
[01/02 16:02:36    105s] [NR-eGR] Layer              (1)    OverCon 
[01/02 16:02:36    105s] [NR-eGR] ------------------------------------
[01/02 16:02:36    105s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[01/02 16:02:36    105s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[01/02 16:02:36    105s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[01/02 16:02:36    105s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[01/02 16:02:36    105s] [NR-eGR] ------------------------------------
[01/02 16:02:36    105s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[01/02 16:02:36    105s] [NR-eGR] 
[01/02 16:02:36    105s] (I)       Total Global Routing Runtime: 0.17 seconds
[01/02 16:02:36    106s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:02:36    106s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:02:36    106s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:02:36    106s] [NR-eGR] End Peak syMemory usage = 1523.2 MB
[01/02 16:02:36    106s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.39 seconds
[01/02 16:02:36    106s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:36    106s] [hotspot] |            |   max hotspot | total hotspot |
[01/02 16:02:36    106s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:36    106s] [hotspot] | normalized |          0.00 |          0.00 |
[01/02 16:02:36    106s] [hotspot] +------------+---------------+---------------+
[01/02 16:02:36    106s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/02 16:02:36    106s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/02 16:02:36    106s] #################################################################################
[01/02 16:02:36    106s] # Design Stage: PreRoute
[01/02 16:02:36    106s] # Design Name: cpu
[01/02 16:02:36    106s] # Design Mode: 90nm
[01/02 16:02:36    106s] # Analysis Mode: MMMC Non-OCV 
[01/02 16:02:36    106s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:02:36    106s] # Signoff Settings: SI Off 
[01/02 16:02:36    106s] #################################################################################
[01/02 16:02:36    106s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:02:36    106s] Calculate delays in BcWc mode...
[01/02 16:02:36    106s] Topological Sorting (REAL = 0:00:00.0, MEM = 1521.2M, InitMEM = 1521.2M)
[01/02 16:02:36    106s] Start delay calculation (fullDC) (1 T). (MEM=1521.23)
[01/02 16:02:36    106s] End AAE Lib Interpolated Model. (MEM=1537.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:02:36    106s] Total number of fetched objects 1283
[01/02 16:02:36    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:02:36    106s] End delay calculation. (MEM=1537.37 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:02:36    106s] End delay calculation (fullDC). (MEM=1537.37 CPU=0:00:00.3 REAL=0:00:00.0)
[01/02 16:02:36    106s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1537.4M) ***
[01/02 16:02:36    106s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:46 mem=1537.4M)
[01/02 16:02:36    106s] Effort level <high> specified for reg2reg path_group
[01/02 16:02:36    106s] Reported timing to dir ./timingReports
[01/02 16:02:36    106s] **optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1197.8M, totSessionCpu=0:01:46 **
[01/02 16:02:37    106s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.710  |  4.710  |  5.407  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.214%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1214.6M, totSessionCpu=0:01:47 **
[01/02 16:02:37    106s] Deleting Cell Server ...
[01/02 16:02:37    106s] Deleting Lib Analyzer.
[01/02 16:02:37    106s] *** Finished optDesign ***
[01/02 16:02:37    106s] 
[01/02 16:02:37    106s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:42.0 real=0:00:42.0)
[01/02 16:02:37    106s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[01/02 16:02:37    106s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[01/02 16:02:37    106s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.1 real=0:00:02.1)
[01/02 16:02:37    106s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:22.3 real=0:00:22.2)
[01/02 16:02:37    106s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[01/02 16:02:37    106s] Info: pop threads available for lower-level modules during optimization.
[01/02 16:03:03    108s] <CMD> create_ccopt_clock_tree_spec
[01/02 16:03:03    108s] Creating clock tree spec for modes (timing configs): my_constraint_mode
[01/02 16:03:03    108s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/02 16:03:03    108s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:03:03    108s] Summary for sequential cells identification: 
[01/02 16:03:03    108s]   Identified SBFF number: 114
[01/02 16:03:03    108s]   Identified MBFF number: 0
[01/02 16:03:03    108s]   Identified SB Latch number: 0
[01/02 16:03:03    108s]   Identified MB Latch number: 0
[01/02 16:03:03    108s]   Not identified SBFF number: 6
[01/02 16:03:03    108s]   Not identified MBFF number: 0
[01/02 16:03:03    108s]   Not identified SB Latch number: 0
[01/02 16:03:03    108s]   Not identified MB Latch number: 0
[01/02 16:03:03    108s]   Number of sequential cells which are not FFs: 83
[01/02 16:03:03    108s] Creating Cell Server, finished. 
[01/02 16:03:03    108s] 
[01/02 16:03:03    108s]  Visiting view : my_analysis_view_setup
[01/02 16:03:03    108s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:03:03    108s]  Visiting view : my_analysis_view_hold
[01/02 16:03:03    108s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:03:03    108s]  Setting StdDelay to 50.60
[01/02 16:03:03    108s] Reset timing graph...
[01/02 16:03:03    108s] Ignoring AAE DB Resetting ...
[01/02 16:03:03    108s] Reset timing graph done.
[01/02 16:03:03    108s] Ignoring AAE DB Resetting ...
[01/02 16:03:03    108s] Analyzing clock structure...
[01/02 16:03:03    108s] **ERROR: (IMPCCOPT-4156):	The SDC clock clk has source pin reset_n, which drives a net that has other drivers. Clock trees for this clock will be defined on the fanout pins of the net instead.
Type 'man IMPCCOPT-4156' for more detail.
[01/02 16:03:03    108s] Analyzing clock structure done.
[01/02 16:03:03    108s] Reset timing graph...
[01/02 16:03:03    108s] Ignoring AAE DB Resetting ...
[01/02 16:03:03    108s] Reset timing graph done.
[01/02 16:03:03    108s] Extracting original clock gating for clk...
[01/02 16:03:03    108s]   clock_tree clk contains 292 sinks and 0 clock gates.
[01/02 16:03:03    108s]   Extraction for clk complete.
[01/02 16:03:03    108s] Extracting original clock gating for clk done.
[01/02 16:03:03    108s] Checking clock tree convergence...
[01/02 16:03:03    108s] Checking clock tree convergence done.
[01/02 16:03:15    109s] <CMD> ccopt_design
[01/02 16:03:15    109s] #% Begin ccopt_design (date=01/02 16:03:15, mem=1203.7M)
[01/02 16:03:15    109s] Runtime...
[01/02 16:03:15    109s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[01/02 16:03:15    109s] Preferred extra space for top nets is 0
[01/02 16:03:15    109s] Preferred extra space for trunk nets is 1
[01/02 16:03:15    109s] Preferred extra space for leaf nets is 1
[01/02 16:03:15    109s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/02 16:03:15    109s] Set place::cacheFPlanSiteMark to 1
[01/02 16:03:15    109s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/02 16:03:15    109s] Using CCOpt effort standard.
[01/02 16:03:15    109s] CCOpt::Phase::Initialization...
[01/02 16:03:15    109s] Check Prerequisites...
[01/02 16:03:15    109s] Leaving CCOpt scope - CheckPlace...
[01/02 16:03:15    109s] Core basic site is CoreSite
[01/02 16:03:15    109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:03:15    109s] Mark StBox On SiteArr starts
[01/02 16:03:15    109s] Mark StBox On SiteArr ends
[01/02 16:03:15    109s] Begin checking placement ... (start mem=1349.3M, init mem=1349.3M)
[01/02 16:03:15    109s] *info: Placed = 1144          
[01/02 16:03:15    109s] *info: Unplaced = 0           
[01/02 16:03:15    109s] Placement Density:0.21%(33825/15824162)
[01/02 16:03:15    109s] Placement Density (including fixed std cells):0.21%(33825/15824162)
[01/02 16:03:15    109s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1349.3M)
[01/02 16:03:15    109s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/02 16:03:15    109s] Validating CTS configuration...
[01/02 16:03:15    109s] Non-default CCOpt properties:
[01/02 16:03:15    109s] preferred_extra_space is set for at least one key
[01/02 16:03:15    109s] route_type is set for at least one key
[01/02 16:03:15    109s] target_max_trans_sdc is set for at least one key
[01/02 16:03:15    109s] Using cell based legalization.
[01/02 16:03:15    109s] EdiLegalizer::Interface::Instance
[01/02 16:03:15    109s] EdiLegalizer::Interface::Instance done runtime = 0
[01/02 16:03:15    109s] EdiLegalizer::Interface::Activate
[01/02 16:03:15    110s] Core basic site is CoreSite
[01/02 16:03:15    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:03:15    110s] Mark StBox On SiteArr starts
[01/02 16:03:15    110s] Mark StBox On SiteArr ends
[01/02 16:03:15    110s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1349.3MB).
[01/02 16:03:15    110s] EdiLegalizer::Interface::Activate done runtime = 0.12
[01/02 16:03:15    110s] Route type trimming info:
[01/02 16:03:15    110s]   No route type modifications were made.
[01/02 16:03:15    110s] Clock tree balancer configuration for clock_tree clk:
[01/02 16:03:15    110s] Non-default CCOpt properties for clock tree clk:
[01/02 16:03:15    110s]   route_type (leaf): default_route_type_leaf (default: default)
[01/02 16:03:15    110s]   route_type (trunk): default_route_type_nonleaf (default: default)
[01/02 16:03:15    110s]   route_type (top): default_route_type_nonleaf (default: default)
[01/02 16:03:15    110s] Library Trimming...
[01/02 16:03:15    110s] (I)       Initializing Steiner engine. 
[01/02 16:03:15    110s] (I)       Reading DB...
[01/02 16:03:15    110s] (I)       Number of ignored instance 0
[01/02 16:03:15    110s] (I)       numMoveCells=1144, numMacros=1044  numPads=102  numMultiRowHeightInsts=0
[01/02 16:03:15    110s] (I)       Identified Clock instances: Flop 295, Clock buffer/inverter 0, Gate 0
[01/02 16:03:15    110s] (I)       before initializing RouteDB syMemory usage = 1349.3 MB
[01/02 16:03:15    110s] (I)       congestionReportName   : 
[01/02 16:03:15    110s] (I)       layerRangeFor2DCongestion : 
[01/02 16:03:15    110s] (I)       buildTerm2TermWires    : 1
[01/02 16:03:15    110s] (I)       doTrackAssignment      : 0
[01/02 16:03:15    110s] (I)       dumpBookshelfFiles     : 0
[01/02 16:03:15    110s] (I)       numThreads             : 1
[01/02 16:03:15    110s] (I)       bufferingAwareRouting  : true
[01/02 16:03:15    110s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:03:15    110s] (I)       honorPin               : false
[01/02 16:03:15    110s] (I)       honorPinGuide          : true
[01/02 16:03:15    110s] (I)       honorPartition         : false
[01/02 16:03:15    110s] (I)       allowPartitionCrossover: false
[01/02 16:03:15    110s] (I)       honorSingleEntry       : true
[01/02 16:03:15    110s] (I)       honorSingleEntryStrong : true
[01/02 16:03:15    110s] (I)       handleViaSpacingRule   : false
[01/02 16:03:15    110s] (I)       handleEolSpacingRule   : true
[01/02 16:03:15    110s] (I)       PDConstraint           : none
[01/02 16:03:15    110s] (I)       expBetterNDRHandling   : true
[01/02 16:03:15    110s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:03:15    110s] (I)       routingEffortLevel     : 3
[01/02 16:03:15    110s] (I)       effortLevel            : standard
[01/02 16:03:15    110s] [NR-eGR] minRouteLayer          : 2
[01/02 16:03:15    110s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:03:15    110s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:03:15    110s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:03:15    110s] (I)       numRowsPerGCell        : 1
[01/02 16:03:15    110s] (I)       speedUpLargeDesign     : 0
[01/02 16:03:15    110s] (I)       multiThreadingTA       : 1
[01/02 16:03:15    110s] (I)       blkAwareLayerSwitching : 1
[01/02 16:03:15    110s] (I)       optimizationMode       : false
[01/02 16:03:15    110s] (I)       routeSecondPG          : false
[01/02 16:03:15    110s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:03:15    110s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:03:15    110s] (I)       punchThroughDistance   : 2147483647.00
[01/02 16:03:15    110s] (I)       scenicBound            : 1.15
[01/02 16:03:15    110s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:03:15    110s] (I)       source-to-sink ratio   : 0.30
[01/02 16:03:15    110s] (I)       targetCongestionRatioH : 1.00
[01/02 16:03:15    110s] (I)       targetCongestionRatioV : 1.00
[01/02 16:03:15    110s] (I)       layerCongestionRatio   : 1.00
[01/02 16:03:15    110s] (I)       m1CongestionRatio      : 0.10
[01/02 16:03:15    110s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:03:15    110s] (I)       localRouteEffort       : 1.00
[01/02 16:03:15    110s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:03:15    110s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:03:15    110s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:03:15    110s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:03:15    110s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:03:15    110s] (I)       routeVias              : 
[01/02 16:03:15    110s] (I)       readTROption           : true
[01/02 16:03:15    110s] (I)       extraSpacingFactor     : 1.00
[01/02 16:03:15    110s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:03:15    110s] (I)       routeSelectedNetsOnly  : false
[01/02 16:03:15    110s] (I)       clkNetUseMaxDemand     : false
[01/02 16:03:15    110s] (I)       extraDemandForClocks   : 0
[01/02 16:03:15    110s] (I)       steinerRemoveLayers    : false
[01/02 16:03:15    110s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:03:15    110s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:03:15    110s] (I)       similarTopologyRoutingFast : true
[01/02 16:03:15    110s] (I)       spanningTreeRefinement : false
[01/02 16:03:15    110s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:03:15    110s] (I)       starting read tracks
[01/02 16:03:15    110s] (I)       build grid graph
[01/02 16:03:15    110s] (I)       build grid graph start
[01/02 16:03:15    110s] [NR-eGR] Layer1 has no routable track
[01/02 16:03:15    110s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:03:15    110s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:03:15    110s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:03:15    110s] (I)       build grid graph end
[01/02 16:03:15    110s] (I)       numViaLayers=4
[01/02 16:03:15    110s] (I)       Reading via V2 for layer: 0 
[01/02 16:03:15    110s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:03:15    110s] (I)       Reading via VL for layer: 2 
[01/02 16:03:15    110s] (I)       end build via table
[01/02 16:03:15    110s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:03:15    110s] (I)       readDataFromPlaceDB
[01/02 16:03:15    110s] (I)       Read net information..
[01/02 16:03:15    110s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[01/02 16:03:15    110s] (I)       Read testcase time = 0.000 seconds
[01/02 16:03:15    110s] 
[01/02 16:03:15    110s] (I)       read default dcut vias
[01/02 16:03:15    110s] (I)       Reading via V2 for layer: 0 
[01/02 16:03:15    110s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:03:15    110s] (I)       Reading via VL for layer: 2 
[01/02 16:03:15    110s] (I)       build grid graph start
[01/02 16:03:15    110s] (I)       build grid graph end
[01/02 16:03:15    110s] (I)       Model blockage into capacity
[01/02 16:03:15    110s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:03:15    110s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:03:15    110s] (I)       blocked area on Layer2 : 5986798776450  (27.81%)
[01/02 16:03:15    110s] (I)       blocked area on Layer3 : 6418214695550  (29.81%)
[01/02 16:03:15    110s] (I)       blocked area on Layer4 : 9139787846100  (42.45%)
[01/02 16:03:15    110s] (I)       Modeling time = 0.170 seconds
[01/02 16:03:15    110s] 
[01/02 16:03:15    110s] (I)       Moved 0 terms for better access 
[01/02 16:03:15    110s] (I)       Number of ignored nets = 0
[01/02 16:03:15    110s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:03:15    110s] (I)       Number of clock nets = 0.  Ignored: No
[01/02 16:03:15    110s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:03:15    110s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:03:15    110s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:03:15    110s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:03:15    110s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:03:15    110s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:03:15    110s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:03:15    110s] (I)       Constructing bin map
[01/02 16:03:15    110s] (I)       Initialize bin information with width=11200 height=11200
[01/02 16:03:15    110s] (I)       Done constructing bin map
[01/02 16:03:15    110s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1349.3 MB
[01/02 16:03:15    110s] (I)       Ndr track 0 does not exist
[01/02 16:03:15    110s] (I)       Layer1  viaCost=300.00
[01/02 16:03:15    110s] (I)       Layer2  viaCost=100.00
[01/02 16:03:15    110s] (I)       Layer3  viaCost=200.00
[01/02 16:03:15    110s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:03:15    110s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:03:15    110s] (I)       core area           :  (330000, 330000) - (4309920, 4306000)
[01/02 16:03:15    110s] (I)       Site Width          :   560  (dbu)
[01/02 16:03:15    110s] (I)       Row Height          :  5600  (dbu)
[01/02 16:03:15    110s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:03:15    110s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:03:15    110s] (I)       grid                :   828   828     4
[01/02 16:03:15    110s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:03:15    110s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:03:15    110s] (I)       Default wire width  :   230   280   280   440
[01/02 16:03:15    110s] (I)       Default wire space  :   230   280   280   460
[01/02 16:03:15    110s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:03:15    110s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:03:15    110s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:03:15    110s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:03:15    110s] (I)       Num of masks        :     1     1     1     1
[01/02 16:03:15    110s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:03:15    110s] (I)       --------------------------------------------------------
[01/02 16:03:15    110s] 
[01/02 16:03:15    110s] [NR-eGR] ============ Routing rule table ============
[01/02 16:03:15    110s] [NR-eGR] Rule id 0. Nets 0 
[01/02 16:03:15    110s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:03:15    110s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:03:15    110s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:03:15    110s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:03:15    110s] [NR-eGR] ========================================
[01/02 16:03:15    110s] [NR-eGR] 
[01/02 16:03:15    110s] (I)       After initializing earlyGlobalRoute syMemory usage = 1382.0 MB
[01/02 16:03:15    110s] (I)       Loading and dumping file time : 0.24 seconds
[01/02 16:03:15    110s] (I)       total 2D Cap : 13018239 = (5299996 H, 7718243 V)
[01/02 16:03:15    110s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:03:15    110s] End AAE Lib Interpolated Model. (MEM=1423.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:03:15    110s]   Library trimming buffers in power domain auto-default and half-corner my_delay_corner_max:setup.late removed 0 of 5 cells
[01/02 16:03:15    110s] Original list had 5 cells:
[01/02 16:03:15    110s] bufbdf buffd4 bufbd4 buffd2 bufbd2 
[01/02 16:03:15    110s] Library trimming was not able to trim any cells:
[01/02 16:03:15    110s] bufbdf buffd4 bufbd4 buffd2 bufbd2 
[01/02 16:03:15    110s]   Library trimming inverters in power domain auto-default and half-corner my_delay_corner_max:setup.late removed 0 of 6 cells
[01/02 16:03:15    110s] Original list had 6 cells:
[01/02 16:03:15    110s] invbdk invbdf invbda invbd7 invbd4 invbd2 
[01/02 16:03:15    110s] Library trimming was not able to trim any cells:
[01/02 16:03:15    110s] invbdk invbdf invbda invbd7 invbd4 invbd2 
[01/02 16:03:15    110s]   For power domain auto-default:
[01/02 16:03:15    110s]     Buffers:     bufbdf buffd4 bufbd4 buffd2 bufbd2 
[01/02 16:03:15    110s]     Inverters:   invbdk invbdf invbda invbd7 invbd4 invbd2 
[01/02 16:03:15    110s]     Clock gates: gclrsna gclrsn7 gclrsn4 gclrsn2 gclrsn1 
[01/02 16:03:15    110s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 16654495.704um^2
[01/02 16:03:15    110s]   Top Routing info:
[01/02 16:03:15    110s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: TOP_M/M3; 
[01/02 16:03:15    110s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/02 16:03:15    110s]   Trunk Routing info:
[01/02 16:03:15    110s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: TOP_M/M3; 
[01/02 16:03:15    110s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/02 16:03:15    110s]   Leaf Routing info:
[01/02 16:03:15    110s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: TOP_M/M3; 
[01/02 16:03:15    110s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/02 16:03:15    110s]   For timing_corner my_delay_corner_max:setup, late:
[01/02 16:03:15    110s]     Slew time target (leaf):    0.400ns
[01/02 16:03:15    110s]     Slew time target (trunk):   0.400ns
[01/02 16:03:15    110s]     Slew time target (top):     0.400ns (Note: no nets are considered top nets in this clock tree)
[01/02 16:03:15    110s]     Buffer unit delay for power domain auto-default:   0.248ns
[01/02 16:03:15    110s]     Buffer max distance for power domain auto-default: 2825.084um
[01/02 16:03:15    110s]   Fastest wire driving cells and distances for power domain auto-default:
[01/02 16:03:16    110s]     Buffer    : {lib_cell:bufbdf, fastest_considered_half_corner=my_delay_corner_max:setup.late, optimalDrivingDistance=2825.084um, saturatedSlew=0.358ns, speed=6129.494um per ns, cellArea=21.091um^2 per 1000um}
[01/02 16:03:16    111s]     Inverter  : {lib_cell:invbdk, fastest_considered_half_corner=my_delay_corner_max:setup.late, optimalDrivingDistance=2526.125um, saturatedSlew=0.333ns, speed=10578.413um per ns, cellArea=26.070um^2 per 1000um}
[01/02 16:03:16    111s]     Clock gate: {lib_cell:gclrsna, fastest_considered_half_corner=my_delay_corner_max:setup.late, optimalDrivingDistance=1967.868um, saturatedSlew=0.364ns, speed=2905.889um per ns, cellArea=43.027um^2 per 1000um}
[01/02 16:03:16    111s] Library Trimming done.
[01/02 16:03:16    111s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] Logic Sizing Table:
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] ----------------------------------------------------------
[01/02 16:03:16    111s] Cell    Instance count    Source    Eligible library cells
[01/02 16:03:16    111s] ----------------------------------------------------------
[01/02 16:03:16    111s]   (empty table)
[01/02 16:03:16    111s] ----------------------------------------------------------
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] Clock tree clk has 1 cts_max_fanout violation.
[01/02 16:03:16    111s] Clock tree balancer configuration for skew_group clk/my_constraint_mode:
[01/02 16:03:16    111s]   Sources:                     pin clk
[01/02 16:03:16    111s]   Total number of sinks:       292
[01/02 16:03:16    111s]   Delay constrained sinks:     291
[01/02 16:03:16    111s]   Non-leaf sinks:              0
[01/02 16:03:16    111s]   Ignore pins:                 0
[01/02 16:03:16    111s]  Timing corner my_delay_corner_max:setup.late:
[01/02 16:03:16    111s]   Skew target:                 0.248ns
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] Clock Tree Violations Report
[01/02 16:03:16    111s] ============================
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[01/02 16:03:16    111s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[01/02 16:03:16    111s] Consider reviewing your design and relaunching CCOpt.
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] Max Fanout Violations
[01/02 16:03:16    111s] ---------------------
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] Node the root driver for clock_tree clk at (1106.460,4390.445), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}, has 292 fanout.
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-TOP_M are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/02 16:03:16    111s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-TOP_M are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/02 16:03:16    111s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-TOP_M are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/02 16:03:16    111s] Primary reporting skew group is skew_group clk/my_constraint_mode with 292 clock sinks.
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] Via Selection for Estimated Routes (rule default):
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] ------------------------------------------------------------
[01/02 16:03:16    111s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[01/02 16:03:16    111s] Range                (Ohm)    (fF)     (fs)     Only
[01/02 16:03:16    111s] ------------------------------------------------------------
[01/02 16:03:16    111s] M1-M2    V2          6.000    0.000    0.000    false
[01/02 16:03:16    111s] M2-M3    V3_cross    6.000    0.000    0.000    false
[01/02 16:03:16    111s] M2-M3    V3_TOS_N    6.000    0.000    0.000    true
[01/02 16:03:16    111s] M3-M4    VL          2.500    0.000    0.000    false
[01/02 16:03:16    111s] M3-M4    VL_TOS_E    2.500    0.000    0.000    true
[01/02 16:03:16    111s] ------------------------------------------------------------
[01/02 16:03:16    111s] 
[01/02 16:03:16    111s] No ideal or dont_touch nets found in the clock tree
[01/02 16:03:16    111s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Failed to load LP libraries; retrying...
[01/02 16:03:17    111s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Failed to load LP libraries; retrying...
[01/02 16:03:18    111s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Unable to load LP libraries
[01/02 16:03:18    111s] Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:03.7)
[01/02 16:03:18    111s] Check Prerequisites done. (took cpu=0:00:01.8 real=0:00:03.8)
[01/02 16:03:18    111s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.8 real=0:00:03.8)
[01/02 16:03:18    111s] EdiLegalizer::Interface::Release
[01/02 16:03:18    111s] EdiLegalizer::Interface::Release done runtime = 0.02
[01/02 16:03:18    111s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[01/02 16:03:18    111s] Set place::cacheFPlanSiteMark to 0
[01/02 16:03:18    111s] 
[01/02 16:03:18    111s] *** Summary of all messages that are not suppressed in this session:
[01/02 16:03:18    111s] Severity  ID               Count  Summary                                  
[01/02 16:03:18    111s] ERROR     IMPCCOPT-3092        3  Couldn't load external LP solver library...
[01/02 16:03:18    111s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[01/02 16:03:18    111s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[01/02 16:03:18    111s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[01/02 16:03:18    111s] *** Message Summary: 4 warning(s), 4 error(s)
[01/02 16:03:18    111s] 
[01/02 16:03:18    111s] #% End ccopt_design (date=01/02 16:03:18, total cpu=0:00:01.9, real=0:00:03.0, peak res=1291.4M, current mem=1291.4M)
[01/02 16:03:18    111s] 
[01/02 16:03:31    112s] <CMD> timeDesign -postCTS
[01/02 16:03:31    112s] Start to check current routing status for nets...
[01/02 16:03:31    112s] All nets are already routed correctly.
[01/02 16:03:31    112s] End to check current routing status for nets (mem=1319.2M)
[01/02 16:03:31    112s] Effort level <high> specified for reg2reg path_group
[01/02 16:03:31    112s] #################################################################################
[01/02 16:03:31    112s] # Design Stage: PreRoute
[01/02 16:03:31    112s] # Design Name: cpu
[01/02 16:03:31    112s] # Design Mode: 90nm
[01/02 16:03:31    112s] # Analysis Mode: MMMC Non-OCV 
[01/02 16:03:31    112s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:03:31    112s] # Signoff Settings: SI Off 
[01/02 16:03:31    112s] #################################################################################
[01/02 16:03:31    112s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:03:31    112s] Calculate delays in BcWc mode...
[01/02 16:03:31    112s] Topological Sorting (REAL = 0:00:00.0, MEM = 1323.2M, InitMEM = 1323.2M)
[01/02 16:03:31    112s] Start delay calculation (fullDC) (1 T). (MEM=1323.18)
[01/02 16:03:31    112s] End AAE Lib Interpolated Model. (MEM=1339.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:03:32    113s] Total number of fetched objects 1283
[01/02 16:03:32    113s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:03:32    113s] End delay calculation. (MEM=1406.09 CPU=0:00:00.2 REAL=0:00:01.0)
[01/02 16:03:32    113s] End delay calculation (fullDC). (MEM=1406.09 CPU=0:00:00.2 REAL=0:00:01.0)
[01/02 16:03:32    113s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1406.1M) ***
[01/02 16:03:32    113s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:53 mem=1406.1M)
[01/02 16:03:32    113s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.701  |  4.701  |  5.249  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.214%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[01/02 16:03:32    113s] Total CPU time: 0.7 sec
[01/02 16:03:32    113s] Total Real time: 1.0 sec
[01/02 16:03:32    113s] Total Memory Usage: 1337.3125 Mbytes
[01/02 16:03:39    113s] <CMD> optDesign -postCTS
[01/02 16:03:39    113s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/02 16:03:39    113s] Core basic site is CoreSite
[01/02 16:03:39    113s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:03:39    113s] Mark StBox On SiteArr starts
[01/02 16:03:39    113s] Mark StBox On SiteArr ends
[01/02 16:03:39    114s] #spOpts: mergeVia=F 
[01/02 16:03:39    114s] GigaOpt running with 1 threads.
[01/02 16:03:39    114s] Info: 1 threads available for lower-level modules during optimization.
[01/02 16:03:39    114s] #spOpts: mergeVia=F 
[01/02 16:03:40    114s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1337.3MB).
[01/02 16:03:40    114s] 
[01/02 16:03:40    114s] Creating Lib Analyzer ...
[01/02 16:03:40    114s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:03:40    114s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[01/02 16:03:40    114s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:03:40    114s] 
[01/02 16:03:40    115s] Creating Lib Analyzer, finished. 
[01/02 16:03:40    115s] Effort level <high> specified for reg2reg path_group
[01/02 16:03:41    115s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1178.3M, totSessionCpu=0:01:55 **
[01/02 16:03:41    115s] *** optDesign -postCTS ***
[01/02 16:03:41    115s] DRC Margin: user margin 0.0; extra margin 0.2
[01/02 16:03:41    115s] Hold Target Slack: user slack 0
[01/02 16:03:41    115s] Setup Target Slack: user slack 0; extra slack 0.1
[01/02 16:03:41    115s] setUsefulSkewMode -ecoRoute false
[01/02 16:03:41    115s] Deleting Cell Server ...
[01/02 16:03:41    115s] Deleting Lib Analyzer.
[01/02 16:03:41    115s] Multi-VT timing optimization disabled based on library information.
[01/02 16:03:41    115s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:03:41    115s] Summary for sequential cells identification: 
[01/02 16:03:41    115s]   Identified SBFF number: 114
[01/02 16:03:41    115s]   Identified MBFF number: 0
[01/02 16:03:41    115s]   Identified SB Latch number: 0
[01/02 16:03:41    115s]   Identified MB Latch number: 0
[01/02 16:03:41    115s]   Not identified SBFF number: 6
[01/02 16:03:41    115s]   Not identified MBFF number: 0
[01/02 16:03:41    115s]   Not identified SB Latch number: 0
[01/02 16:03:41    115s]   Not identified MB Latch number: 0
[01/02 16:03:41    115s]   Number of sequential cells which are not FFs: 83
[01/02 16:03:41    115s] Creating Cell Server, finished. 
[01/02 16:03:41    115s] 
[01/02 16:03:41    115s]  Visiting view : my_analysis_view_setup
[01/02 16:03:41    115s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:03:41    115s]  Visiting view : my_analysis_view_hold
[01/02 16:03:41    115s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:03:41    115s]  Setting StdDelay to 50.60
[01/02 16:03:41    115s] Deleting Cell Server ...
[01/02 16:03:41    115s] Start to check current routing status for nets...
[01/02 16:03:41    115s] All nets are already routed correctly.
[01/02 16:03:41    115s] End to check current routing status for nets (mem=1345.3M)
[01/02 16:03:41    115s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.701  |  4.701  |  5.249  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.214%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1174.6M, totSessionCpu=0:01:56 **
[01/02 16:03:41    115s] ** INFO : this run is activating low effort ccoptDesign flow
[01/02 16:03:41    115s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:03:41    115s] ### Creating PhyDesignMc. totSessionCpu=0:01:56 mem=1337.3M
[01/02 16:03:41    115s] #spOpts: mergeVia=F 
[01/02 16:03:41    115s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1337.3MB).
[01/02 16:03:41    115s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:56 mem=1337.3M
[01/02 16:03:41    115s] *** Starting optimizing excluded clock nets MEM= 1337.3M) ***
[01/02 16:03:41    115s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1337.3M) ***
[01/02 16:03:41    115s] *** Starting optimizing excluded clock nets MEM= 1337.3M) ***
[01/02 16:03:41    115s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1337.3M) ***
[01/02 16:03:41    115s] Info: Done creating the CCOpt slew target map.
[01/02 16:03:41    115s] *** Timing Is met
[01/02 16:03:41    115s] *** Check timing (0:00:00.0)
[01/02 16:03:41    115s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:03:41    115s] Summary for sequential cells identification: 
[01/02 16:03:41    115s]   Identified SBFF number: 114
[01/02 16:03:41    115s]   Identified MBFF number: 0
[01/02 16:03:41    115s]   Identified SB Latch number: 0
[01/02 16:03:41    115s]   Identified MB Latch number: 0
[01/02 16:03:41    115s]   Not identified SBFF number: 6
[01/02 16:03:41    115s]   Not identified MBFF number: 0
[01/02 16:03:41    115s]   Not identified SB Latch number: 0
[01/02 16:03:41    115s]   Not identified MB Latch number: 0
[01/02 16:03:41    115s]   Number of sequential cells which are not FFs: 83
[01/02 16:03:41    115s] Creating Cell Server, finished. 
[01/02 16:03:41    115s] 
[01/02 16:03:41    115s]  Visiting view : my_analysis_view_setup
[01/02 16:03:41    115s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:03:41    115s]  Visiting view : my_analysis_view_hold
[01/02 16:03:41    115s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:03:41    115s]  Setting StdDelay to 50.60
[01/02 16:03:41    115s] **INFO: Flow update: Design timing is met.
[01/02 16:03:41    115s] **INFO: Flow update: Design timing is met.
[01/02 16:03:41    115s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:03:41    115s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:03:41    115s] Info: 53 io nets excluded
[01/02 16:03:41    115s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:03:41    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=1337.3M
[01/02 16:03:42    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=1343.3M
[01/02 16:03:42    116s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:03:42    116s] ### Creating PhyDesignMc. totSessionCpu=0:01:57 mem=1476.9M
[01/02 16:03:42    116s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1476.9MB).
[01/02 16:03:42    116s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=1476.9M
[01/02 16:03:42    116s] Begin: Area Reclaim Optimization
[01/02 16:03:42    116s] 
[01/02 16:03:42    116s] Creating Lib Analyzer ...
[01/02 16:03:42    116s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:03:42    116s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/02 16:03:42    116s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:03:42    116s] 
[01/02 16:03:43    117s] Creating Lib Analyzer, finished. 
[01/02 16:03:43    117s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=1500.9M
[01/02 16:03:43    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=1500.9M
[01/02 16:03:43    118s] 
[01/02 16:03:43    118s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/02 16:03:43    118s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=1569.6M
[01/02 16:03:43    118s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=1569.6M
[01/02 16:03:43    118s] Usable buffer cells for single buffer setup transform:
[01/02 16:03:43    118s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
[01/02 16:03:43    118s] Number of usable buffer cells above: 13
[01/02 16:03:44    118s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.21
[01/02 16:03:44    118s] +----------+---------+--------+--------+------------+--------+
[01/02 16:03:44    118s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/02 16:03:44    118s] +----------+---------+--------+--------+------------+--------+
[01/02 16:03:44    118s] |     0.21%|        -|   0.100|   0.000|   0:00:00.0| 1569.6M|
[01/02 16:03:44    118s] |     0.21%|        5|   0.100|   0.000|   0:00:00.0| 1569.6M|
[01/02 16:03:44    118s] |     0.21%|        2|   0.100|   0.000|   0:00:00.0| 1569.6M|
[01/02 16:03:44    118s] |     0.21%|        1|   0.100|   0.000|   0:00:00.0| 1569.6M|
[01/02 16:03:44    118s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[01/02 16:03:44    118s] |     0.21%|        0|   0.100|   0.000|   0:00:00.0| 1569.6M|
[01/02 16:03:44    118s] |     0.21%|        0|   0.100|   0.000|   0:00:00.0| 1569.6M|
[01/02 16:03:44    118s] |     0.21%|        0|   0.100|   0.000|   0:00:00.0| 1569.6M|
[01/02 16:03:44    118s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[01/02 16:03:44    118s] |     0.21%|        0|   0.100|   0.000|   0:00:00.0| 1569.6M|
[01/02 16:03:44    118s] +----------+---------+--------+--------+------------+--------+
[01/02 16:03:44    118s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.21
[01/02 16:03:44    118s] 
[01/02 16:03:44    118s] ** Summary: Restruct = 8 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/02 16:03:44    118s] --------------------------------------------------------------
[01/02 16:03:44    118s] |                                   | Total     | Sequential |
[01/02 16:03:44    118s] --------------------------------------------------------------
[01/02 16:03:44    118s] | Num insts resized                 |       0  |       0    |
[01/02 16:03:44    118s] | Num insts undone                  |       0  |       0    |
[01/02 16:03:44    118s] | Num insts Downsized               |       0  |       0    |
[01/02 16:03:44    118s] | Num insts Samesized               |       0  |       0    |
[01/02 16:03:44    118s] | Num insts Upsized                 |       0  |       0    |
[01/02 16:03:44    118s] | Num multiple commits+uncommits    |       0  |       -    |
[01/02 16:03:44    118s] --------------------------------------------------------------
[01/02 16:03:44    118s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:03:44    118s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:03:44    118s] **** End NDR-Layer Usage Statistics ****
[01/02 16:03:44    118s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[01/02 16:03:44    118s] *** Starting refinePlace (0:01:59 mem=1569.6M) ***
[01/02 16:03:44    118s] Total net bbox length = 2.415e+05 (8.732e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:03:44    118s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:03:44    118s] Starting refinePlace ...
[01/02 16:03:44    118s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:03:44    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1569.6MB) @(0:01:59 - 0:01:59).
[01/02 16:03:44    118s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:03:44    118s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1569.6MB
[01/02 16:03:44    118s] Statistics of distance of Instance movement in refine placement:
[01/02 16:03:44    118s]   maximum (X+Y) =         0.00 um
[01/02 16:03:44    118s]   mean    (X+Y) =         0.00 um
[01/02 16:03:44    118s] Total instances flipped for legalization: 3
[01/02 16:03:44    118s] Summary Report:
[01/02 16:03:44    118s] Instances move: 0 (out of 1144 movable)
[01/02 16:03:44    118s] Instances flipped: 3
[01/02 16:03:44    118s] Mean displacement: 0.00 um
[01/02 16:03:44    118s] Max displacement: 0.00 um 
[01/02 16:03:44    118s] Total instances moved : 0
[01/02 16:03:44    118s] Total net bbox length = 2.415e+05 (8.732e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:03:44    118s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1569.6MB
[01/02 16:03:44    118s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1569.6MB) @(0:01:59 - 0:01:59).
[01/02 16:03:44    118s] *** Finished refinePlace (0:01:59 mem=1569.6M) ***
[01/02 16:03:44    118s] *** maximum move = 0.00 um ***
[01/02 16:03:44    118s] *** Finished re-routing un-routed nets (1569.6M) ***
[01/02 16:03:44    119s] 
[01/02 16:03:44    119s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1569.6M) ***
[01/02 16:03:44    119s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1381.02M, totSessionCpu=0:01:59).
[01/02 16:03:44    119s] ### Creating LA Mngr. totSessionCpu=0:01:59 mem=1381.0M
[01/02 16:03:44    119s] ### Creating LA Mngr, finished. totSessionCpu=0:01:59 mem=1381.0M
[01/02 16:03:44    119s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:03:44    119s] [PSP]     Started earlyGlobalRoute kernel
[01/02 16:03:44    119s] [PSP]     Initial Peak syMemory usage = 1381.0 MB
[01/02 16:03:44    119s] (I)       Reading DB...
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin CIN of instance address115 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[15]19 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin CIN of instance address114 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[14]18 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin CIN of instance address113 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[13]17 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin CIN of instance address112 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[12]16 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin CIN of instance address111 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[11]15 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin CIN of instance address110 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[10]14 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin CIN of instance address19 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[9]13 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin CIN of instance address18 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[8]12 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin CIN of instance address17 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[7]11 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin CIN of instance address16 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[6]10 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:03:44    119s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[01/02 16:03:44    119s] To increase the message display limit, refer to the product command reference manual.
[01/02 16:03:44    119s] (I)       before initializing RouteDB syMemory usage = 1381.0 MB
[01/02 16:03:44    119s] (I)       congestionReportName   : 
[01/02 16:03:44    119s] (I)       layerRangeFor2DCongestion : 
[01/02 16:03:44    119s] (I)       buildTerm2TermWires    : 1
[01/02 16:03:44    119s] (I)       doTrackAssignment      : 1
[01/02 16:03:44    119s] (I)       dumpBookshelfFiles     : 0
[01/02 16:03:44    119s] (I)       numThreads             : 1
[01/02 16:03:44    119s] (I)       bufferingAwareRouting  : false
[01/02 16:03:44    119s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:03:44    119s] (I)       honorPin               : false
[01/02 16:03:44    119s] (I)       honorPinGuide          : true
[01/02 16:03:44    119s] (I)       honorPartition         : false
[01/02 16:03:44    119s] (I)       allowPartitionCrossover: false
[01/02 16:03:44    119s] (I)       honorSingleEntry       : true
[01/02 16:03:44    119s] (I)       honorSingleEntryStrong : true
[01/02 16:03:44    119s] (I)       handleViaSpacingRule   : false
[01/02 16:03:44    119s] (I)       handleEolSpacingRule   : false
[01/02 16:03:44    119s] (I)       PDConstraint           : none
[01/02 16:03:44    119s] (I)       expBetterNDRHandling   : false
[01/02 16:03:44    119s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:03:44    119s] (I)       routingEffortLevel     : 3
[01/02 16:03:44    119s] (I)       effortLevel            : standard
[01/02 16:03:44    119s] [NR-eGR] minRouteLayer          : 2
[01/02 16:03:44    119s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:03:44    119s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:03:44    119s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:03:44    119s] (I)       numRowsPerGCell        : 1
[01/02 16:03:44    119s] (I)       speedUpLargeDesign     : 0
[01/02 16:03:44    119s] (I)       multiThreadingTA       : 1
[01/02 16:03:44    119s] (I)       blkAwareLayerSwitching : 1
[01/02 16:03:44    119s] (I)       optimizationMode       : false
[01/02 16:03:44    119s] (I)       routeSecondPG          : false
[01/02 16:03:44    119s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:03:44    119s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:03:44    119s] (I)       punchThroughDistance   : 500.00
[01/02 16:03:44    119s] (I)       scenicBound            : 1.15
[01/02 16:03:44    119s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:03:44    119s] (I)       source-to-sink ratio   : 0.00
[01/02 16:03:44    119s] (I)       targetCongestionRatioH : 1.00
[01/02 16:03:44    119s] (I)       targetCongestionRatioV : 1.00
[01/02 16:03:44    119s] (I)       layerCongestionRatio   : 0.70
[01/02 16:03:44    119s] (I)       m1CongestionRatio      : 0.10
[01/02 16:03:44    119s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:03:44    119s] (I)       localRouteEffort       : 1.00
[01/02 16:03:44    119s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:03:44    119s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:03:44    119s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:03:44    119s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:03:44    119s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:03:44    119s] (I)       routeVias              : 
[01/02 16:03:44    119s] (I)       readTROption           : true
[01/02 16:03:44    119s] (I)       extraSpacingFactor     : 1.00
[01/02 16:03:44    119s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:03:44    119s] (I)       routeSelectedNetsOnly  : false
[01/02 16:03:44    119s] (I)       clkNetUseMaxDemand     : false
[01/02 16:03:44    119s] (I)       extraDemandForClocks   : 0
[01/02 16:03:44    119s] (I)       steinerRemoveLayers    : false
[01/02 16:03:44    119s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:03:44    119s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:03:44    119s] (I)       similarTopologyRoutingFast : false
[01/02 16:03:44    119s] (I)       spanningTreeRefinement : false
[01/02 16:03:44    119s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:03:44    119s] (I)       starting read tracks
[01/02 16:03:44    119s] (I)       build grid graph
[01/02 16:03:44    119s] (I)       build grid graph start
[01/02 16:03:44    119s] [NR-eGR] Layer1 has no routable track
[01/02 16:03:44    119s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:03:44    119s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:03:44    119s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:03:44    119s] (I)       build grid graph end
[01/02 16:03:44    119s] (I)       numViaLayers=4
[01/02 16:03:44    119s] (I)       Reading via V2 for layer: 0 
[01/02 16:03:44    119s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:03:44    119s] (I)       Reading via VL for layer: 2 
[01/02 16:03:44    119s] (I)       end build via table
[01/02 16:03:44    119s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:03:45    119s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:03:45    119s] (I)       readDataFromPlaceDB
[01/02 16:03:45    119s] (I)       Read net information..
[01/02 16:03:45    119s] [NR-eGR] Read numTotalNets=1246  numIgnoredNets=0
[01/02 16:03:45    119s] (I)       Read testcase time = 0.000 seconds
[01/02 16:03:45    119s] 
[01/02 16:03:45    119s] (I)       read default dcut vias
[01/02 16:03:45    119s] (I)       Reading via V2 for layer: 0 
[01/02 16:03:45    119s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:03:45    119s] (I)       Reading via VL for layer: 2 
[01/02 16:03:45    119s] (I)       build grid graph start
[01/02 16:03:45    119s] (I)       build grid graph end
[01/02 16:03:45    119s] (I)       Model blockage into capacity
[01/02 16:03:45    119s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:03:45    119s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:03:45    119s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:03:45    119s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:03:45    119s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:03:45    119s] (I)       Modeling time = 0.130 seconds
[01/02 16:03:45    119s] 
[01/02 16:03:45    119s] (I)       Number of ignored nets = 0
[01/02 16:03:45    119s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:03:45    119s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:03:45    119s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:03:45    119s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:03:45    119s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:03:45    119s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:03:45    119s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:03:45    119s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:03:45    119s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:03:45    119s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:03:45    119s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1396.0 MB
[01/02 16:03:45    119s] (I)       Ndr track 0 does not exist
[01/02 16:03:45    119s] (I)       Layer1  viaCost=300.00
[01/02 16:03:45    119s] (I)       Layer2  viaCost=100.00
[01/02 16:03:45    119s] (I)       Layer3  viaCost=200.00
[01/02 16:03:45    119s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:03:45    119s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:03:45    119s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:03:45    119s] (I)       Site Width          :   560  (dbu)
[01/02 16:03:45    119s] (I)       Row Height          :  5600  (dbu)
[01/02 16:03:45    119s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:03:45    119s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:03:45    119s] (I)       grid                :   828   828     4
[01/02 16:03:45    119s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:03:45    119s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:03:45    119s] (I)       Default wire width  :   230   280   280   440
[01/02 16:03:45    119s] (I)       Default wire space  :   230   280   280   460
[01/02 16:03:45    119s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:03:45    119s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:03:45    119s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:03:45    119s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:03:45    119s] (I)       Num of masks        :     1     1     1     1
[01/02 16:03:45    119s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:03:45    119s] (I)       --------------------------------------------------------
[01/02 16:03:45    119s] 
[01/02 16:03:45    119s] [NR-eGR] ============ Routing rule table ============
[01/02 16:03:45    119s] [NR-eGR] Rule id 0. Nets 1246 
[01/02 16:03:45    119s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:03:45    119s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:03:45    119s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:03:45    119s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:03:45    119s] [NR-eGR] ========================================
[01/02 16:03:45    119s] [NR-eGR] 
[01/02 16:03:45    119s] (I)       After initializing earlyGlobalRoute syMemory usage = 1433.9 MB
[01/02 16:03:45    119s] (I)       Loading and dumping file time : 0.18 seconds
[01/02 16:03:45    119s] (I)       ============= Initialization =============
[01/02 16:03:45    119s] (I)       totalPins=4472  totalGlobalPin=4340 (97.05%)
[01/02 16:03:45    119s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:03:45    119s] [NR-eGR] Layer group 1: route 1246 net(s) in layer range [2, 4]
[01/02 16:03:45    119s] (I)       ============  Phase 1a Route ============
[01/02 16:03:45    119s] (I)       Phase 1a runs 0.01 seconds
[01/02 16:03:45    119s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[01/02 16:03:45    119s] (I)       Usage: 45112 = (16554 H, 28558 V) = (0.31% H, 0.37% V) = (9.270e+04um H, 1.599e+05um V)
[01/02 16:03:45    119s] (I)       
[01/02 16:03:45    119s] (I)       ============  Phase 1b Route ============
[01/02 16:03:45    119s] (I)       Phase 1b runs 0.01 seconds
[01/02 16:03:45    119s] (I)       Usage: 45112 = (16554 H, 28558 V) = (0.31% H, 0.37% V) = (9.270e+04um H, 1.599e+05um V)
[01/02 16:03:45    119s] (I)       
[01/02 16:03:45    119s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526272e+05um
[01/02 16:03:45    119s] (I)       ============  Phase 1c Route ============
[01/02 16:03:45    119s] (I)       Level2 Grid: 166 x 166
[01/02 16:03:45    119s] (I)       Phase 1c runs 0.01 seconds
[01/02 16:03:45    119s] (I)       Usage: 45112 = (16554 H, 28558 V) = (0.31% H, 0.37% V) = (9.270e+04um H, 1.599e+05um V)
[01/02 16:03:45    119s] (I)       
[01/02 16:03:45    119s] (I)       ============  Phase 1d Route ============
[01/02 16:03:45    119s] (I)       Phase 1d runs 0.00 seconds
[01/02 16:03:45    119s] (I)       Usage: 45112 = (16554 H, 28558 V) = (0.31% H, 0.37% V) = (9.270e+04um H, 1.599e+05um V)
[01/02 16:03:45    119s] (I)       
[01/02 16:03:45    119s] (I)       ============  Phase 1e Route ============
[01/02 16:03:45    119s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:03:45    119s] (I)       Usage: 45112 = (16554 H, 28558 V) = (0.31% H, 0.37% V) = (9.270e+04um H, 1.599e+05um V)
[01/02 16:03:45    119s] (I)       
[01/02 16:03:45    119s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526272e+05um
[01/02 16:03:45    119s] [NR-eGR] 
[01/02 16:03:45    119s] (I)       ============  Phase 1l Route ============
[01/02 16:03:45    119s] (I)       Phase 1l runs 0.00 seconds
[01/02 16:03:45    119s] (I)       
[01/02 16:03:45    119s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:03:45    119s] [NR-eGR]                OverCon            
[01/02 16:03:45    119s] [NR-eGR]                 #Gcell     %Gcell
[01/02 16:03:45    119s] [NR-eGR] Layer              (1)    OverCon 
[01/02 16:03:45    119s] [NR-eGR] ------------------------------------
[01/02 16:03:45    119s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[01/02 16:03:45    119s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[01/02 16:03:45    119s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[01/02 16:03:45    119s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[01/02 16:03:45    119s] [NR-eGR] ------------------------------------
[01/02 16:03:45    119s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[01/02 16:03:45    119s] [NR-eGR] 
[01/02 16:03:45    119s] (I)       Total Global Routing Runtime: 0.18 seconds
[01/02 16:03:45    119s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:03:45    119s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:03:45    119s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:03:45    119s] (I)       ============= track Assignment ============
[01/02 16:03:45    119s] (I)       extract Global 3D Wires
[01/02 16:03:45    119s] (I)       Extract Global WL : time=0.00
[01/02 16:03:45    119s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:03:45    119s] (I)       Initialization real time=0.00 seconds
[01/02 16:03:45    119s] (I)       Run Multi-thread track assignment
[01/02 16:03:45    119s] (I)       merging nets...
[01/02 16:03:45    119s] (I)       merging nets done
[01/02 16:03:45    119s] (I)       Kernel real time=0.07 seconds
[01/02 16:03:45    119s] (I)       End Greedy Track Assignment
[01/02 16:03:45    119s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:03:45    119s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 4364
[01/02 16:03:45    119s] [NR-eGR] Layer2(M2)(V) length: 1.586664e+05um, number of vias: 7058
[01/02 16:03:45    119s] [NR-eGR] Layer3(M3)(H) length: 9.367274e+04um, number of vias: 84
[01/02 16:03:45    119s] [NR-eGR] Layer4(TOP_M)(V) length: 2.236640e+03um, number of vias: 0
[01/02 16:03:45    119s] [NR-eGR] Total length: 2.545758e+05um, number of vias: 11506
[01/02 16:03:45    119s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:03:45    119s] [NR-eGR] Total clock nets wire length: 9.383525e+03um 
[01/02 16:03:45    119s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:03:45    119s] [NR-eGR] End Peak syMemory usage = 1430.3 MB
[01/02 16:03:45    119s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.50 seconds
[01/02 16:03:45    119s] Extraction called for design 'cpu' of instances=2188 and nets=1707 using extraction engine 'preRoute' .
[01/02 16:03:45    119s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:03:45    119s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:03:45    119s] PreRoute RC Extraction called for design cpu.
[01/02 16:03:45    119s] RC Extraction called in multi-corner(1) mode.
[01/02 16:03:45    119s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:03:45    119s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:03:45    119s] RCMode: PreRoute
[01/02 16:03:45    119s]       RC Corner Indexes            0   
[01/02 16:03:45    119s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:03:45    119s] Resistance Scaling Factor    : 1.00000 
[01/02 16:03:45    119s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:03:45    119s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:03:45    119s] Shrink Factor                : 1.00000
[01/02 16:03:45    119s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:03:45    119s] Updating RC grid for preRoute extraction ...
[01/02 16:03:45    119s] Initializing multi-corner resistance tables ...
[01/02 16:03:45    119s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1430.281M)
[01/02 16:03:45    119s] Compute RC Scale Done ...
[01/02 16:03:45    119s] [hotspot] +------------+---------------+---------------+
[01/02 16:03:45    119s] [hotspot] |            |   max hotspot | total hotspot |
[01/02 16:03:45    119s] [hotspot] +------------+---------------+---------------+
[01/02 16:03:45    119s] [hotspot] | normalized |          0.00 |          0.00 |
[01/02 16:03:45    119s] [hotspot] +------------+---------------+---------------+
[01/02 16:03:45    119s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/02 16:03:45    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/02 16:03:45    119s] #################################################################################
[01/02 16:03:45    119s] # Design Stage: PreRoute
[01/02 16:03:45    119s] # Design Name: cpu
[01/02 16:03:45    119s] # Design Mode: 90nm
[01/02 16:03:45    119s] # Analysis Mode: MMMC Non-OCV 
[01/02 16:03:45    119s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:03:45    119s] # Signoff Settings: SI Off 
[01/02 16:03:45    119s] #################################################################################
[01/02 16:03:45    119s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:03:45    119s] Calculate delays in BcWc mode...
[01/02 16:03:45    119s] Topological Sorting (REAL = 0:00:00.0, MEM = 1466.4M, InitMEM = 1466.4M)
[01/02 16:03:45    119s] Start delay calculation (fullDC) (1 T). (MEM=1466.44)
[01/02 16:03:45    119s] End AAE Lib Interpolated Model. (MEM=1482.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:03:45    120s] Total number of fetched objects 1283
[01/02 16:03:45    120s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:03:45    120s] End delay calculation. (MEM=1482.57 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:03:45    120s] End delay calculation (fullDC). (MEM=1482.57 CPU=0:00:00.3 REAL=0:00:00.0)
[01/02 16:03:45    120s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1482.6M) ***
[01/02 16:03:46    120s] Begin: GigaOpt postEco DRV Optimization
[01/02 16:03:46    120s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:03:46    120s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:03:46    120s] Info: 53 io nets excluded
[01/02 16:03:46    120s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:03:46    120s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:03:46    120s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=1482.6M
[01/02 16:03:46    120s] Core basic site is CoreSite
[01/02 16:03:46    120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:03:46    120s] Mark StBox On SiteArr starts
[01/02 16:03:46    120s] Mark StBox On SiteArr ends
[01/02 16:03:46    120s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1482.6MB).
[01/02 16:03:46    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=1482.6M
[01/02 16:03:46    120s] 
[01/02 16:03:46    120s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[01/02 16:03:46    120s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1482.6M
[01/02 16:03:46    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1482.6M
[01/02 16:03:47    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:03:47    121s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/02 16:03:47    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:03:47    121s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/02 16:03:47    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:03:47    121s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:03:47    121s] |    33|    33|   -19.34|    29|    29|    -0.29|     0|     0|     0|     0|     4.87|     0.00|       0|       0|       0|   0.21|          |         |
[01/02 16:03:47    121s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:03:47    121s] |    33|    33|   -19.34|    29|    29|    -0.29|     0|     0|     0|     0|     4.87|     0.00|       0|       0|       0|   0.21| 0:00:00.0|  1558.9M|
[01/02 16:03:47    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:03:47    121s] 
[01/02 16:03:47    121s] ###############################################################################
[01/02 16:03:47    121s] #
[01/02 16:03:47    121s] #  Large fanout net report:  
[01/02 16:03:47    121s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[01/02 16:03:47    121s] #     - current density: 0.21
[01/02 16:03:47    121s] #
[01/02 16:03:47    121s] #  List of high fanout nets:
[01/02 16:03:47    121s] #
[01/02 16:03:47    121s] ###############################################################################
[01/02 16:03:47    121s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:03:47    121s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:03:47    121s] **** End NDR-Layer Usage Statistics ****
[01/02 16:03:47    121s] 
[01/02 16:03:47    121s] 
[01/02 16:03:47    121s] =======================================================================
[01/02 16:03:47    121s]                 Reasons for remaining drv violations
[01/02 16:03:47    121s] =======================================================================
[01/02 16:03:47    121s] *info: Total 33 net(s) have violations which can't be fixed by DRV optimization.
[01/02 16:03:47    121s] 
[01/02 16:03:47    121s] MultiBuffering failure reasons
[01/02 16:03:47    121s] ------------------------------------------------
[01/02 16:03:47    121s] *info:    33 net(s): Could not be fixed because it is multi driver net.
[01/02 16:03:47    121s] 
[01/02 16:03:47    121s] SingleBuffering failure reasons
[01/02 16:03:47    121s] ------------------------------------------------
[01/02 16:03:47    121s] *info:    33 net(s): Could not be fixed because it is multi driver net.
[01/02 16:03:47    121s] 
[01/02 16:03:47    121s] Resizing failure reasons
[01/02 16:03:47    121s] ------------------------------------------------
[01/02 16:03:47    121s] *info:    17 net(s): Could not be fixed because instance couldn't be resized.
[01/02 16:03:47    121s] 
[01/02 16:03:47    121s] 
[01/02 16:03:47    121s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1558.9M) ***
[01/02 16:03:47    121s] 
[01/02 16:03:47    121s] End: GigaOpt postEco DRV Optimization
[01/02 16:03:47    121s] **INFO: Flow update: Design timing is met.
[01/02 16:03:47    121s] **INFO: Flow update: Design timing is met.
[01/02 16:03:47    121s] **INFO: Flow update: Design timing is met.
[01/02 16:03:47    121s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[01/02 16:03:47    121s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1529.3M
[01/02 16:03:47    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1529.3M
[01/02 16:03:47    121s] Re-routed 0 nets
[01/02 16:03:47    121s] 
[01/02 16:03:47    121s] Active setup views:
[01/02 16:03:47    121s]  my_analysis_view_setup
[01/02 16:03:47    121s]   Dominating endpoints: 0
[01/02 16:03:47    121s]   Dominating TNS: -0.000
[01/02 16:03:47    121s] 
[01/02 16:03:47    121s] Extraction called for design 'cpu' of instances=2188 and nets=1707 using extraction engine 'preRoute' .
[01/02 16:03:47    121s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:03:47    121s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:03:47    121s] PreRoute RC Extraction called for design cpu.
[01/02 16:03:47    121s] RC Extraction called in multi-corner(1) mode.
[01/02 16:03:47    121s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:03:47    121s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:03:47    121s] RCMode: PreRoute
[01/02 16:03:47    121s]       RC Corner Indexes            0   
[01/02 16:03:47    121s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:03:47    121s] Resistance Scaling Factor    : 1.00000 
[01/02 16:03:47    121s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:03:47    121s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:03:47    121s] Shrink Factor                : 1.00000
[01/02 16:03:47    121s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:03:47    121s] Initializing multi-corner resistance tables ...
[01/02 16:03:47    121s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1515.203M)
[01/02 16:03:47    121s] #################################################################################
[01/02 16:03:47    121s] # Design Stage: PreRoute
[01/02 16:03:47    121s] # Design Name: cpu
[01/02 16:03:47    121s] # Design Mode: 90nm
[01/02 16:03:47    121s] # Analysis Mode: MMMC Non-OCV 
[01/02 16:03:47    121s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:03:47    121s] # Signoff Settings: SI Off 
[01/02 16:03:47    121s] #################################################################################
[01/02 16:03:47    121s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:03:47    121s] Calculate delays in BcWc mode...
[01/02 16:03:47    121s] Topological Sorting (REAL = 0:00:00.0, MEM = 1513.2M, InitMEM = 1513.2M)
[01/02 16:03:47    121s] Start delay calculation (fullDC) (1 T). (MEM=1513.2)
[01/02 16:03:47    121s] End AAE Lib Interpolated Model. (MEM=1529.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:03:47    121s] Total number of fetched objects 1283
[01/02 16:03:47    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:03:47    121s] End delay calculation. (MEM=1529.34 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:03:47    121s] End delay calculation (fullDC). (MEM=1529.34 CPU=0:00:00.3 REAL=0:00:00.0)
[01/02 16:03:47    121s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1529.3M) ***
[01/02 16:03:47    121s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:02 mem=1529.3M)
[01/02 16:03:47    121s] Reported timing to dir ./timingReports
[01/02 16:03:47    121s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1229.1M, totSessionCpu=0:02:02 **
[01/02 16:03:47    121s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.872  |  4.872  |  5.309  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.213%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1229.3M, totSessionCpu=0:02:02 **
[01/02 16:03:47    121s] Deleting Cell Server ...
[01/02 16:03:47    121s] Deleting Lib Analyzer.
[01/02 16:03:47    121s] *** Finished optDesign ***
[01/02 16:03:47    122s] 
[01/02 16:03:47    122s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:08.5 real=0:00:08.5)
[01/02 16:03:47    122s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:03.3 real=0:00:03.3)
[01/02 16:03:47    122s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[01/02 16:03:47    122s] Info: pop threads available for lower-level modules during optimization.
[01/02 16:03:47    122s] Info: Destroy the CCOpt slew target map.
[01/02 16:05:02    127s] <CMD> create_ccopt_clock_tree_spec
[01/02 16:05:02    127s] Creating clock tree spec for modes (timing configs): my_constraint_mode
[01/02 16:05:02    127s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/02 16:05:02    127s] **ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

[01/02 16:05:12    127s] <CMD> ccopt_design
[01/02 16:05:12    127s] #% Begin ccopt_design (date=01/02 16:05:12, mem=1229.4M)
[01/02 16:05:12    127s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[01/02 16:05:12    127s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[01/02 16:05:12    127s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[01/02 16:05:12    127s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/02 16:05:12    128s] Set place::cacheFPlanSiteMark to 1
[01/02 16:05:12    128s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/02 16:05:12    128s] Using CCOpt effort standard.
[01/02 16:05:12    128s] CCOpt::Phase::Initialization...
[01/02 16:05:12    128s] Check Prerequisites...
[01/02 16:05:12    128s] Leaving CCOpt scope - CheckPlace...
[01/02 16:05:12    128s] Core basic site is CoreSite
[01/02 16:05:12    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:05:12    128s] Mark StBox On SiteArr starts
[01/02 16:05:12    128s] Mark StBox On SiteArr ends
[01/02 16:05:12    128s] Begin checking placement ... (start mem=1382.0M, init mem=1382.0M)
[01/02 16:05:12    128s] *info: Placed = 1144          
[01/02 16:05:12    128s] *info: Unplaced = 0           
[01/02 16:05:12    128s] Placement Density:0.21%(33778/15824162)
[01/02 16:05:12    128s] Placement Density (including fixed std cells):0.21%(33778/15824162)
[01/02 16:05:12    128s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=1382.0M)
[01/02 16:05:12    128s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/02 16:05:12    128s] Validating CTS configuration...
[01/02 16:05:12    128s] Non-default CCOpt properties:
[01/02 16:05:12    128s] preferred_extra_space is set for at least one key
[01/02 16:05:12    128s] route_type is set for at least one key
[01/02 16:05:12    128s] target_max_trans_sdc is set for at least one key
[01/02 16:05:12    128s] Using cell based legalization.
[01/02 16:05:12    128s] EdiLegalizer::Interface::Instance
[01/02 16:05:12    128s] EdiLegalizer::Interface::Instance done runtime = 0
[01/02 16:05:12    128s] EdiLegalizer::Interface::Activate
[01/02 16:05:12    128s] Core basic site is CoreSite
[01/02 16:05:12    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:05:12    128s] Mark StBox On SiteArr starts
[01/02 16:05:12    128s] Mark StBox On SiteArr ends
[01/02 16:05:12    128s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1382.0MB).
[01/02 16:05:12    128s] EdiLegalizer::Interface::Activate done runtime = 0.12
[01/02 16:05:12    128s] Route type trimming info:
[01/02 16:05:12    128s]   No route type modifications were made.
[01/02 16:05:12    128s] Clock tree balancer configuration for clock_tree clk:
[01/02 16:05:12    128s] Non-default CCOpt properties for clock tree clk:
[01/02 16:05:12    128s]   route_type (leaf): default_route_type_leaf (default: default)
[01/02 16:05:12    128s]   route_type (trunk): default_route_type_nonleaf (default: default)
[01/02 16:05:12    128s]   route_type (top): default_route_type_nonleaf (default: default)
[01/02 16:05:12    128s] Library Trimming...
[01/02 16:05:12    128s] (I)       Initializing Steiner engine. 
[01/02 16:05:12    128s] (I)       Reading DB...
[01/02 16:05:12    128s] (I)       Number of ignored instance 0
[01/02 16:05:12    128s] (I)       numMoveCells=1144, numMacros=1044  numPads=102  numMultiRowHeightInsts=0
[01/02 16:05:12    128s] (I)       Identified Clock instances: Flop 295, Clock buffer/inverter 0, Gate 0
[01/02 16:05:12    128s] (I)       before initializing RouteDB syMemory usage = 1382.0 MB
[01/02 16:05:12    128s] (I)       congestionReportName   : 
[01/02 16:05:12    128s] (I)       layerRangeFor2DCongestion : 
[01/02 16:05:12    128s] (I)       buildTerm2TermWires    : 1
[01/02 16:05:12    128s] (I)       doTrackAssignment      : 0
[01/02 16:05:12    128s] (I)       dumpBookshelfFiles     : 0
[01/02 16:05:12    128s] (I)       numThreads             : 1
[01/02 16:05:12    128s] (I)       bufferingAwareRouting  : true
[01/02 16:05:12    128s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:05:12    128s] (I)       honorPin               : false
[01/02 16:05:12    128s] (I)       honorPinGuide          : true
[01/02 16:05:12    128s] (I)       honorPartition         : false
[01/02 16:05:12    128s] (I)       allowPartitionCrossover: false
[01/02 16:05:12    128s] (I)       honorSingleEntry       : true
[01/02 16:05:12    128s] (I)       honorSingleEntryStrong : true
[01/02 16:05:12    128s] (I)       handleViaSpacingRule   : false
[01/02 16:05:12    128s] (I)       handleEolSpacingRule   : true
[01/02 16:05:12    128s] (I)       PDConstraint           : none
[01/02 16:05:12    128s] (I)       expBetterNDRHandling   : true
[01/02 16:05:12    128s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:05:12    128s] (I)       routingEffortLevel     : 3
[01/02 16:05:12    128s] (I)       effortLevel            : standard
[01/02 16:05:12    128s] [NR-eGR] minRouteLayer          : 2
[01/02 16:05:12    128s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:05:12    128s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:05:12    128s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:05:12    128s] (I)       numRowsPerGCell        : 1
[01/02 16:05:12    128s] (I)       speedUpLargeDesign     : 0
[01/02 16:05:12    128s] (I)       multiThreadingTA       : 1
[01/02 16:05:12    128s] (I)       blkAwareLayerSwitching : 1
[01/02 16:05:12    128s] (I)       optimizationMode       : false
[01/02 16:05:12    128s] (I)       routeSecondPG          : false
[01/02 16:05:12    128s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:05:12    128s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:05:12    128s] (I)       punchThroughDistance   : 2147483647.00
[01/02 16:05:12    128s] (I)       scenicBound            : 1.15
[01/02 16:05:12    128s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:05:12    128s] (I)       source-to-sink ratio   : 0.30
[01/02 16:05:12    128s] (I)       targetCongestionRatioH : 1.00
[01/02 16:05:12    128s] (I)       targetCongestionRatioV : 1.00
[01/02 16:05:12    128s] (I)       layerCongestionRatio   : 1.00
[01/02 16:05:12    128s] (I)       m1CongestionRatio      : 0.10
[01/02 16:05:12    128s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:05:12    128s] (I)       localRouteEffort       : 1.00
[01/02 16:05:12    128s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:05:12    128s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:05:12    128s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:05:12    128s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:05:12    128s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:05:12    128s] (I)       routeVias              : 
[01/02 16:05:12    128s] (I)       readTROption           : true
[01/02 16:05:12    128s] (I)       extraSpacingFactor     : 1.00
[01/02 16:05:12    128s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:05:12    128s] (I)       routeSelectedNetsOnly  : false
[01/02 16:05:12    128s] (I)       clkNetUseMaxDemand     : false
[01/02 16:05:12    128s] (I)       extraDemandForClocks   : 0
[01/02 16:05:12    128s] (I)       steinerRemoveLayers    : false
[01/02 16:05:12    128s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:05:12    128s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:05:12    128s] (I)       similarTopologyRoutingFast : true
[01/02 16:05:12    128s] (I)       spanningTreeRefinement : false
[01/02 16:05:12    128s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:05:12    128s] (I)       starting read tracks
[01/02 16:05:12    128s] (I)       build grid graph
[01/02 16:05:12    128s] (I)       build grid graph start
[01/02 16:05:12    128s] [NR-eGR] Layer1 has no routable track
[01/02 16:05:12    128s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:05:12    128s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:05:12    128s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:05:12    128s] (I)       build grid graph end
[01/02 16:05:12    128s] (I)       numViaLayers=4
[01/02 16:05:12    128s] (I)       Reading via V2 for layer: 0 
[01/02 16:05:12    128s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:05:12    128s] (I)       Reading via VL for layer: 2 
[01/02 16:05:12    128s] (I)       end build via table
[01/02 16:05:12    128s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:05:12    128s] (I)       readDataFromPlaceDB
[01/02 16:05:12    128s] (I)       Read net information..
[01/02 16:05:12    128s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[01/02 16:05:12    128s] (I)       Read testcase time = 0.000 seconds
[01/02 16:05:12    128s] 
[01/02 16:05:12    128s] (I)       read default dcut vias
[01/02 16:05:12    128s] (I)       Reading via V2 for layer: 0 
[01/02 16:05:12    128s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:05:12    128s] (I)       Reading via VL for layer: 2 
[01/02 16:05:12    128s] (I)       build grid graph start
[01/02 16:05:12    128s] (I)       build grid graph end
[01/02 16:05:12    128s] (I)       Model blockage into capacity
[01/02 16:05:12    128s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:05:12    128s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:05:12    128s] (I)       blocked area on Layer2 : 5986798776450  (27.81%)
[01/02 16:05:12    128s] (I)       blocked area on Layer3 : 6418214695550  (29.81%)
[01/02 16:05:12    128s] (I)       blocked area on Layer4 : 9139787846100  (42.45%)
[01/02 16:05:12    128s] (I)       Modeling time = 0.170 seconds
[01/02 16:05:12    128s] 
[01/02 16:05:12    128s] (I)       Moved 0 terms for better access 
[01/02 16:05:12    128s] (I)       Number of ignored nets = 0
[01/02 16:05:12    128s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:05:12    128s] (I)       Number of clock nets = 0.  Ignored: No
[01/02 16:05:12    128s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:05:12    128s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:05:12    128s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:05:12    128s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:05:12    128s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:05:12    128s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:05:12    128s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:05:12    128s] (I)       Constructing bin map
[01/02 16:05:12    128s] (I)       Initialize bin information with width=11200 height=11200
[01/02 16:05:12    128s] (I)       Done constructing bin map
[01/02 16:05:12    128s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1382.0 MB
[01/02 16:05:12    128s] (I)       Ndr track 0 does not exist
[01/02 16:05:12    128s] (I)       Layer1  viaCost=300.00
[01/02 16:05:12    128s] (I)       Layer2  viaCost=100.00
[01/02 16:05:12    128s] (I)       Layer3  viaCost=200.00
[01/02 16:05:12    128s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:05:12    128s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:05:12    128s] (I)       core area           :  (330000, 330000) - (4309920, 4306000)
[01/02 16:05:12    128s] (I)       Site Width          :   560  (dbu)
[01/02 16:05:12    128s] (I)       Row Height          :  5600  (dbu)
[01/02 16:05:12    128s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:05:12    128s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:05:12    128s] (I)       grid                :   828   828     4
[01/02 16:05:12    128s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:05:12    128s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:05:12    128s] (I)       Default wire width  :   230   280   280   440
[01/02 16:05:12    128s] (I)       Default wire space  :   230   280   280   460
[01/02 16:05:12    128s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:05:12    128s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:05:12    128s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:05:12    128s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:05:12    128s] (I)       Num of masks        :     1     1     1     1
[01/02 16:05:12    128s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:05:12    128s] (I)       --------------------------------------------------------
[01/02 16:05:12    128s] 
[01/02 16:05:12    128s] [NR-eGR] ============ Routing rule table ============
[01/02 16:05:12    128s] [NR-eGR] Rule id 0. Nets 0 
[01/02 16:05:12    128s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:05:12    128s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:05:12    128s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:05:12    128s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:05:12    128s] [NR-eGR] ========================================
[01/02 16:05:12    128s] [NR-eGR] 
[01/02 16:05:12    128s] (I)       After initializing earlyGlobalRoute syMemory usage = 1419.9 MB
[01/02 16:05:12    128s] (I)       Loading and dumping file time : 0.25 seconds
[01/02 16:05:12    128s] (I)       total 2D Cap : 13018239 = (5299996 H, 7718243 V)
[01/02 16:05:12    128s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:05:12    128s] End AAE Lib Interpolated Model. (MEM=1461.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:05:12    128s]   Library trimming buffers in power domain auto-default and half-corner my_delay_corner_max:setup.late removed 0 of 5 cells
[01/02 16:05:12    128s] Original list had 5 cells:
[01/02 16:05:12    128s] bufbdf buffd4 bufbd4 buffd2 bufbd2 
[01/02 16:05:12    128s] Library trimming was not able to trim any cells:
[01/02 16:05:12    128s] bufbdf buffd4 bufbd4 buffd2 bufbd2 
[01/02 16:05:12    128s]   Library trimming inverters in power domain auto-default and half-corner my_delay_corner_max:setup.late removed 0 of 6 cells
[01/02 16:05:12    128s] Original list had 6 cells:
[01/02 16:05:12    128s] invbdk invbdf invbda invbd7 invbd4 invbd2 
[01/02 16:05:12    128s] Library trimming was not able to trim any cells:
[01/02 16:05:12    128s] invbdk invbdf invbda invbd7 invbd4 invbd2 
[01/02 16:05:12    128s]   For power domain auto-default:
[01/02 16:05:12    128s]     Buffers:     bufbdf buffd4 bufbd4 buffd2 bufbd2 
[01/02 16:05:12    128s]     Inverters:   invbdk invbdf invbda invbd7 invbd4 invbd2 
[01/02 16:05:12    128s]     Clock gates: gclrsna gclrsn7 gclrsn4 gclrsn2 gclrsn1 
[01/02 16:05:12    128s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 16654495.704um^2
[01/02 16:05:12    128s]   Top Routing info:
[01/02 16:05:12    128s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: TOP_M/M3; 
[01/02 16:05:12    128s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/02 16:05:12    128s]   Trunk Routing info:
[01/02 16:05:12    128s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: TOP_M/M3; 
[01/02 16:05:12    128s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/02 16:05:12    128s]   Leaf Routing info:
[01/02 16:05:12    128s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: TOP_M/M3; 
[01/02 16:05:12    128s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/02 16:05:12    128s]   For timing_corner my_delay_corner_max:setup, late:
[01/02 16:05:12    128s]     Slew time target (leaf):    0.400ns
[01/02 16:05:12    128s]     Slew time target (trunk):   0.400ns
[01/02 16:05:12    128s]     Slew time target (top):     0.400ns (Note: no nets are considered top nets in this clock tree)
[01/02 16:05:12    128s]     Buffer unit delay for power domain auto-default:   0.248ns
[01/02 16:05:12    128s]     Buffer max distance for power domain auto-default: 2825.084um
[01/02 16:05:12    128s]   Fastest wire driving cells and distances for power domain auto-default:
[01/02 16:05:13    128s]     Buffer    : {lib_cell:bufbdf, fastest_considered_half_corner=my_delay_corner_max:setup.late, optimalDrivingDistance=2825.084um, saturatedSlew=0.358ns, speed=6129.494um per ns, cellArea=21.091um^2 per 1000um}
[01/02 16:05:13    129s]     Inverter  : {lib_cell:invbdk, fastest_considered_half_corner=my_delay_corner_max:setup.late, optimalDrivingDistance=2526.125um, saturatedSlew=0.333ns, speed=10578.413um per ns, cellArea=26.070um^2 per 1000um}
[01/02 16:05:13    129s]     Clock gate: {lib_cell:gclrsna, fastest_considered_half_corner=my_delay_corner_max:setup.late, optimalDrivingDistance=1967.868um, saturatedSlew=0.364ns, speed=2905.889um per ns, cellArea=43.027um^2 per 1000um}
[01/02 16:05:13    129s] Library Trimming done.
[01/02 16:05:13    129s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] Logic Sizing Table:
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] ----------------------------------------------------------
[01/02 16:05:13    129s] Cell    Instance count    Source    Eligible library cells
[01/02 16:05:13    129s] ----------------------------------------------------------
[01/02 16:05:13    129s]   (empty table)
[01/02 16:05:13    129s] ----------------------------------------------------------
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] Clock tree clk has 1 cts_max_fanout violation.
[01/02 16:05:13    129s] Clock tree balancer configuration for skew_group clk/my_constraint_mode:
[01/02 16:05:13    129s]   Sources:                     pin clk
[01/02 16:05:13    129s]   Total number of sinks:       292
[01/02 16:05:13    129s]   Delay constrained sinks:     291
[01/02 16:05:13    129s]   Non-leaf sinks:              0
[01/02 16:05:13    129s]   Ignore pins:                 0
[01/02 16:05:13    129s]  Timing corner my_delay_corner_max:setup.late:
[01/02 16:05:13    129s]   Skew target:                 0.248ns
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] Clock Tree Violations Report
[01/02 16:05:13    129s] ============================
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[01/02 16:05:13    129s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[01/02 16:05:13    129s] Consider reviewing your design and relaunching CCOpt.
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] Max Fanout Violations
[01/02 16:05:13    129s] ---------------------
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] Node the root driver for clock_tree clk at (1106.460,4390.445), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}, has 292 fanout.
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-TOP_M are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/02 16:05:13    129s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-TOP_M are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/02 16:05:13    129s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-TOP_M are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/02 16:05:13    129s] Primary reporting skew group is skew_group clk/my_constraint_mode with 292 clock sinks.
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] Via Selection for Estimated Routes (rule default):
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] ------------------------------------------------------------
[01/02 16:05:13    129s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[01/02 16:05:13    129s] Range                (Ohm)    (fF)     (fs)     Only
[01/02 16:05:13    129s] ------------------------------------------------------------
[01/02 16:05:13    129s] M1-M2    V2          6.000    0.000    0.000    false
[01/02 16:05:13    129s] M2-M3    V3_cross    6.000    0.000    0.000    false
[01/02 16:05:13    129s] M2-M3    V3_TOS_N    6.000    0.000    0.000    true
[01/02 16:05:13    129s] M3-M4    VL          2.500    0.000    0.000    false
[01/02 16:05:13    129s] M3-M4    VL_TOS_E    2.500    0.000    0.000    true
[01/02 16:05:13    129s] ------------------------------------------------------------
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] No ideal or dont_touch nets found in the clock tree
[01/02 16:05:13    129s] Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
[01/02 16:05:13    129s] Check Prerequisites done. (took cpu=0:00:01.8 real=0:00:01.8)
[01/02 16:05:13    129s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.8 real=0:00:01.8)
[01/02 16:05:13    129s] EdiLegalizer::Interface::Release
[01/02 16:05:13    129s] EdiLegalizer::Interface::Release done runtime = 0.03
[01/02 16:05:13    129s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[01/02 16:05:13    129s] Set place::cacheFPlanSiteMark to 0
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] *** Summary of all messages that are not suppressed in this session:
[01/02 16:05:13    129s] Severity  ID               Count  Summary                                  
[01/02 16:05:13    129s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[01/02 16:05:13    129s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[01/02 16:05:13    129s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[01/02 16:05:13    129s] *** Message Summary: 4 warning(s), 1 error(s)
[01/02 16:05:13    129s] 
[01/02 16:05:13    129s] #% End ccopt_design (date=01/02 16:05:13, total cpu=0:00:01.9, real=0:00:01.0, peak res=1318.2M, current mem=1318.2M)
[01/02 16:05:13    129s] 
[01/02 16:05:26    130s] <CMD> timeDesign -postCTS
[01/02 16:05:26    130s] Start to check current routing status for nets...
[01/02 16:05:26    130s] All nets are already routed correctly.
[01/02 16:05:26    130s] End to check current routing status for nets (mem=1353.3M)
[01/02 16:05:26    130s] Effort level <high> specified for reg2reg path_group
[01/02 16:05:27    131s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.872  |  4.872  |  5.309  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.213%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[01/02 16:05:27    131s] Total CPU time: 0.43 sec
[01/02 16:05:27    131s] Total Real time: 1.0 sec
[01/02 16:05:27    131s] Total Memory Usage: 1353.296875 Mbytes
[01/02 16:05:38    132s] <CMD> optDesign -postCTS
[01/02 16:05:38    132s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/02 16:05:38    132s] Core basic site is CoreSite
[01/02 16:05:38    132s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:05:38    132s] Mark StBox On SiteArr starts
[01/02 16:05:38    132s] Mark StBox On SiteArr ends
[01/02 16:05:38    132s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:05:38    132s] Summary for sequential cells identification: 
[01/02 16:05:38    132s]   Identified SBFF number: 114
[01/02 16:05:38    132s]   Identified MBFF number: 0
[01/02 16:05:38    132s]   Identified SB Latch number: 0
[01/02 16:05:38    132s]   Identified MB Latch number: 0
[01/02 16:05:38    132s]   Not identified SBFF number: 6
[01/02 16:05:38    132s]   Not identified MBFF number: 0
[01/02 16:05:38    132s]   Not identified SB Latch number: 0
[01/02 16:05:38    132s]   Not identified MB Latch number: 0
[01/02 16:05:38    132s]   Number of sequential cells which are not FFs: 83
[01/02 16:05:38    132s] Creating Cell Server, finished. 
[01/02 16:05:38    132s] 
[01/02 16:05:38    132s] #spOpts: mergeVia=F 
[01/02 16:05:38    132s] GigaOpt running with 1 threads.
[01/02 16:05:38    132s] Info: 1 threads available for lower-level modules during optimization.
[01/02 16:05:38    132s] #spOpts: mergeVia=F 
[01/02 16:05:38    132s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1355.3MB).
[01/02 16:05:38    132s] 
[01/02 16:05:38    132s] Creating Lib Analyzer ...
[01/02 16:05:38    132s]  Visiting view : my_analysis_view_setup
[01/02 16:05:38    132s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:05:38    132s]  Visiting view : my_analysis_view_hold
[01/02 16:05:38    132s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:05:38    132s]  Setting StdDelay to 50.60
[01/02 16:05:38    132s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:05:38    132s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[01/02 16:05:38    132s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:05:38    132s] 
[01/02 16:05:39    133s] Creating Lib Analyzer, finished. 
[01/02 16:05:39    133s] Effort level <high> specified for reg2reg path_group
[01/02 16:05:39    133s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1173.6M, totSessionCpu=0:02:13 **
[01/02 16:05:39    133s] *** optDesign -postCTS ***
[01/02 16:05:39    133s] DRC Margin: user margin 0.0; extra margin 0.2
[01/02 16:05:39    133s] Hold Target Slack: user slack 0
[01/02 16:05:39    133s] Setup Target Slack: user slack 0; extra slack 0.1
[01/02 16:05:39    133s] setUsefulSkewMode -ecoRoute false
[01/02 16:05:39    133s] Deleting Cell Server ...
[01/02 16:05:39    133s] Deleting Lib Analyzer.
[01/02 16:05:39    133s] Multi-VT timing optimization disabled based on library information.
[01/02 16:05:39    133s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:05:39    133s] Summary for sequential cells identification: 
[01/02 16:05:39    133s]   Identified SBFF number: 114
[01/02 16:05:39    133s]   Identified MBFF number: 0
[01/02 16:05:39    133s]   Identified SB Latch number: 0
[01/02 16:05:39    133s]   Identified MB Latch number: 0
[01/02 16:05:39    133s]   Not identified SBFF number: 6
[01/02 16:05:39    133s]   Not identified MBFF number: 0
[01/02 16:05:39    133s]   Not identified SB Latch number: 0
[01/02 16:05:39    133s]   Not identified MB Latch number: 0
[01/02 16:05:39    133s]   Number of sequential cells which are not FFs: 83
[01/02 16:05:39    133s] Creating Cell Server, finished. 
[01/02 16:05:39    133s] 
[01/02 16:05:39    133s]  Visiting view : my_analysis_view_setup
[01/02 16:05:39    133s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:05:39    133s]  Visiting view : my_analysis_view_hold
[01/02 16:05:39    133s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:05:39    133s]  Setting StdDelay to 50.60
[01/02 16:05:39    133s] Deleting Cell Server ...
[01/02 16:05:39    133s] Start to check current routing status for nets...
[01/02 16:05:39    133s] All nets are already routed correctly.
[01/02 16:05:39    133s] End to check current routing status for nets (mem=1361.3M)
[01/02 16:05:39    133s] ### Creating LA Mngr. totSessionCpu=0:02:13 mem=1428.1M
[01/02 16:05:40    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:14 mem=1428.1M
[01/02 16:05:40    134s] Compute RC Scale Done ...
[01/02 16:05:41    134s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.872  |  4.872  |  5.309  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.213%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1209.4M, totSessionCpu=0:02:15 **
[01/02 16:05:41    134s] ** INFO : this run is activating low effort ccoptDesign flow
[01/02 16:05:41    134s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:05:41    134s] ### Creating PhyDesignMc. totSessionCpu=0:02:15 mem=1390.6M
[01/02 16:05:41    134s] #spOpts: mergeVia=F 
[01/02 16:05:41    134s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1390.6MB).
[01/02 16:05:41    134s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:15 mem=1390.6M
[01/02 16:05:41    134s] *** Starting optimizing excluded clock nets MEM= 1390.6M) ***
[01/02 16:05:41    134s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1390.6M) ***
[01/02 16:05:41    134s] *** Starting optimizing excluded clock nets MEM= 1390.6M) ***
[01/02 16:05:41    134s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1390.6M) ***
[01/02 16:05:41    134s] Info: Done creating the CCOpt slew target map.
[01/02 16:05:41    134s] *** Timing Is met
[01/02 16:05:41    134s] *** Check timing (0:00:00.0)
[01/02 16:05:41    135s] **INFO: Flow update: Design timing is met.
[01/02 16:05:41    135s] **INFO: Flow update: Design timing is met.
[01/02 16:05:41    135s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:05:41    135s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:05:41    135s] Info: 53 io nets excluded
[01/02 16:05:41    135s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:05:41    135s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=1390.6M
[01/02 16:05:41    135s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=1390.6M
[01/02 16:05:41    135s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:05:41    135s] ### Creating PhyDesignMc. totSessionCpu=0:02:15 mem=1524.1M
[01/02 16:05:41    135s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1524.1MB).
[01/02 16:05:41    135s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:15 mem=1524.1M
[01/02 16:05:41    135s] Begin: Area Reclaim Optimization
[01/02 16:05:41    135s] 
[01/02 16:05:41    135s] Creating Lib Analyzer ...
[01/02 16:05:41    135s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:05:41    135s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/02 16:05:41    135s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:05:41    135s] 
[01/02 16:05:42    136s] Creating Lib Analyzer, finished. 
[01/02 16:05:42    136s] 
[01/02 16:05:42    136s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/02 16:05:42    136s] ### Creating LA Mngr. totSessionCpu=0:02:16 mem=1552.1M
[01/02 16:05:42    136s] ### Creating LA Mngr, finished. totSessionCpu=0:02:16 mem=1552.1M
[01/02 16:05:42    136s] Usable buffer cells for single buffer setup transform:
[01/02 16:05:42    136s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
[01/02 16:05:42    136s] Number of usable buffer cells above: 13
[01/02 16:05:42    136s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.21
[01/02 16:05:42    136s] +----------+---------+--------+--------+------------+--------+
[01/02 16:05:42    136s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/02 16:05:42    136s] +----------+---------+--------+--------+------------+--------+
[01/02 16:05:42    136s] |     0.21%|        -|   0.100|   0.000|   0:00:00.0| 1552.1M|
[01/02 16:05:42    136s] |     0.21%|        1|   0.100|   0.000|   0:00:00.0| 1552.1M|
[01/02 16:05:42    136s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[01/02 16:05:42    136s] |     0.21%|        0|   0.100|   0.000|   0:00:00.0| 1552.1M|
[01/02 16:05:42    136s] |     0.21%|        0|   0.100|   0.000|   0:00:00.0| 1552.1M|
[01/02 16:05:42    136s] |     0.21%|        0|   0.100|   0.000|   0:00:00.0| 1552.1M|
[01/02 16:05:42    136s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[01/02 16:05:43    136s] |     0.21%|        0|   0.100|   0.000|   0:00:01.0| 1552.1M|
[01/02 16:05:43    136s] +----------+---------+--------+--------+------------+--------+
[01/02 16:05:43    136s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.21
[01/02 16:05:43    136s] 
[01/02 16:05:43    136s] ** Summary: Restruct = 1 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/02 16:05:43    136s] --------------------------------------------------------------
[01/02 16:05:43    136s] |                                   | Total     | Sequential |
[01/02 16:05:43    136s] --------------------------------------------------------------
[01/02 16:05:43    136s] | Num insts resized                 |       0  |       0    |
[01/02 16:05:43    136s] | Num insts undone                  |       0  |       0    |
[01/02 16:05:43    136s] | Num insts Downsized               |       0  |       0    |
[01/02 16:05:43    136s] | Num insts Samesized               |       0  |       0    |
[01/02 16:05:43    136s] | Num insts Upsized                 |       0  |       0    |
[01/02 16:05:43    136s] | Num multiple commits+uncommits    |       0  |       -    |
[01/02 16:05:43    136s] --------------------------------------------------------------
[01/02 16:05:43    136s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:05:43    136s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:05:43    136s] **** End NDR-Layer Usage Statistics ****
[01/02 16:05:43    136s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:02.0) **
[01/02 16:05:43    136s] *** Starting refinePlace (0:02:17 mem=1552.1M) ***
[01/02 16:05:43    136s] Total net bbox length = 2.415e+05 (8.732e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:05:43    136s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:05:43    136s] Starting refinePlace ...
[01/02 16:05:43    136s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:05:43    136s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1552.1MB) @(0:02:17 - 0:02:17).
[01/02 16:05:43    136s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:05:43    136s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1552.1MB
[01/02 16:05:43    136s] Statistics of distance of Instance movement in refine placement:
[01/02 16:05:43    136s]   maximum (X+Y) =         0.00 um
[01/02 16:05:43    136s]   mean    (X+Y) =         0.00 um
[01/02 16:05:43    136s] Summary Report:
[01/02 16:05:43    136s] Instances move: 0 (out of 1144 movable)
[01/02 16:05:43    136s] Instances flipped: 0
[01/02 16:05:43    136s] Mean displacement: 0.00 um
[01/02 16:05:43    136s] Max displacement: 0.00 um 
[01/02 16:05:43    136s] Total instances moved : 0
[01/02 16:05:43    136s] Total net bbox length = 2.415e+05 (8.732e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:05:43    136s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1552.1MB
[01/02 16:05:43    136s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1552.1MB) @(0:02:17 - 0:02:17).
[01/02 16:05:43    136s] *** Finished refinePlace (0:02:17 mem=1552.1M) ***
[01/02 16:05:43    136s] *** maximum move = 0.00 um ***
[01/02 16:05:43    136s] *** Finished re-routing un-routed nets (1552.1M) ***
[01/02 16:05:43    136s] 
[01/02 16:05:43    136s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1552.1M) ***
[01/02 16:05:43    136s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1394.58M, totSessionCpu=0:02:17).
[01/02 16:05:43    137s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=1394.6M
[01/02 16:05:43    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=1394.6M
[01/02 16:05:43    137s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:05:43    137s] [PSP]     Started earlyGlobalRoute kernel
[01/02 16:05:43    137s] [PSP]     Initial Peak syMemory usage = 1394.6 MB
[01/02 16:05:43    137s] (I)       Reading DB...
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin CIN of instance address115 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[15]19 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin CIN of instance address114 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[14]18 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin CIN of instance address113 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[13]17 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin CIN of instance address112 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[12]16 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin CIN of instance address111 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[11]15 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin CIN of instance address110 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[10]14 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin CIN of instance address19 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[9]13 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin CIN of instance address18 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[8]12 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin CIN of instance address17 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[7]11 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin CIN of instance address16 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[6]10 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:05:43    137s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[01/02 16:05:43    137s] To increase the message display limit, refer to the product command reference manual.
[01/02 16:05:43    137s] (I)       before initializing RouteDB syMemory usage = 1394.6 MB
[01/02 16:05:43    137s] (I)       congestionReportName   : 
[01/02 16:05:43    137s] (I)       layerRangeFor2DCongestion : 
[01/02 16:05:43    137s] (I)       buildTerm2TermWires    : 1
[01/02 16:05:43    137s] (I)       doTrackAssignment      : 1
[01/02 16:05:43    137s] (I)       dumpBookshelfFiles     : 0
[01/02 16:05:43    137s] (I)       numThreads             : 1
[01/02 16:05:43    137s] (I)       bufferingAwareRouting  : false
[01/02 16:05:43    137s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:05:43    137s] (I)       honorPin               : false
[01/02 16:05:43    137s] (I)       honorPinGuide          : true
[01/02 16:05:43    137s] (I)       honorPartition         : false
[01/02 16:05:43    137s] (I)       allowPartitionCrossover: false
[01/02 16:05:43    137s] (I)       honorSingleEntry       : true
[01/02 16:05:43    137s] (I)       honorSingleEntryStrong : true
[01/02 16:05:43    137s] (I)       handleViaSpacingRule   : false
[01/02 16:05:43    137s] (I)       handleEolSpacingRule   : false
[01/02 16:05:43    137s] (I)       PDConstraint           : none
[01/02 16:05:43    137s] (I)       expBetterNDRHandling   : false
[01/02 16:05:43    137s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:05:43    137s] (I)       routingEffortLevel     : 3
[01/02 16:05:43    137s] (I)       effortLevel            : standard
[01/02 16:05:43    137s] [NR-eGR] minRouteLayer          : 2
[01/02 16:05:43    137s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:05:43    137s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:05:43    137s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:05:43    137s] (I)       numRowsPerGCell        : 1
[01/02 16:05:43    137s] (I)       speedUpLargeDesign     : 0
[01/02 16:05:43    137s] (I)       multiThreadingTA       : 1
[01/02 16:05:43    137s] (I)       blkAwareLayerSwitching : 1
[01/02 16:05:43    137s] (I)       optimizationMode       : false
[01/02 16:05:43    137s] (I)       routeSecondPG          : false
[01/02 16:05:43    137s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:05:43    137s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:05:43    137s] (I)       punchThroughDistance   : 500.00
[01/02 16:05:43    137s] (I)       scenicBound            : 1.15
[01/02 16:05:43    137s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:05:43    137s] (I)       source-to-sink ratio   : 0.00
[01/02 16:05:43    137s] (I)       targetCongestionRatioH : 1.00
[01/02 16:05:43    137s] (I)       targetCongestionRatioV : 1.00
[01/02 16:05:43    137s] (I)       layerCongestionRatio   : 0.70
[01/02 16:05:43    137s] (I)       m1CongestionRatio      : 0.10
[01/02 16:05:43    137s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:05:43    137s] (I)       localRouteEffort       : 1.00
[01/02 16:05:43    137s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:05:43    137s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:05:43    137s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:05:43    137s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:05:43    137s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:05:43    137s] (I)       routeVias              : 
[01/02 16:05:43    137s] (I)       readTROption           : true
[01/02 16:05:43    137s] (I)       extraSpacingFactor     : 1.00
[01/02 16:05:43    137s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:05:43    137s] (I)       routeSelectedNetsOnly  : false
[01/02 16:05:43    137s] (I)       clkNetUseMaxDemand     : false
[01/02 16:05:43    137s] (I)       extraDemandForClocks   : 0
[01/02 16:05:43    137s] (I)       steinerRemoveLayers    : false
[01/02 16:05:43    137s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:05:43    137s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:05:43    137s] (I)       similarTopologyRoutingFast : false
[01/02 16:05:43    137s] (I)       spanningTreeRefinement : false
[01/02 16:05:43    137s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:05:43    137s] (I)       starting read tracks
[01/02 16:05:43    137s] (I)       build grid graph
[01/02 16:05:43    137s] (I)       build grid graph start
[01/02 16:05:43    137s] [NR-eGR] Layer1 has no routable track
[01/02 16:05:43    137s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:05:43    137s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:05:43    137s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:05:43    137s] (I)       build grid graph end
[01/02 16:05:43    137s] (I)       numViaLayers=4
[01/02 16:05:43    137s] (I)       Reading via V2 for layer: 0 
[01/02 16:05:43    137s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:05:43    137s] (I)       Reading via VL for layer: 2 
[01/02 16:05:43    137s] (I)       end build via table
[01/02 16:05:43    137s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:05:43    137s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:05:43    137s] (I)       readDataFromPlaceDB
[01/02 16:05:43    137s] (I)       Read net information..
[01/02 16:05:43    137s] [NR-eGR] Read numTotalNets=1246  numIgnoredNets=0
[01/02 16:05:43    137s] (I)       Read testcase time = 0.000 seconds
[01/02 16:05:43    137s] 
[01/02 16:05:43    137s] (I)       read default dcut vias
[01/02 16:05:43    137s] (I)       Reading via V2 for layer: 0 
[01/02 16:05:43    137s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:05:43    137s] (I)       Reading via VL for layer: 2 
[01/02 16:05:43    137s] (I)       build grid graph start
[01/02 16:05:43    137s] (I)       build grid graph end
[01/02 16:05:43    137s] (I)       Model blockage into capacity
[01/02 16:05:43    137s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:05:43    137s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:05:43    137s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:05:43    137s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:05:43    137s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:05:43    137s] (I)       Modeling time = 0.130 seconds
[01/02 16:05:43    137s] 
[01/02 16:05:43    137s] (I)       Number of ignored nets = 0
[01/02 16:05:43    137s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:05:43    137s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:05:43    137s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:05:43    137s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:05:43    137s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:05:43    137s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:05:43    137s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:05:43    137s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:05:43    137s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:05:43    137s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:05:43    137s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1398.6 MB
[01/02 16:05:43    137s] (I)       Ndr track 0 does not exist
[01/02 16:05:43    137s] (I)       Layer1  viaCost=300.00
[01/02 16:05:43    137s] (I)       Layer2  viaCost=100.00
[01/02 16:05:43    137s] (I)       Layer3  viaCost=200.00
[01/02 16:05:43    137s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:05:43    137s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:05:43    137s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:05:43    137s] (I)       Site Width          :   560  (dbu)
[01/02 16:05:43    137s] (I)       Row Height          :  5600  (dbu)
[01/02 16:05:43    137s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:05:43    137s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:05:43    137s] (I)       grid                :   828   828     4
[01/02 16:05:43    137s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:05:43    137s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:05:43    137s] (I)       Default wire width  :   230   280   280   440
[01/02 16:05:43    137s] (I)       Default wire space  :   230   280   280   460
[01/02 16:05:43    137s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:05:43    137s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:05:43    137s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:05:43    137s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:05:43    137s] (I)       Num of masks        :     1     1     1     1
[01/02 16:05:43    137s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:05:43    137s] (I)       --------------------------------------------------------
[01/02 16:05:43    137s] 
[01/02 16:05:43    137s] [NR-eGR] ============ Routing rule table ============
[01/02 16:05:43    137s] [NR-eGR] Rule id 0. Nets 1246 
[01/02 16:05:43    137s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:05:43    137s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:05:43    137s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:05:43    137s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:05:43    137s] [NR-eGR] ========================================
[01/02 16:05:43    137s] [NR-eGR] 
[01/02 16:05:43    137s] (I)       After initializing earlyGlobalRoute syMemory usage = 1436.5 MB
[01/02 16:05:43    137s] (I)       Loading and dumping file time : 0.17 seconds
[01/02 16:05:43    137s] (I)       ============= Initialization =============
[01/02 16:05:43    137s] (I)       totalPins=4472  totalGlobalPin=4340 (97.05%)
[01/02 16:05:43    137s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:05:43    137s] [NR-eGR] Layer group 1: route 1246 net(s) in layer range [2, 4]
[01/02 16:05:43    137s] (I)       ============  Phase 1a Route ============
[01/02 16:05:43    137s] (I)       Phase 1a runs 0.00 seconds
[01/02 16:05:43    137s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[01/02 16:05:43    137s] (I)       Usage: 45112 = (16554 H, 28558 V) = (0.31% H, 0.37% V) = (9.270e+04um H, 1.599e+05um V)
[01/02 16:05:43    137s] (I)       
[01/02 16:05:43    137s] (I)       ============  Phase 1b Route ============
[01/02 16:05:43    137s] (I)       Phase 1b runs 0.00 seconds
[01/02 16:05:43    137s] (I)       Usage: 45112 = (16554 H, 28558 V) = (0.31% H, 0.37% V) = (9.270e+04um H, 1.599e+05um V)
[01/02 16:05:43    137s] (I)       
[01/02 16:05:43    137s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526272e+05um
[01/02 16:05:43    137s] (I)       ============  Phase 1c Route ============
[01/02 16:05:43    137s] (I)       Level2 Grid: 166 x 166
[01/02 16:05:43    137s] (I)       Phase 1c runs 0.02 seconds
[01/02 16:05:43    137s] (I)       Usage: 45112 = (16554 H, 28558 V) = (0.31% H, 0.37% V) = (9.270e+04um H, 1.599e+05um V)
[01/02 16:05:43    137s] (I)       
[01/02 16:05:43    137s] (I)       ============  Phase 1d Route ============
[01/02 16:05:43    137s] (I)       Phase 1d runs 0.00 seconds
[01/02 16:05:43    137s] (I)       Usage: 45112 = (16554 H, 28558 V) = (0.31% H, 0.37% V) = (9.270e+04um H, 1.599e+05um V)
[01/02 16:05:43    137s] (I)       
[01/02 16:05:43    137s] (I)       ============  Phase 1e Route ============
[01/02 16:05:43    137s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:05:43    137s] (I)       Usage: 45112 = (16554 H, 28558 V) = (0.31% H, 0.37% V) = (9.270e+04um H, 1.599e+05um V)
[01/02 16:05:43    137s] (I)       
[01/02 16:05:43    137s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526272e+05um
[01/02 16:05:43    137s] [NR-eGR] 
[01/02 16:05:43    137s] (I)       ============  Phase 1l Route ============
[01/02 16:05:43    137s] (I)       Phase 1l runs 0.01 seconds
[01/02 16:05:43    137s] (I)       
[01/02 16:05:43    137s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:05:43    137s] [NR-eGR]                OverCon            
[01/02 16:05:43    137s] [NR-eGR]                 #Gcell     %Gcell
[01/02 16:05:43    137s] [NR-eGR] Layer              (1)    OverCon 
[01/02 16:05:43    137s] [NR-eGR] ------------------------------------
[01/02 16:05:43    137s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[01/02 16:05:43    137s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[01/02 16:05:43    137s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[01/02 16:05:43    137s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[01/02 16:05:43    137s] [NR-eGR] ------------------------------------
[01/02 16:05:43    137s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[01/02 16:05:43    137s] [NR-eGR] 
[01/02 16:05:43    137s] (I)       Total Global Routing Runtime: 0.18 seconds
[01/02 16:05:43    137s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:05:43    137s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:05:43    137s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:05:43    137s] (I)       ============= track Assignment ============
[01/02 16:05:43    137s] (I)       extract Global 3D Wires
[01/02 16:05:43    137s] (I)       Extract Global WL : time=0.00
[01/02 16:05:43    137s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:05:43    137s] (I)       Initialization real time=0.00 seconds
[01/02 16:05:43    137s] (I)       Run Multi-thread track assignment
[01/02 16:05:43    137s] (I)       merging nets...
[01/02 16:05:43    137s] (I)       merging nets done
[01/02 16:05:43    137s] (I)       Kernel real time=0.07 seconds
[01/02 16:05:43    137s] (I)       End Greedy Track Assignment
[01/02 16:05:43    137s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:05:43    137s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 4364
[01/02 16:05:43    137s] [NR-eGR] Layer2(M2)(V) length: 1.586670e+05um, number of vias: 7057
[01/02 16:05:43    137s] [NR-eGR] Layer3(M3)(H) length: 9.367049e+04um, number of vias: 84
[01/02 16:05:43    137s] [NR-eGR] Layer4(TOP_M)(V) length: 2.236640e+03um, number of vias: 0
[01/02 16:05:43    137s] [NR-eGR] Total length: 2.545741e+05um, number of vias: 11505
[01/02 16:05:43    137s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:05:43    137s] [NR-eGR] Total clock nets wire length: 9.383525e+03um 
[01/02 16:05:43    137s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:05:43    137s] [NR-eGR] End Peak syMemory usage = 1432.8 MB
[01/02 16:05:43    137s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.51 seconds
[01/02 16:05:43    137s] Extraction called for design 'cpu' of instances=2188 and nets=1707 using extraction engine 'preRoute' .
[01/02 16:05:43    137s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:05:43    137s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:05:43    137s] PreRoute RC Extraction called for design cpu.
[01/02 16:05:43    137s] RC Extraction called in multi-corner(1) mode.
[01/02 16:05:43    137s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:05:43    137s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:05:43    137s] RCMode: PreRoute
[01/02 16:05:43    137s]       RC Corner Indexes            0   
[01/02 16:05:43    137s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:05:43    137s] Resistance Scaling Factor    : 1.00000 
[01/02 16:05:43    137s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:05:43    137s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:05:43    137s] Shrink Factor                : 1.00000
[01/02 16:05:43    137s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:05:43    137s] Updating RC grid for preRoute extraction ...
[01/02 16:05:43    137s] Initializing multi-corner resistance tables ...
[01/02 16:05:43    137s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1432.844M)
[01/02 16:05:43    137s] Compute RC Scale Done ...
[01/02 16:05:43    137s] [hotspot] +------------+---------------+---------------+
[01/02 16:05:43    137s] [hotspot] |            |   max hotspot | total hotspot |
[01/02 16:05:43    137s] [hotspot] +------------+---------------+---------------+
[01/02 16:05:43    137s] [hotspot] | normalized |          0.00 |          0.00 |
[01/02 16:05:43    137s] [hotspot] +------------+---------------+---------------+
[01/02 16:05:43    137s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/02 16:05:43    137s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/02 16:05:43    137s] #################################################################################
[01/02 16:05:43    137s] # Design Stage: PreRoute
[01/02 16:05:43    137s] # Design Name: cpu
[01/02 16:05:43    137s] # Design Mode: 90nm
[01/02 16:05:43    137s] # Analysis Mode: MMMC Non-OCV 
[01/02 16:05:43    137s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:05:43    137s] # Signoff Settings: SI Off 
[01/02 16:05:43    137s] #################################################################################
[01/02 16:05:44    137s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:05:44    137s] Calculate delays in BcWc mode...
[01/02 16:05:44    137s] Topological Sorting (REAL = 0:00:00.0, MEM = 1488.1M, InitMEM = 1488.1M)
[01/02 16:05:44    137s] Start delay calculation (fullDC) (1 T). (MEM=1488.08)
[01/02 16:05:44    137s] End AAE Lib Interpolated Model. (MEM=1504.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:05:44    137s] Total number of fetched objects 1283
[01/02 16:05:44    137s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:05:44    137s] End delay calculation. (MEM=1504.21 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:05:44    137s] End delay calculation (fullDC). (MEM=1504.21 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:05:44    137s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1504.2M) ***
[01/02 16:05:44    137s] Begin: GigaOpt postEco DRV Optimization
[01/02 16:05:44    137s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:05:44    137s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:05:44    137s] Info: 53 io nets excluded
[01/02 16:05:44    137s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:05:44    137s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:05:44    137s] ### Creating PhyDesignMc. totSessionCpu=0:02:18 mem=1504.2M
[01/02 16:05:44    137s] Core basic site is CoreSite
[01/02 16:05:44    138s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:05:44    138s] Mark StBox On SiteArr starts
[01/02 16:05:44    138s] Mark StBox On SiteArr ends
[01/02 16:05:44    138s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1504.2MB).
[01/02 16:05:44    138s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:18 mem=1504.2M
[01/02 16:05:44    138s] 
[01/02 16:05:44    138s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[01/02 16:05:44    138s] ### Creating LA Mngr. totSessionCpu=0:02:18 mem=1504.2M
[01/02 16:05:44    138s] ### Creating LA Mngr, finished. totSessionCpu=0:02:18 mem=1504.2M
[01/02 16:05:45    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:05:45    139s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/02 16:05:45    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:05:45    139s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/02 16:05:45    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:05:45    139s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:05:45    139s] |    33|    33|   -19.34|    29|    29|    -0.29|     0|     0|     0|     0|     4.87|     0.00|       0|       0|       0|   0.21|          |         |
[01/02 16:05:45    139s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:05:45    139s] |    33|    33|   -19.34|    29|    29|    -0.29|     0|     0|     0|     0|     4.87|     0.00|       0|       0|       0|   0.21| 0:00:00.0|  1580.5M|
[01/02 16:05:45    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:05:45    139s] 
[01/02 16:05:45    139s] ###############################################################################
[01/02 16:05:45    139s] #
[01/02 16:05:45    139s] #  Large fanout net report:  
[01/02 16:05:45    139s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[01/02 16:05:45    139s] #     - current density: 0.21
[01/02 16:05:45    139s] #
[01/02 16:05:45    139s] #  List of high fanout nets:
[01/02 16:05:45    139s] #
[01/02 16:05:45    139s] ###############################################################################
[01/02 16:05:45    139s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:05:45    139s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:05:45    139s] **** End NDR-Layer Usage Statistics ****
[01/02 16:05:45    139s] 
[01/02 16:05:45    139s] 
[01/02 16:05:45    139s] =======================================================================
[01/02 16:05:45    139s]                 Reasons for remaining drv violations
[01/02 16:05:45    139s] =======================================================================
[01/02 16:05:45    139s] *info: Total 33 net(s) have violations which can't be fixed by DRV optimization.
[01/02 16:05:45    139s] 
[01/02 16:05:45    139s] MultiBuffering failure reasons
[01/02 16:05:45    139s] ------------------------------------------------
[01/02 16:05:45    139s] *info:    33 net(s): Could not be fixed because it is multi driver net.
[01/02 16:05:45    139s] 
[01/02 16:05:45    139s] SingleBuffering failure reasons
[01/02 16:05:45    139s] ------------------------------------------------
[01/02 16:05:45    139s] *info:    33 net(s): Could not be fixed because it is multi driver net.
[01/02 16:05:45    139s] 
[01/02 16:05:45    139s] Resizing failure reasons
[01/02 16:05:45    139s] ------------------------------------------------
[01/02 16:05:45    139s] *info:    17 net(s): Could not be fixed because instance couldn't be resized.
[01/02 16:05:45    139s] 
[01/02 16:05:45    139s] 
[01/02 16:05:45    139s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1580.5M) ***
[01/02 16:05:45    139s] 
[01/02 16:05:45    139s] End: GigaOpt postEco DRV Optimization
[01/02 16:05:45    139s] **INFO: Flow update: Design timing is met.
[01/02 16:05:45    139s] **INFO: Flow update: Design timing is met.
[01/02 16:05:45    139s] **INFO: Flow update: Design timing is met.
[01/02 16:05:45    139s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[01/02 16:05:45    139s] ### Creating LA Mngr. totSessionCpu=0:02:19 mem=1561.4M
[01/02 16:05:45    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:19 mem=1561.4M
[01/02 16:05:45    139s] Re-routed 0 nets
[01/02 16:05:45    139s] 
[01/02 16:05:45    139s] Active setup views:
[01/02 16:05:45    139s]  my_analysis_view_setup
[01/02 16:05:45    139s]   Dominating endpoints: 0
[01/02 16:05:45    139s]   Dominating TNS: -0.000
[01/02 16:05:45    139s] 
[01/02 16:05:45    139s] Extraction called for design 'cpu' of instances=2188 and nets=1707 using extraction engine 'preRoute' .
[01/02 16:05:45    139s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:05:45    139s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:05:45    139s] PreRoute RC Extraction called for design cpu.
[01/02 16:05:45    139s] RC Extraction called in multi-corner(1) mode.
[01/02 16:05:45    139s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:05:45    139s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:05:45    139s] RCMode: PreRoute
[01/02 16:05:45    139s]       RC Corner Indexes            0   
[01/02 16:05:45    139s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:05:45    139s] Resistance Scaling Factor    : 1.00000 
[01/02 16:05:45    139s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:05:45    139s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:05:45    139s] Shrink Factor                : 1.00000
[01/02 16:05:45    139s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:05:45    139s] Initializing multi-corner resistance tables ...
[01/02 16:05:45    139s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1547.312M)
[01/02 16:05:45    139s] #################################################################################
[01/02 16:05:45    139s] # Design Stage: PreRoute
[01/02 16:05:45    139s] # Design Name: cpu
[01/02 16:05:45    139s] # Design Mode: 90nm
[01/02 16:05:45    139s] # Analysis Mode: MMMC Non-OCV 
[01/02 16:05:45    139s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:05:45    139s] # Signoff Settings: SI Off 
[01/02 16:05:45    139s] #################################################################################
[01/02 16:05:45    139s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:05:45    139s] Calculate delays in BcWc mode...
[01/02 16:05:45    139s] Topological Sorting (REAL = 0:00:00.0, MEM = 1545.3M, InitMEM = 1545.3M)
[01/02 16:05:45    139s] Start delay calculation (fullDC) (1 T). (MEM=1545.31)
[01/02 16:05:45    139s] End AAE Lib Interpolated Model. (MEM=1561.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:05:45    139s] Total number of fetched objects 1283
[01/02 16:05:45    139s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:05:45    139s] End delay calculation. (MEM=1561.45 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:05:45    139s] End delay calculation (fullDC). (MEM=1561.45 CPU=0:00:00.3 REAL=0:00:00.0)
[01/02 16:05:45    139s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1561.4M) ***
[01/02 16:05:45    139s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:19 mem=1561.4M)
[01/02 16:05:45    139s] Reported timing to dir ./timingReports
[01/02 16:05:45    139s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1234.0M, totSessionCpu=0:02:19 **
[01/02 16:05:46    139s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.871  |  4.871  |  5.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.213%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1234.2M, totSessionCpu=0:02:20 **
[01/02 16:05:46    139s] Deleting Cell Server ...
[01/02 16:05:46    139s] Deleting Lib Analyzer.
[01/02 16:05:46    139s] *** Finished optDesign ***
[01/02 16:05:46    139s] 
[01/02 16:05:46    139s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.2 real=0:00:09.2)
[01/02 16:05:46    139s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[01/02 16:05:46    139s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[01/02 16:05:46    139s] Info: pop threads available for lower-level modules during optimization.
[01/02 16:05:46    139s] Info: Destroy the CCOpt slew target map.
[01/02 16:05:55    140s] <CMD> timeDesign -postCTS
[01/02 16:05:55    140s] Start to check current routing status for nets...
[01/02 16:05:55    140s] All nets are already routed correctly.
[01/02 16:05:55    140s] End to check current routing status for nets (mem=1356.1M)
[01/02 16:05:55    140s] Effort level <high> specified for reg2reg path_group
[01/02 16:05:55    140s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.871  |  4.871  |  5.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.213%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[01/02 16:05:55    140s] Total CPU time: 0.43 sec
[01/02 16:05:55    140s] Total Real time: 0.0 sec
[01/02 16:05:55    140s] Total Memory Usage: 1354.125 Mbytes
[01/02 16:05:59    141s] <CMD> uiSetTool ruler
[01/02 16:06:33    144s] <CMD> fit
[01/02 16:06:44    145s] <CMD> fit
[01/02 16:06:59    146s] <CMD> panPage 0 1
[01/02 16:06:59    146s] <CMD> panPage 0 -1
[01/02 16:07:05    147s] <CMD> panPage 0 1
[01/02 16:07:06    147s] <CMD> panPage 0 -1
[01/02 16:07:13    147s] <CMD> fit
[01/02 16:07:25    148s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/02 16:07:25    148s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[01/02 16:07:25    148s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[01/02 16:07:25    148s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[01/02 16:07:25    148s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[01/02 16:07:25    148s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/02 16:07:25    148s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[01/02 16:07:25    148s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[01/02 16:07:25    148s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/02 16:07:25    148s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/02 16:07:26    148s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[01/02 16:07:33    149s] <CMD> routeDesign -globalDetail
[01/02 16:07:33    149s] #% Begin routeDesign (date=01/02 16:07:33, mem=1170.9M)
[01/02 16:07:33    149s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.96 (MB), peak = 1326.68 (MB)
[01/02 16:07:33    149s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/02 16:07:33    149s] #my_rc_corner_worst has no qx tech file defined
[01/02 16:07:33    149s] #No active RC corner or QRC tech file is missing.
[01/02 16:07:33    149s] #**INFO: setDesignMode -flowEffort standard
[01/02 16:07:33    149s] #**INFO: mulit-cut via swapping is disabled by user.
[01/02 16:07:33    149s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/02 16:07:33    149s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[01/02 16:07:33    149s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[01/02 16:07:33    149s] Core basic site is CoreSite
[01/02 16:07:33    149s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:07:33    149s] Mark StBox On SiteArr starts
[01/02 16:07:33    149s] Mark StBox On SiteArr ends
[01/02 16:07:33    149s] Begin checking placement ... (start mem=1354.1M, init mem=1354.1M)
[01/02 16:07:33    149s] *info: Placed = 1144          
[01/02 16:07:33    149s] *info: Unplaced = 0           
[01/02 16:07:34    149s] Placement Density:0.21%(33775/15824162)
[01/02 16:07:34    149s] Placement Density (including fixed std cells):0.21%(33775/15824162)
[01/02 16:07:34    149s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1354.1M)
[01/02 16:07:34    149s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[01/02 16:07:34    149s] #**INFO: honoring user setting for routeWithSiDriven set to true
[01/02 16:07:34    149s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[01/02 16:07:34    149s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[01/02 16:07:34    149s] 
[01/02 16:07:34    149s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/02 16:07:34    149s] *** Changed status on (0) nets in Clock.
[01/02 16:07:34    149s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1354.1M) ***
[01/02 16:07:34    149s] % Begin globalDetailRoute (date=01/02 16:07:34, mem=1177.5M)
[01/02 16:07:34    149s] 
[01/02 16:07:34    149s] globalDetailRoute
[01/02 16:07:34    149s] 
[01/02 16:07:34    149s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[01/02 16:07:34    149s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[01/02 16:07:34    149s] #setNanoRouteMode -routeWithSiDriven true
[01/02 16:07:34    149s] #setNanoRouteMode -routeWithTimingDriven true
[01/02 16:07:34    149s] #Start globalDetailRoute on Mon Jan  2 16:07:34 2023
[01/02 16:07:34    149s] #
[01/02 16:07:34    149s] #Generating timing data, please wait...
[01/02 16:07:34    149s] #1351 total nets, 0 already routed, 0 will ignore in trialRoute
[01/02 16:07:34    149s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin CIN of instance address115 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[15]19 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin CIN of instance address114 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[14]18 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin CIN of instance address113 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[13]17 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin CIN of instance address112 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[12]16 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin CIN of instance address111 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[11]15 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin CIN of instance address110 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[10]14 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin CIN of instance address19 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[9]13 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin CIN of instance address18 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[8]12 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin CIN of instance address17 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[7]11 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin CIN of instance address16 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[6]10 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:07:34    149s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[01/02 16:07:34    149s] To increase the message display limit, refer to the product command reference manual.
[01/02 16:07:34    149s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:07:34    149s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:07:34    149s] #Dump tif for version 2.1
[01/02 16:07:34    149s] End AAE Lib Interpolated Model. (MEM=1413.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:07:34    150s] Total number of fetched objects 1283
[01/02 16:07:34    150s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:07:34    150s] End delay calculation. (MEM=1470.6 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:07:35    150s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[01/02 16:07:35    150s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1250.64 (MB), peak = 1326.68 (MB)
[01/02 16:07:35    150s] #Done generating timing data.
[01/02 16:07:35    150s] ### Net info: total nets: 1707
[01/02 16:07:35    150s] ### Net info: dirty nets: 242
[01/02 16:07:35    150s] ### Net info: marked as disconnected nets: 0
[01/02 16:07:35    150s] ### Net info: fully routed nets: 0
[01/02 16:07:35    150s] ### Net info: trivial (single pin) nets: 0
[01/02 16:07:35    150s] ### Net info: unrouted nets: 1707
[01/02 16:07:35    150s] ### Net info: re-extraction nets: 0
[01/02 16:07:35    150s] ### Net info: ignored nets: 0
[01/02 16:07:35    150s] ### Net info: skip routing nets: 0
[01/02 16:07:35    150s] ### import route signature (0) = 1053839384
[01/02 16:07:35    150s] ### import violation signature (0) = 1905142130
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[0] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[10] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[11] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[12] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[13] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[14] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[15] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[1] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[2] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[3] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[4] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[5] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[6] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[7] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[8] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address1[9] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address2[0] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address2[10] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address2[11] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (NRDB-733) PIN address2[12] in CELL_VIEW cpu does not have physical port.
[01/02 16:07:35    150s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[01/02 16:07:35    150s] #To increase the message display limit, refer to the product command reference manual.
[01/02 16:07:35    150s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[01/02 16:07:35    150s] #ERROR (NRDB-631) NET readM1 has more than one top-level logical pin which has no physical port (pin geometries) or has not been placed. Correct the pins before continue.
[01/02 16:07:35    150s] ### export route signature (1) = 1053839384
[01/02 16:07:35    150s] #Cpu time = 00:00:02
[01/02 16:07:35    150s] #Elapsed time = 00:00:02
[01/02 16:07:35    150s] #Increased memory = -23.57 (MB)
[01/02 16:07:35    150s] #Total memory = 1153.95 (MB)
[01/02 16:07:35    150s] #Peak memory = 1326.68 (MB)
[01/02 16:07:35    150s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Mon Jan  2 16:07:35 2023
[01/02 16:07:35    150s] #
[01/02 16:07:35    150s] % End globalDetailRoute (date=01/02 16:07:35, total cpu=0:00:01.7, real=0:00:01.0, peak res=1177.5M, current mem=1154.1M)
[01/02 16:07:35    150s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1154.12 (MB), peak = 1326.68 (MB)
[01/02 16:07:35    150s] 
[01/02 16:07:35    150s] *** Summary of all messages that are not suppressed in this session:
[01/02 16:07:35    150s] Severity  ID               Count  Summary                                  
[01/02 16:07:35    150s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[01/02 16:07:35    150s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[01/02 16:07:35    150s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[01/02 16:07:35    150s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[01/02 16:07:35    150s] WARNING   IMPDB-2078          64  Output pin %s of instance %s is connecte...
[01/02 16:07:35    150s] *** Message Summary: 68 warning(s), 0 error(s)
[01/02 16:07:35    150s] 
[01/02 16:07:35    150s] ### 
[01/02 16:07:35    150s] ###   Scalability Statistics
[01/02 16:07:35    150s] ### 
[01/02 16:07:35    150s] ### --------------------------------+----------------+----------------+----------------+
[01/02 16:07:35    150s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/02 16:07:35    150s] ### --------------------------------+----------------+----------------+----------------+
[01/02 16:07:35    150s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/02 16:07:35    150s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[01/02 16:07:35    150s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[01/02 16:07:35    150s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[01/02 16:07:35    150s] ### --------------------------------+----------------+----------------+----------------+
[01/02 16:07:35    150s] ### 
[01/02 16:07:35    150s] #% End routeDesign (date=01/02 16:07:35, total cpu=0:00:01.8, real=0:00:02.0, peak res=1177.5M, current mem=1154.1M)
[01/02 16:07:35    150s] 0
[01/02 16:07:44    151s] <CMD> fit
[01/02 16:07:52    152s] <CMD> setAnalysisMode -analysisType onChipVariation
[01/02 16:08:00    152s] <CMD> timeDesign -postRoute
[01/02 16:08:00    152s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[01/02 16:08:00    152s] Extraction called for design 'cpu' of instances=2188 and nets=1707 using extraction engine 'postRoute' at effort level 'low' .
[01/02 16:08:00    152s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:08:00    152s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:08:00    152s] PostRoute (effortLevel low) RC Extraction called for design cpu.
[01/02 16:08:00    152s] RC Extraction called in multi-corner(1) mode.
[01/02 16:08:00    152s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:08:00    152s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:08:00    152s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[01/02 16:08:00    152s] * Layer Id             : 1 - M1
[01/02 16:08:00    152s]       Thickness        : 0.54
[01/02 16:08:00    152s]       Min Width        : 0.23
[01/02 16:08:00    152s]       Layer Dielectric : 4.1
[01/02 16:08:00    152s] * Layer Id             : 2 - M2
[01/02 16:08:00    152s]       Thickness        : 0.54
[01/02 16:08:00    152s]       Min Width        : 0.28
[01/02 16:08:00    152s]       Layer Dielectric : 4.1
[01/02 16:08:00    152s] * Layer Id             : 3 - M3
[01/02 16:08:00    152s]       Thickness        : 0.54
[01/02 16:08:00    152s]       Min Width        : 0.28
[01/02 16:08:00    152s]       Layer Dielectric : 4.1
[01/02 16:08:00    152s] * Layer Id             : 4 - M4
[01/02 16:08:00    152s]       Thickness        : 0.84
[01/02 16:08:00    152s]       Min Width        : 0.44
[01/02 16:08:00    152s]       Layer Dielectric : 4.1
[01/02 16:08:00    152s] extractDetailRC Option : -outfile /tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d  -basic
[01/02 16:08:00    152s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[01/02 16:08:00    152s]       RC Corner Indexes            0   
[01/02 16:08:00    152s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:08:00    152s] Coupling Cap. Scaling Factor : 1.00000 
[01/02 16:08:00    152s] Resistance Scaling Factor    : 1.00000 
[01/02 16:08:00    152s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:08:00    152s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:08:00    152s] Shrink Factor                : 1.00000
[01/02 16:08:00    152s] Initializing multi-corner resistance tables ...
[01/02 16:08:00    152s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1353.0M)
[01/02 16:08:00    152s] Creating parasitic data file '/tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d' for storing RC.
[01/02 16:08:00    152s] Number of Extracted Resistors     : 4122
[01/02 16:08:00    152s] Number of Extracted Ground Cap.   : 0
[01/02 16:08:00    152s] Number of Extracted Coupling Cap. : 0
[01/02 16:08:00    152s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1401.000M)
[01/02 16:08:00    152s] Opening parasitic data file '/tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d' for reading.
[01/02 16:08:00    152s] processing rcdb (/tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d) for hinst (top) of cell (cpu);
[01/02 16:08:00    152s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1401.000M)
[01/02 16:08:00    152s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1401.000M)
[01/02 16:08:00    152s] Effort level <high> specified for reg2reg path_group
[01/02 16:08:00    153s] #################################################################################
[01/02 16:08:00    153s] # Design Stage: PreRoute
[01/02 16:08:00    153s] # Design Name: cpu
[01/02 16:08:00    153s] # Design Mode: 90nm
[01/02 16:08:00    153s] # Analysis Mode: MMMC OCV 
[01/02 16:08:00    153s] # Parasitics Mode: SPEF/RCDB
[01/02 16:08:00    153s] # Signoff Settings: SI Off 
[01/02 16:08:00    153s] #################################################################################
[01/02 16:08:00    153s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:08:00    153s] Calculate early delays in OCV mode...
[01/02 16:08:00    153s] Calculate late delays in OCV mode...
[01/02 16:08:00    153s] Topological Sorting (REAL = 0:00:00.0, MEM = 1386.5M, InitMEM = 1386.5M)
[01/02 16:08:00    153s] Start delay calculation (fullDC) (1 T). (MEM=1386.54)
[01/02 16:08:00    153s] Initializing multi-corner resistance tables ...
[01/02 16:08:00    153s] End AAE Lib Interpolated Model. (MEM=1410.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:00    153s] Opening parasitic data file '/tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d' for reading.
[01/02 16:08:00    153s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1410.7M)
[01/02 16:08:00    153s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:08:00    153s] Total number of fetched objects 1283
[01/02 16:08:00    153s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:00    153s] End delay calculation. (MEM=1477.5 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:08:00    153s] End delay calculation (fullDC). (MEM=1477.5 CPU=0:00:00.3 REAL=0:00:00.0)
[01/02 16:08:00    153s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1477.5M) ***
[01/02 16:08:00    153s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:34 mem=1477.5M)
[01/02 16:08:01    153s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.004  |  3.805  | -2.004  |
|           TNS (ns):| -2.004  |  0.000  | -2.004  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.106   |     33 (33)      |
|   max_tran     |     23 (23)      |   -1.745   |     44 (44)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.213%
------------------------------------------------------------
Reported timing to dir ./timingReports
[01/02 16:08:01    153s] Total CPU time: 0.82 sec
[01/02 16:08:01    153s] Total Real time: 1.0 sec
[01/02 16:08:01    153s] Total Memory Usage: 1410.722656 Mbytes
[01/02 16:08:08    154s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[01/02 16:08:20    155s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutload false
[01/02 16:08:28    155s] <CMD> optDesign -postRoute
[01/02 16:08:28    155s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/02 16:08:28    155s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/02 16:08:28    155s] #spOpts: mergeVia=F 
[01/02 16:08:28    155s] Core basic site is CoreSite
[01/02 16:08:28    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:08:28    155s] Mark StBox On SiteArr starts
[01/02 16:08:28    155s] Mark StBox On SiteArr ends
[01/02 16:08:28    155s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:08:28    155s] Summary for sequential cells identification: 
[01/02 16:08:28    155s]   Identified SBFF number: 114
[01/02 16:08:28    155s]   Identified MBFF number: 0
[01/02 16:08:28    155s]   Identified SB Latch number: 0
[01/02 16:08:28    155s]   Identified MB Latch number: 0
[01/02 16:08:28    155s]   Not identified SBFF number: 6
[01/02 16:08:28    155s]   Not identified MBFF number: 0
[01/02 16:08:28    155s]   Not identified SB Latch number: 0
[01/02 16:08:28    155s]   Not identified MB Latch number: 0
[01/02 16:08:28    155s]   Number of sequential cells which are not FFs: 83
[01/02 16:08:28    155s] Creating Cell Server, finished. 
[01/02 16:08:28    155s] 
[01/02 16:08:28    155s] #spOpts: mergeVia=F 
[01/02 16:08:28    155s] GigaOpt running with 1 threads.
[01/02 16:08:28    155s] Info: 1 threads available for lower-level modules during optimization.
[01/02 16:08:28    155s] #spOpts: mergeVia=F 
[01/02 16:08:28    155s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1412.7MB).
[01/02 16:08:28    155s] 
[01/02 16:08:28    155s] Creating Lib Analyzer ...
[01/02 16:08:28    156s]  Visiting view : my_analysis_view_setup
[01/02 16:08:28    156s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:08:28    156s]  Visiting view : my_analysis_view_hold
[01/02 16:08:28    156s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:08:28    156s]  Setting StdDelay to 50.60
[01/02 16:08:28    156s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[01/02 16:08:28    156s] Type 'man IMPOPT-7077' for more detail.
[01/02 16:08:28    156s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:08:28    156s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[01/02 16:08:28    156s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:08:28    156s] 
[01/02 16:08:29    156s] Creating Lib Analyzer, finished. 
[01/02 16:08:29    156s] Effort level <high> specified for reg2reg path_group
[01/02 16:08:29    156s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1213.5M, totSessionCpu=0:02:37 **
[01/02 16:08:29    156s] #Created 658 library cell signatures
[01/02 16:08:29    156s] #Created 1707 NETS and 0 SPECIALNETS signatures
[01/02 16:08:29    156s] #Created 2188 instance signatures
[01/02 16:08:29    156s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.51 (MB), peak = 1326.68 (MB)
[01/02 16:08:29    156s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.66 (MB), peak = 1326.68 (MB)
[01/02 16:08:29    157s] Begin checking placement ... (start mem=1418.7M, init mem=1418.7M)
[01/02 16:08:29    157s] *info: Placed = 1144          
[01/02 16:08:29    157s] *info: Unplaced = 0           
[01/02 16:08:29    157s] Placement Density:0.21%(33775/15824162)
[01/02 16:08:29    157s] Placement Density (including fixed std cells):0.21%(33775/15824162)
[01/02 16:08:29    157s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1418.7M)
[01/02 16:08:29    157s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[01/02 16:08:29    157s] *** optDesign -postRoute ***
[01/02 16:08:29    157s] DRC Margin: user margin 0.0; extra margin 0
[01/02 16:08:29    157s] Setup Target Slack: user slack 0
[01/02 16:08:29    157s] Hold Target Slack: user slack 0
[01/02 16:08:29    157s] Deleting Cell Server ...
[01/02 16:08:29    157s] Deleting Lib Analyzer.
[01/02 16:08:29    157s] Multi-VT timing optimization disabled based on library information.
[01/02 16:08:29    157s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:08:29    157s] Summary for sequential cells identification: 
[01/02 16:08:29    157s]   Identified SBFF number: 114
[01/02 16:08:29    157s]   Identified MBFF number: 0
[01/02 16:08:29    157s]   Identified SB Latch number: 0
[01/02 16:08:29    157s]   Identified MB Latch number: 0
[01/02 16:08:29    157s]   Not identified SBFF number: 6
[01/02 16:08:29    157s]   Not identified MBFF number: 0
[01/02 16:08:29    157s]   Not identified SB Latch number: 0
[01/02 16:08:29    157s]   Not identified MB Latch number: 0
[01/02 16:08:29    157s]   Number of sequential cells which are not FFs: 83
[01/02 16:08:29    157s] Creating Cell Server, finished. 
[01/02 16:08:29    157s] 
[01/02 16:08:29    157s]  Visiting view : my_analysis_view_setup
[01/02 16:08:29    157s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:08:29    157s]  Visiting view : my_analysis_view_hold
[01/02 16:08:29    157s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:08:29    157s]  Setting StdDelay to 50.60
[01/02 16:08:29    157s] Deleting Cell Server ...
[01/02 16:08:29    157s] ** INFO : this run is activating 'postRoute' automaton
[01/02 16:08:29    157s] Closing parasitic data file '/tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d'. 1246 times net's RC data read were performed.
[01/02 16:08:29    157s] Extraction called for design 'cpu' of instances=2188 and nets=1707 using extraction engine 'postRoute' at effort level 'low' .
[01/02 16:08:29    157s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:08:29    157s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:08:29    157s] PostRoute (effortLevel low) RC Extraction called for design cpu.
[01/02 16:08:29    157s] RC Extraction called in multi-corner(1) mode.
[01/02 16:08:29    157s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:08:29    157s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:08:29    157s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[01/02 16:08:29    157s] * Layer Id             : 1 - M1
[01/02 16:08:29    157s]       Thickness        : 0.54
[01/02 16:08:29    157s]       Min Width        : 0.23
[01/02 16:08:29    157s]       Layer Dielectric : 4.1
[01/02 16:08:29    157s] * Layer Id             : 2 - M2
[01/02 16:08:29    157s]       Thickness        : 0.54
[01/02 16:08:29    157s]       Min Width        : 0.28
[01/02 16:08:29    157s]       Layer Dielectric : 4.1
[01/02 16:08:29    157s] * Layer Id             : 3 - M3
[01/02 16:08:29    157s]       Thickness        : 0.54
[01/02 16:08:29    157s]       Min Width        : 0.28
[01/02 16:08:29    157s]       Layer Dielectric : 4.1
[01/02 16:08:29    157s] * Layer Id             : 4 - M4
[01/02 16:08:29    157s]       Thickness        : 0.84
[01/02 16:08:29    157s]       Min Width        : 0.44
[01/02 16:08:29    157s]       Layer Dielectric : 4.1
[01/02 16:08:29    157s] extractDetailRC Option : -outfile /tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d -maxResLength 200  -basic
[01/02 16:08:29    157s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[01/02 16:08:29    157s]       RC Corner Indexes            0   
[01/02 16:08:29    157s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:08:29    157s] Coupling Cap. Scaling Factor : 1.00000 
[01/02 16:08:29    157s] Resistance Scaling Factor    : 1.00000 
[01/02 16:08:29    157s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:08:29    157s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:08:29    157s] Shrink Factor                : 1.00000
[01/02 16:08:29    157s] Initializing multi-corner resistance tables ...
[01/02 16:08:29    157s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1418.7M)
[01/02 16:08:30    157s] Creating parasitic data file '/tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d' for storing RC.
[01/02 16:08:30    157s] Number of Extracted Resistors     : 4122
[01/02 16:08:30    157s] Number of Extracted Ground Cap.   : 0
[01/02 16:08:30    157s] Number of Extracted Coupling Cap. : 0
[01/02 16:08:30    157s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1438.750M)
[01/02 16:08:30    157s] Opening parasitic data file '/tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d' for reading.
[01/02 16:08:30    157s] processing rcdb (/tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d) for hinst (top) of cell (cpu);
[01/02 16:08:30    157s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1438.750M)
[01/02 16:08:30    157s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1438.750M)
[01/02 16:08:30    157s] Unfixed 0 ViaPillar Nets
[01/02 16:08:30    157s] Opening parasitic data file '/tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d' for reading.
[01/02 16:08:30    157s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1416.5M)
[01/02 16:08:30    157s] Initializing multi-corner resistance tables ...
[01/02 16:08:30    157s] End AAE Lib Interpolated Model. (MEM=1416.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:30    157s] **INFO: Starting Blocking QThread with 1 CPU
[01/02 16:08:30    157s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[01/02 16:08:30    157s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
[01/02 16:08:30    157s] #################################################################################
[01/02 16:08:30    157s] # Design Stage: PreRoute
[01/02 16:08:30    157s] # Design Name: cpu
[01/02 16:08:30    157s] # Design Mode: 90nm
[01/02 16:08:30    157s] # Analysis Mode: MMMC OCV 
[01/02 16:08:30    157s] # Parasitics Mode: SPEF/RCDB
[01/02 16:08:30    157s] # Signoff Settings: SI Off 
[01/02 16:08:30    157s] #################################################################################
[01/02 16:08:30    157s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:08:30    157s] Calculate late delays in OCV mode...
[01/02 16:08:30    157s] Calculate early delays in OCV mode...
[01/02 16:08:30    157s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[01/02 16:08:30    157s] Start delay calculation (fullDC) (1 T). (MEM=0)
[01/02 16:08:30    157s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[01/02 16:08:30    157s] End AAE Lib Interpolated Model. (MEM=22.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:30    157s] Total number of fetched objects 1283
[01/02 16:08:30    157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:30    157s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:08:30    157s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:08:30    157s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[01/02 16:08:30    157s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M)
[01/02 16:08:30    157s] 
[01/02 16:08:30    157s] Active hold views:
[01/02 16:08:30    157s]  my_analysis_view_hold
[01/02 16:08:30    157s]   Dominating endpoints: 0
[01/02 16:08:30    157s]   Dominating TNS: -0.000
[01/02 16:08:30    157s] 
[01/02 16:08:30    157s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***
[01/02 16:08:30    157s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.4/0:00:00.0 (0.0), mem = 0.0M
[01/02 16:08:30    157s]  
_______________________________________________________________________
[01/02 16:08:30    157s] #################################################################################
[01/02 16:08:30    157s] # Design Stage: PreRoute
[01/02 16:08:30    157s] # Design Name: cpu
[01/02 16:08:30    157s] # Design Mode: 90nm
[01/02 16:08:30    157s] # Analysis Mode: MMMC OCV 
[01/02 16:08:30    157s] # Parasitics Mode: SPEF/RCDB
[01/02 16:08:30    157s] # Signoff Settings: SI Off 
[01/02 16:08:30    157s] #################################################################################
[01/02 16:08:30    157s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:08:30    157s] Calculate early delays in OCV mode...
[01/02 16:08:30    157s] Calculate late delays in OCV mode...
[01/02 16:08:30    157s] Topological Sorting (REAL = 0:00:00.0, MEM = 1414.5M, InitMEM = 1414.5M)
[01/02 16:08:30    157s] Start delay calculation (fullDC) (1 T). (MEM=1414.55)
[01/02 16:08:30    157s] End AAE Lib Interpolated Model. (MEM=1438.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:30    157s] Total number of fetched objects 1283
[01/02 16:08:30    157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:30    157s] End delay calculation. (MEM=1495.97 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:08:30    157s] End delay calculation (fullDC). (MEM=1495.97 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:08:30    157s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1496.0M) ***
[01/02 16:08:30    157s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:38 mem=1496.0M)
[01/02 16:08:30    157s] Restoring autoHoldViews:  my_analysis_view_hold
[01/02 16:08:30    157s] Restoring activeHoldViews:  my_analysis_view_hold 
[01/02 16:08:30    157s] Restoring autoViewHoldTargetSlack: 0
[01/02 16:08:31    157s] 
------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.004  |  3.805  | -2.004  |
|           TNS (ns):| -2.004  |  0.000  | -2.004  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.106   |     33 (33)      |
|   max_tran     |     23 (23)      |   -1.745   |     44 (44)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.213%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1216.7M, totSessionCpu=0:02:38 **
[01/02 16:08:31    157s] Info: Done creating the CCOpt slew target map.
[01/02 16:08:31    157s] Running CCOpt-PRO on entire clock network
[01/02 16:08:31    157s] Net route status summary:
[01/02 16:08:31    157s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[01/02 16:08:31    157s]   Non-clock:  1706 (unrouted=1706, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=413, (crossesIlmBounday AND tooFewTerms=0)])
[01/02 16:08:31    157s] **WARN: (IMPCCOPT-2199):	Aborting ccopt_pro: Not enough clocktree routes routed (0 routed out of 1 total).
[01/02 16:08:31    158s] **INFO: Start fixing DRV (Mem = 1417.19M) ...
[01/02 16:08:31    158s] Begin: GigaOpt DRV Optimization
[01/02 16:08:31    158s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:08:31    158s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:08:31    158s] Info: 53 io nets excluded
[01/02 16:08:31    158s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:08:31    158s] End AAE Lib Interpolated Model. (MEM=1417.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:31    158s] PhyDesignGrid: maxLocalDensity 0.96
[01/02 16:08:31    158s] ### Creating PhyDesignMc. totSessionCpu=0:02:38 mem=1417.2M
[01/02 16:08:31    158s] #spOpts: mergeVia=F 
[01/02 16:08:31    158s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1417.2MB).
[01/02 16:08:31    158s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:38 mem=1417.2M
[01/02 16:08:31    158s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1417.2M
[01/02 16:08:32    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:39 mem=1423.2M
[01/02 16:08:32    159s] ### Creating LA Mngr. totSessionCpu=0:02:40 mem=1493.5M
[01/02 16:08:32    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:40 mem=1493.5M
[01/02 16:08:32    159s] 
[01/02 16:08:32    159s] Creating Lib Analyzer ...
[01/02 16:08:32    159s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:08:32    159s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/02 16:08:32    159s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:08:32    159s] 
[01/02 16:08:33    160s] Creating Lib Analyzer, finished. 
[01/02 16:08:34    161s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[01/02 16:08:34    161s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:08:34    161s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/02 16:08:34    161s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:08:34    161s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/02 16:08:34    161s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:08:34    161s] Info: violation cost 12.739676 (cap = 4.283221, tran = 8.456456, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:08:34    161s] |    47|    47|   -40.92|    35|    35|    -0.36|     0|     0|     0|     0|    -2.00|    -2.00|       0|       0|       0|   0.21|          |         |
[01/02 16:08:34    161s] Info: violation cost 9.928023 (cap = 3.415778, tran = 6.512246, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:08:34    161s] |    41|    41|   -40.92|    31|    31|    -0.36|     0|     0|     0|     0|    -2.00|    -2.00|       0|       0|       6|   0.21| 0:00:00.0|  1629.1M|
[01/02 16:08:34    161s] Info: violation cost 7.890916 (cap = 2.605150, tran = 5.285767, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/02 16:08:34    161s] |    38|    38|   -40.77|    29|    29|    -0.35|     0|     0|     0|     0|    -2.00|    -2.00|       0|       0|       0|   0.21| 0:00:00.0|  1629.1M|
[01/02 16:08:34    161s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/02 16:08:34    161s] 
[01/02 16:08:34    161s] ###############################################################################
[01/02 16:08:34    161s] #
[01/02 16:08:34    161s] #  Large fanout net report:  
[01/02 16:08:34    161s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[01/02 16:08:34    161s] #     - current density: 0.21
[01/02 16:08:34    161s] #
[01/02 16:08:34    161s] #  List of high fanout nets:
[01/02 16:08:34    161s] #
[01/02 16:08:34    161s] ###############################################################################
[01/02 16:08:34    161s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:08:34    161s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:08:34    161s] **** End NDR-Layer Usage Statistics ****
[01/02 16:08:34    161s] 
[01/02 16:08:34    161s] 
[01/02 16:08:34    161s] =======================================================================
[01/02 16:08:34    161s]                 Reasons for remaining drv violations
[01/02 16:08:34    161s] =======================================================================
[01/02 16:08:34    161s] *info: Total 41 net(s) have violations which can't be fixed by DRV optimization.
[01/02 16:08:34    161s] 
[01/02 16:08:34    161s] MultiBuffering failure reasons
[01/02 16:08:34    161s] ------------------------------------------------
[01/02 16:08:34    161s] *info:    19 net(s): Could not be fixed as the violating term's net is not routed.
[01/02 16:08:34    161s] *info:    22 net(s): Could not be fixed because it is multi driver net.
[01/02 16:08:34    161s] 
[01/02 16:08:34    161s] SingleBuffering failure reasons
[01/02 16:08:34    161s] ------------------------------------------------
[01/02 16:08:34    161s] *info:    19 net(s): Could not be fixed as the violating term's net is not routed.
[01/02 16:08:34    161s] *info:    22 net(s): Could not be fixed because it is multi driver net.
[01/02 16:08:34    161s] 
[01/02 16:08:34    161s] Resizing failure reasons
[01/02 16:08:34    161s] ------------------------------------------------
[01/02 16:08:34    161s] *info:    13 net(s): Could not be fixed because instance couldn't be resized.
[01/02 16:08:34    161s] *info:    19 net(s): Could not be fixed because no move is found.
[01/02 16:08:34    161s] 
[01/02 16:08:34    161s] 
[01/02 16:08:34    161s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1629.1M) ***
[01/02 16:08:34    161s] 
[01/02 16:08:34    161s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:08:34    161s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:08:34    161s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1610.0MB).
[01/02 16:08:34    161s] *** Starting refinePlace (0:02:42 mem=1610.0M) ***
[01/02 16:08:34    161s] Total net bbox length = 2.415e+05 (8.732e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:08:34    161s] Starting refinePlace ...
[01/02 16:08:34    161s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:08:34    161s] Density distribution unevenness ratio = 98.348%
[01/02 16:08:34    161s]   Spread Effort: high, post-route mode, useDDP on.
[01/02 16:08:34    161s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1610.0MB) @(0:02:42 - 0:02:42).
[01/02 16:08:34    161s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:08:34    161s] wireLenOptFixPriorityInst 0 inst fixed
[01/02 16:08:34    161s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:08:34    161s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1610.0MB) @(0:02:42 - 0:02:42).
[01/02 16:08:34    161s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:08:34    161s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1610.0MB
[01/02 16:08:34    161s] Statistics of distance of Instance movement in refine placement:
[01/02 16:08:34    161s]   maximum (X+Y) =         0.00 um
[01/02 16:08:34    161s]   mean    (X+Y) =         0.00 um
[01/02 16:08:34    161s] Summary Report:
[01/02 16:08:34    161s] Instances move: 0 (out of 1144 movable)
[01/02 16:08:34    161s] Instances flipped: 0
[01/02 16:08:34    161s] Mean displacement: 0.00 um
[01/02 16:08:34    161s] Max displacement: 0.00 um 
[01/02 16:08:34    161s] Total instances moved : 0
[01/02 16:08:34    161s] Total net bbox length = 2.415e+05 (8.732e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:08:34    161s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1610.0MB
[01/02 16:08:34    161s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1610.0MB) @(0:02:42 - 0:02:42).
[01/02 16:08:34    161s] *** Finished refinePlace (0:02:42 mem=1610.0M) ***
[01/02 16:08:34    161s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:08:34    161s] Density distribution unevenness ratio = 98.348%
[01/02 16:08:34    161s] End: GigaOpt DRV Optimization
[01/02 16:08:34    161s] *info:
[01/02 16:08:34    161s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1482.20M).
[01/02 16:08:34    161s] 
------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.06min real=0.05min mem=1482.2M)                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.004  |  3.805  | -2.004  |
|           TNS (ns):| -2.004  |  0.000  | -2.004  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     12 (12)      |   -0.106   |     29 (29)      |
|   max_tran     |     17 (17)      |   -1.745   |     38 (38)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.214%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1282.8M, totSessionCpu=0:02:42 **
[01/02 16:08:34    161s]   DRV Snapshot: (REF)
[01/02 16:08:34    161s]          Tran DRV: 17
[01/02 16:08:34    161s]           Cap DRV: 29
[01/02 16:08:34    161s]        Fanout DRV: 0
[01/02 16:08:34    161s]            Glitch: 0
[01/02 16:08:34    161s] *** Timing NOT met, worst failing slack is -2.004
[01/02 16:08:34    161s] *** Check timing (0:00:00.0)
[01/02 16:08:34    161s] Deleting Lib Analyzer.
[01/02 16:08:34    161s] Begin: GigaOpt Optimization in WNS mode
[01/02 16:08:35    161s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:08:35    161s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:08:35    161s] Info: 53 io nets excluded
[01/02 16:08:35    161s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:08:35    161s] End AAE Lib Interpolated Model. (MEM=1484.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:35    161s] PhyDesignGrid: maxLocalDensity 0.96
[01/02 16:08:35    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:42 mem=1484.2M
[01/02 16:08:35    161s] #spOpts: mergeVia=F 
[01/02 16:08:35    161s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1484.2MB).
[01/02 16:08:35    162s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:42 mem=1484.2M
[01/02 16:08:35    162s] ### Creating LA Mngr. totSessionCpu=0:02:42 mem=1484.2M
[01/02 16:08:35    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:42 mem=1484.2M
[01/02 16:08:35    162s] 
[01/02 16:08:35    162s] Creating Lib Analyzer ...
[01/02 16:08:35    162s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:08:35    162s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/02 16:08:35    162s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:08:35    162s] 
[01/02 16:08:36    163s] Creating Lib Analyzer, finished. 
[01/02 16:08:38    165s] *info: 53 io nets excluded
[01/02 16:08:38    165s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:08:38    165s] *info: 2 clock nets excluded
[01/02 16:08:38    165s] *info: 4 special nets excluded.
[01/02 16:08:38    165s] *info: 52 multi-driver nets excluded.
[01/02 16:08:38    165s] *info: 409 no-driver nets excluded.
[01/02 16:08:39    166s] PathGroup :  reg2reg  TargetSlack : 0 
[01/02 16:08:39    166s] ** GigaOpt Optimizer WNS Slack -2.004 TNS Slack -2.004 Density 0.21
[01/02 16:08:39    166s] Optimizer WNS Pass 0
[01/02 16:08:39    166s] Active Path Group: default 
[01/02 16:08:39    166s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:08:39    166s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|                     End Point                      |
[01/02 16:08:39    166s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:08:39    166s] |  -2.004|   -2.004|  -2.004|   -2.004|     0.21%|   0:00:00.0| 1654.8M|my_analysis_view_setup|  default| is_halted                                          |
[01/02 16:08:39    166s] |  -1.861|   -1.861|  -1.861|   -1.861|     0.21%|   0:00:00.0| 1655.8M|my_analysis_view_setup|  default| is_halted                                          |
[01/02 16:08:39    166s] |  -1.782|   -1.782|  -1.782|   -1.782|     0.21%|   0:00:00.0| 1655.8M|my_analysis_view_setup|  default| is_halted                                          |
[01/02 16:08:39    166s] |  -1.752|   -1.752|  -1.752|   -1.752|     0.21%|   0:00:00.0| 1655.8M|my_analysis_view_setup|  default| is_halted                                          |
[01/02 16:08:39    166s] |  -1.723|   -1.723|  -1.723|   -1.723|     0.21%|   0:00:00.0| 1657.8M|my_analysis_view_setup|  default| is_halted                                          |
[01/02 16:08:39    166s] |  -1.697|   -1.697|  -1.697|   -1.697|     0.21%|   0:00:00.0| 1657.8M|my_analysis_view_setup|  default| is_halted                                          |
[01/02 16:08:39    166s] |  -1.680|   -1.680|  -1.680|   -1.680|     0.21%|   0:00:00.0| 1657.8M|my_analysis_view_setup|  default| is_halted                                          |
[01/02 16:08:39    166s] |  -1.680|   -1.680|  -1.680|   -1.680|     0.21%|   0:00:00.0| 1657.8M|my_analysis_view_setup|  default| is_halted                                          |
[01/02 16:08:39    166s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:08:39    166s] 
[01/02 16:08:39    166s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1657.8M) ***
[01/02 16:08:39    166s] 
[01/02 16:08:39    166s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1657.8M) ***
[01/02 16:08:39    166s] ** GigaOpt Optimizer WNS Slack -1.680 TNS Slack -1.680 Density 0.21
[01/02 16:08:39    166s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:08:39    166s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:08:39    166s] **** End NDR-Layer Usage Statistics ****
[01/02 16:08:39    166s] 
[01/02 16:08:39    166s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1657.8M) ***
[01/02 16:08:39    166s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:08:39    166s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:08:39    166s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1622.7MB).
[01/02 16:08:39    166s] *** Starting refinePlace (0:02:47 mem=1622.7M) ***
[01/02 16:08:39    166s] Total net bbox length = 2.415e+05 (8.733e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:08:39    166s] Starting refinePlace ...
[01/02 16:08:39    166s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:08:39    166s] Density distribution unevenness ratio = 98.348%
[01/02 16:08:40    166s]   Spread Effort: high, post-route mode, useDDP on.
[01/02 16:08:40    166s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1622.7MB) @(0:02:47 - 0:02:47).
[01/02 16:08:40    166s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:08:40    166s] wireLenOptFixPriorityInst 0 inst fixed
[01/02 16:08:40    166s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:08:40    166s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1622.7MB) @(0:02:47 - 0:02:47).
[01/02 16:08:40    166s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:08:40    166s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1622.7MB
[01/02 16:08:40    166s] Statistics of distance of Instance movement in refine placement:
[01/02 16:08:40    166s]   maximum (X+Y) =         0.00 um
[01/02 16:08:40    166s]   mean    (X+Y) =         0.00 um
[01/02 16:08:40    166s] Summary Report:
[01/02 16:08:40    166s] Instances move: 0 (out of 1144 movable)
[01/02 16:08:40    166s] Instances flipped: 0
[01/02 16:08:40    166s] Mean displacement: 0.00 um
[01/02 16:08:40    166s] Max displacement: 0.00 um 
[01/02 16:08:40    166s] Total instances moved : 0
[01/02 16:08:40    166s] Total net bbox length = 2.415e+05 (8.733e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:08:40    166s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1622.7MB
[01/02 16:08:40    166s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1622.7MB) @(0:02:47 - 0:02:47).
[01/02 16:08:40    166s] *** Finished refinePlace (0:02:47 mem=1622.7M) ***
[01/02 16:08:40    167s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:08:40    167s] Density distribution unevenness ratio = 98.348%
[01/02 16:08:40    167s] End: GigaOpt Optimization in WNS mode
[01/02 16:08:40    167s] Deleting Lib Analyzer.
[01/02 16:08:40    167s] Begin: GigaOpt Optimization in TNS mode
[01/02 16:08:40    167s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:08:40    167s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:08:40    167s] Info: 53 io nets excluded
[01/02 16:08:40    167s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:08:40    167s] End AAE Lib Interpolated Model. (MEM=1498.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:40    167s] PhyDesignGrid: maxLocalDensity 0.96
[01/02 16:08:40    167s] ### Creating PhyDesignMc. totSessionCpu=0:02:47 mem=1498.2M
[01/02 16:08:40    167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1498.2MB).
[01/02 16:08:40    167s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:47 mem=1498.2M
[01/02 16:08:40    167s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=1498.2M
[01/02 16:08:40    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=1498.2M
[01/02 16:08:40    167s] 
[01/02 16:08:40    167s] Creating Lib Analyzer ...
[01/02 16:08:40    167s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:08:40    167s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/02 16:08:40    167s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:08:40    167s] 
[01/02 16:08:41    168s] Creating Lib Analyzer, finished. 
[01/02 16:08:43    170s] *info: 53 io nets excluded
[01/02 16:08:43    170s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:08:43    170s] *info: 2 clock nets excluded
[01/02 16:08:43    170s] *info: 4 special nets excluded.
[01/02 16:08:43    170s] *info: 52 multi-driver nets excluded.
[01/02 16:08:43    170s] *info: 409 no-driver nets excluded.
[01/02 16:08:44    171s] PathGroup :  reg2reg  TargetSlack : 0 
[01/02 16:08:44    171s] ** GigaOpt Optimizer WNS Slack -1.680 TNS Slack -1.680 Density 0.21
[01/02 16:08:44    171s] Optimizer TNS Opt
[01/02 16:08:44    171s] Active Path Group: default 
[01/02 16:08:44    171s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:08:44    171s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|                     End Point                      |
[01/02 16:08:44    171s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:08:44    171s] |  -1.680|   -1.680|  -1.680|   -1.680|     0.21%|   0:00:00.0| 1655.8M|my_analysis_view_setup|  default| is_halted                                          |
[01/02 16:08:44    171s] |  -1.680|   -1.680|  -1.680|   -1.680|     0.21%|   0:00:00.0| 1658.8M|my_analysis_view_setup|  default| is_halted                                          |
[01/02 16:08:44    171s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:08:44    171s] 
[01/02 16:08:44    171s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1658.8M) ***
[01/02 16:08:44    171s] 
[01/02 16:08:44    171s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1658.8M) ***
[01/02 16:08:44    171s] ** GigaOpt Optimizer WNS Slack -1.680 TNS Slack -1.680 Density 0.21
[01/02 16:08:44    171s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:08:44    171s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:08:44    171s] **** End NDR-Layer Usage Statistics ****
[01/02 16:08:44    171s] 
[01/02 16:08:44    171s] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1658.8M) ***
[01/02 16:08:44    171s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:08:44    171s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:08:44    171s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1623.7MB).
[01/02 16:08:44    171s] *** Starting refinePlace (0:02:52 mem=1623.7M) ***
[01/02 16:08:44    171s] Total net bbox length = 2.415e+05 (8.733e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:08:44    171s] Starting refinePlace ...
[01/02 16:08:44    171s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:08:44    171s] Density distribution unevenness ratio = 98.348%
[01/02 16:08:45    171s]   Spread Effort: high, post-route mode, useDDP on.
[01/02 16:08:45    171s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1623.7MB) @(0:02:52 - 0:02:52).
[01/02 16:08:45    171s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:08:45    171s] wireLenOptFixPriorityInst 0 inst fixed
[01/02 16:08:45    171s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:08:45    171s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1623.7MB) @(0:02:52 - 0:02:52).
[01/02 16:08:45    171s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:08:45    171s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1623.7MB
[01/02 16:08:45    171s] Statistics of distance of Instance movement in refine placement:
[01/02 16:08:45    171s]   maximum (X+Y) =         0.00 um
[01/02 16:08:45    171s]   mean    (X+Y) =         0.00 um
[01/02 16:08:45    171s] Summary Report:
[01/02 16:08:45    171s] Instances move: 0 (out of 1144 movable)
[01/02 16:08:45    171s] Instances flipped: 0
[01/02 16:08:45    171s] Mean displacement: 0.00 um
[01/02 16:08:45    171s] Max displacement: 0.00 um 
[01/02 16:08:45    171s] Total instances moved : 0
[01/02 16:08:45    171s] Total net bbox length = 2.415e+05 (8.733e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:08:45    171s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1623.7MB
[01/02 16:08:45    171s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1623.7MB) @(0:02:52 - 0:02:52).
[01/02 16:08:45    171s] *** Finished refinePlace (0:02:52 mem=1623.7M) ***
[01/02 16:08:45    172s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:08:45    172s] Density distribution unevenness ratio = 98.348%
[01/02 16:08:45    172s] End: GigaOpt Optimization in TNS mode
[01/02 16:08:45    172s]   Timing Snapshot: (REF)
[01/02 16:08:45    172s]      Weighted WNS: -0.168
[01/02 16:08:45    172s]       All  PG WNS: -1.680
[01/02 16:08:45    172s]       High PG WNS: 0.000
[01/02 16:08:45    172s]       All  PG TNS: -1.680
[01/02 16:08:45    172s]       High PG TNS: 0.000
[01/02 16:08:45    172s]    Category Slack: { [L, -1.680] [H, 3.805] }
[01/02 16:08:45    172s] 
[01/02 16:08:45    172s] Running postRoute recovery in preEcoRoute mode
[01/02 16:08:45    172s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1284.9M, totSessionCpu=0:02:52 **
[01/02 16:08:45    172s]   DRV Snapshot: (TGT)
[01/02 16:08:45    172s]          Tran DRV: 17
[01/02 16:08:45    172s]           Cap DRV: 29
[01/02 16:08:45    172s]        Fanout DRV: 0
[01/02 16:08:45    172s]            Glitch: 0
[01/02 16:08:45    172s] Checking DRV degradation...
[01/02 16:08:45    172s] 
[01/02 16:08:45    172s] Recovery Manager:
[01/02 16:08:45    172s]     Tran DRV degradation : 0 (17 -> 17, Margin 10) - Skip
[01/02 16:08:45    172s]      Cap DRV degradation : 0 (29 -> 29, Margin 10) - Skip
[01/02 16:08:45    172s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/02 16:08:45    172s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[01/02 16:08:45    172s] 
[01/02 16:08:45    172s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/02 16:08:45    172s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1507.15M, totSessionCpu=0:02:52).
[01/02 16:08:45    172s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1285.1M, totSessionCpu=0:02:52 **
[01/02 16:08:45    172s] 
[01/02 16:08:45    172s]   Timing/DRV Snapshot: (REF)
[01/02 16:08:45    172s]      Weighted WNS: -0.168
[01/02 16:08:45    172s]       All  PG WNS: -1.680
[01/02 16:08:45    172s]       High PG WNS: 0.000
[01/02 16:08:45    172s]       All  PG TNS: -1.680
[01/02 16:08:45    172s]       High PG TNS: 0.000
[01/02 16:08:45    172s]          Tran DRV: 17
[01/02 16:08:45    172s]           Cap DRV: 29
[01/02 16:08:45    172s]        Fanout DRV: 0
[01/02 16:08:45    172s]            Glitch: 0
[01/02 16:08:45    172s]    Category Slack: { [L, -1.680] [H, 3.805] }
[01/02 16:08:45    172s] 
[01/02 16:08:45    172s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=1507.2M
[01/02 16:08:45    172s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=1507.2M
[01/02 16:08:45    172s] Default Rule : ""
[01/02 16:08:45    172s] Non Default Rules :
[01/02 16:08:45    172s] Worst Slack : 3.805 ns
[01/02 16:08:45    172s] Total 0 nets layer assigned (0.1).
[01/02 16:08:45    172s] 
[01/02 16:08:45    172s] Start Assign Priority Nets ...
[01/02 16:08:45    172s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/02 16:08:45    172s] Existing Priority Nets 0 (0.0%)
[01/02 16:08:45    172s] Assigned Priority Nets 0 (0.0%)
[01/02 16:08:45    172s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=1564.4M
[01/02 16:08:45    172s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=1564.4M
[01/02 16:08:45    172s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=1564.4M
[01/02 16:08:45    172s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=1564.4M
[01/02 16:08:45    172s] Default Rule : ""
[01/02 16:08:45    172s] Non Default Rules :
[01/02 16:08:45    172s] Worst Slack : -1.680 ns
[01/02 16:08:45    172s] Total 0 nets layer assigned (0.3).
[01/02 16:08:45    172s] 
[01/02 16:08:45    172s] Start Assign Priority Nets ...
[01/02 16:08:45    172s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/02 16:08:45    172s] Existing Priority Nets 0 (0.0%)
[01/02 16:08:45    172s] Total Assign Priority Nets 5 (0.3%)
[01/02 16:08:45    172s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.680  |  3.805  | -1.680  |
|           TNS (ns):| -1.680  |  0.000  | -1.680  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   295   |   243   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     12 (12)      |   -0.106   |     29 (29)      |
|   max_tran     |     17 (17)      |   -1.745   |     38 (38)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.214%
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1247.7M, totSessionCpu=0:02:53 **
[01/02 16:08:45    172s] -routeWithEco false                       # bool, default=false
[01/02 16:08:45    172s] -routeWithEco true                        # bool, default=false, user setting
[01/02 16:08:45    172s] -routeSelectedNetOnly false               # bool, default=false
[01/02 16:08:45    172s] -routeWithTimingDriven true               # bool, default=false, user setting
[01/02 16:08:45    172s] -routeWithTimingDriven false              # bool, default=false, user setting
[01/02 16:08:45    172s] -routeWithSiDriven true                   # bool, default=false, user setting
[01/02 16:08:45    172s] -routeWithSiDriven false                  # bool, default=false, user setting
[01/02 16:08:45    172s] 
[01/02 16:08:45    172s] globalDetailRoute
[01/02 16:08:45    172s] 
[01/02 16:08:45    172s] #setNanoRouteMode -routeWithEco true
[01/02 16:08:45    172s] #setNanoRouteMode -routeWithSiDriven false
[01/02 16:08:45    172s] #setNanoRouteMode -routeWithTimingDriven false
[01/02 16:08:45    172s] #Start globalDetailRoute on Mon Jan  2 16:08:45 2023
[01/02 16:08:45    172s] #
[01/02 16:08:45    172s] Closing parasitic data file '/tmp/innovus_temp_20020_cadence6_vlsi6_nHXtWx/cpu_20020_iBa9iz.rcdb.d'. 2439 times net's RC data read were performed.
[01/02 16:08:46    173s] ### Net info: total nets: 1707
[01/02 16:08:46    173s] ### Net info: dirty nets: 0
[01/02 16:08:46    173s] ### Net info: marked as disconnected nets: 0
[01/02 16:08:46    173s] ### Net info: fully routed nets: 0
[01/02 16:08:46    173s] ### Net info: trivial (single pin) nets: 0
[01/02 16:08:46    173s] ### Net info: unrouted nets: 1707
[01/02 16:08:46    173s] ### Net info: re-extraction nets: 0
[01/02 16:08:46    173s] ### Net info: ignored nets: 0
[01/02 16:08:46    173s] ### Net info: skip routing nets: 0
[01/02 16:08:46    173s] ### import route signature (2) = 1053839384
[01/02 16:08:46    173s] ### import violation signature (1) = 1905142130
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[0] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[10] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[11] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[12] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[13] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[14] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[15] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[1] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[2] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[3] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[4] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[5] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[6] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[7] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[8] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address1[9] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address2[0] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address2[10] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address2[11] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (NRDB-733) PIN address2[12] in CELL_VIEW cpu does not have physical port.
[01/02 16:08:46    173s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[01/02 16:08:46    173s] #To increase the message display limit, refer to the product command reference manual.
[01/02 16:08:46    173s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[01/02 16:08:46    173s] #ERROR (NRDB-631) NET readM1 has more than one top-level logical pin which has no physical port (pin geometries) or has not been placed. Correct the pins before continue.
[01/02 16:08:46    173s] ### export route signature (3) = 1053839384
[01/02 16:08:46    173s] #Cpu time = 00:00:01
[01/02 16:08:46    173s] #Elapsed time = 00:00:00
[01/02 16:08:46    173s] #Increased memory = -8.67 (MB)
[01/02 16:08:46    173s] #Total memory = 1239.04 (MB)
[01/02 16:08:46    173s] #Peak memory = 1335.02 (MB)
[01/02 16:08:46    173s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Mon Jan  2 16:08:46 2023
[01/02 16:08:46    173s] #
[01/02 16:08:46    173s] ### 
[01/02 16:08:46    173s] ###   Scalability Statistics
[01/02 16:08:46    173s] ### 
[01/02 16:08:46    173s] ### --------------------------------+----------------+----------------+----------------+
[01/02 16:08:46    173s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/02 16:08:46    173s] ### --------------------------------+----------------+----------------+----------------+
[01/02 16:08:46    173s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/02 16:08:46    173s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/02 16:08:46    173s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[01/02 16:08:46    173s] ###   Entire Command                |        00:00:01|        00:00:00|             1.1|
[01/02 16:08:46    173s] ### --------------------------------+----------------+----------------+----------------+
[01/02 16:08:46    173s] ### 
[01/02 16:08:46    173s] **ERROR: (LS_PLACEOPT::runCurrentState): Internal failure executing '::LS_PLACEOPT::PR:doRoute' **ERROR: (IMPOPT-565):	NanoRoute failed.
[01/02 16:08:46    173s] 
[01/02 16:08:46    173s] 
[01/02 16:08:46    173s] 
[01/02 16:08:46    173s] Deleting Cell Server ...
[01/02 16:08:46    173s] Deleting Lib Analyzer.
[01/02 16:08:46    173s] 
[01/02 16:08:46    173s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:17.6 real=0:00:18.1)
[01/02 16:08:46    173s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/02 16:08:46    173s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.1 real=0:00:00.2)
[01/02 16:08:46    173s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.5 real=0:00:00.9)
[01/02 16:08:46    173s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/02 16:08:46    173s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/02 16:08:46    173s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[01/02 16:08:46    173s] 	OPT_RUNTIME:                drv (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[01/02 16:08:46    173s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:10.2 real=0:00:10.2)
[01/02 16:08:46    173s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[01/02 16:08:46    173s] 	OPT_RUNTIME:           ecoRoute (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[01/02 16:08:46    173s] *** Finished optDesign ***
[01/02 16:08:46    173s] Info: pop threads available for lower-level modules during optimization.
[01/02 16:08:46    173s] Info: Destroy the CCOpt slew target map.
[01/02 16:08:46    173s] 0
[01/02 16:08:52    173s] <CMD> optDesign -preCTS
[01/02 16:08:52    173s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/02 16:08:52    173s] #spOpts: mergeVia=F 
[01/02 16:08:52    173s] Core basic site is CoreSite
[01/02 16:08:52    173s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:08:52    173s] Mark StBox On SiteArr starts
[01/02 16:08:52    173s] Mark StBox On SiteArr ends
[01/02 16:08:52    173s] #spOpts: mergeVia=F 
[01/02 16:08:53    173s] GigaOpt running with 1 threads.
[01/02 16:08:53    173s] Info: 1 threads available for lower-level modules during optimization.
[01/02 16:08:53    173s] #spOpts: mergeVia=F 
[01/02 16:08:53    174s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1481.9MB).
[01/02 16:08:53    174s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:08:53    174s] Summary for sequential cells identification: 
[01/02 16:08:53    174s]   Identified SBFF number: 114
[01/02 16:08:53    174s]   Identified MBFF number: 0
[01/02 16:08:53    174s]   Identified SB Latch number: 0
[01/02 16:08:53    174s]   Identified MB Latch number: 0
[01/02 16:08:53    174s]   Not identified SBFF number: 6
[01/02 16:08:53    174s]   Not identified MBFF number: 0
[01/02 16:08:53    174s]   Not identified SB Latch number: 0
[01/02 16:08:53    174s]   Not identified MB Latch number: 0
[01/02 16:08:53    174s]   Number of sequential cells which are not FFs: 83
[01/02 16:08:53    174s] Creating Cell Server, finished. 
[01/02 16:08:53    174s] 
[01/02 16:08:53    174s] Initializing multi-corner resistance tables ...
[01/02 16:08:53    174s] 
[01/02 16:08:53    174s] Creating Lib Analyzer ...
[01/02 16:08:53    174s]  Visiting view : my_analysis_view_setup
[01/02 16:08:53    174s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:08:53    174s]  Visiting view : my_analysis_view_hold
[01/02 16:08:53    174s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:08:53    174s]  Setting StdDelay to 50.60
[01/02 16:08:53    174s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:08:53    174s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[01/02 16:08:53    174s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:08:53    174s] 
[01/02 16:08:54    174s] Creating Lib Analyzer, finished. 
[01/02 16:08:54    174s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1224.1M, totSessionCpu=0:02:55 **
[01/02 16:08:54    174s] setExtractRCMode -engine preRoute
[01/02 16:08:54    174s] *** optDesign -preCTS ***
[01/02 16:08:54    174s] DRC Margin: user margin 0.0; extra margin 0.2
[01/02 16:08:54    174s] Setup Target Slack: user slack 0; extra slack 0.1
[01/02 16:08:54    174s] Hold Target Slack: user slack 0
[01/02 16:08:54    174s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/02 16:08:54    174s] Type 'man IMPOPT-3195' for more detail.
[01/02 16:08:54    175s] Deleting Cell Server ...
[01/02 16:08:54    175s] Deleting Lib Analyzer.
[01/02 16:08:54    175s] Multi-VT timing optimization disabled based on library information.
[01/02 16:08:54    175s] Creating Cell Server ...(0, 0, 0, 0)
[01/02 16:08:54    175s] Summary for sequential cells identification: 
[01/02 16:08:54    175s]   Identified SBFF number: 114
[01/02 16:08:54    175s]   Identified MBFF number: 0
[01/02 16:08:54    175s]   Identified SB Latch number: 0
[01/02 16:08:54    175s]   Identified MB Latch number: 0
[01/02 16:08:54    175s]   Not identified SBFF number: 6
[01/02 16:08:54    175s]   Not identified MBFF number: 0
[01/02 16:08:54    175s]   Not identified SB Latch number: 0
[01/02 16:08:54    175s]   Not identified MB Latch number: 0
[01/02 16:08:54    175s]   Number of sequential cells which are not FFs: 83
[01/02 16:08:54    175s] Creating Cell Server, finished. 
[01/02 16:08:54    175s] 
[01/02 16:08:54    175s]  Visiting view : my_analysis_view_setup
[01/02 16:08:54    175s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[01/02 16:08:54    175s]  Visiting view : my_analysis_view_hold
[01/02 16:08:54    175s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[01/02 16:08:54    175s]  Setting StdDelay to 50.60
[01/02 16:08:54    175s] Deleting Cell Server ...
[01/02 16:08:54    175s] Start to check current routing status for nets...
[01/02 16:08:54    175s] Net EX_ALUOp[0] is not routed.
[01/02 16:08:54    175s] All nets will be re-routed.
[01/02 16:08:54    175s] End to check current routing status for nets (mem=1477.7M)
[01/02 16:08:54    175s] ### Creating LA Mngr. totSessionCpu=0:02:55 mem=1477.7M
[01/02 16:08:55    175s] ### Creating LA Mngr, finished. totSessionCpu=0:02:56 mem=1477.7M
[01/02 16:08:55    175s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:08:55    175s] [PSP]     Started earlyGlobalRoute kernel
[01/02 16:08:55    175s] [PSP]     Initial Peak syMemory usage = 1477.7 MB
[01/02 16:08:55    175s] (I)       Reading DB...
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin CIN of instance address115 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[15]19 is connected to ground net address1[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin CIN of instance address114 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[14]18 is connected to ground net address1[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin CIN of instance address113 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[13]17 is connected to ground net address1[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin CIN of instance address112 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[12]16 is connected to ground net address1[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin CIN of instance address111 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[11]15 is connected to ground net address1[11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin CIN of instance address110 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[10]14 is connected to ground net address1[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin CIN of instance address19 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[9]13 is connected to ground net address1[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin CIN of instance address18 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[8]12 is connected to ground net address1[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin CIN of instance address17 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[7]11 is connected to ground net address1[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin CIN of instance address16 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (IMPDB-2078):	Output pin Q of instance pc_outputPC_reg[6]10 is connected to ground net address1[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/02 16:08:55    175s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[01/02 16:08:55    175s] To increase the message display limit, refer to the product command reference manual.
[01/02 16:08:55    175s] (I)       before initializing RouteDB syMemory usage = 1477.7 MB
[01/02 16:08:55    175s] (I)       congestionReportName   : 
[01/02 16:08:55    175s] (I)       layerRangeFor2DCongestion : 
[01/02 16:08:55    175s] (I)       buildTerm2TermWires    : 1
[01/02 16:08:55    175s] (I)       doTrackAssignment      : 1
[01/02 16:08:55    175s] (I)       dumpBookshelfFiles     : 0
[01/02 16:08:55    175s] (I)       numThreads             : 1
[01/02 16:08:55    175s] (I)       bufferingAwareRouting  : false
[01/02 16:08:55    175s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:08:55    175s] (I)       honorPin               : false
[01/02 16:08:55    175s] (I)       honorPinGuide          : true
[01/02 16:08:55    175s] (I)       honorPartition         : false
[01/02 16:08:55    175s] (I)       allowPartitionCrossover: false
[01/02 16:08:55    175s] (I)       honorSingleEntry       : true
[01/02 16:08:55    175s] (I)       honorSingleEntryStrong : true
[01/02 16:08:55    175s] (I)       handleViaSpacingRule   : false
[01/02 16:08:55    175s] (I)       handleEolSpacingRule   : false
[01/02 16:08:55    175s] (I)       PDConstraint           : none
[01/02 16:08:55    175s] (I)       expBetterNDRHandling   : false
[01/02 16:08:55    175s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:08:55    175s] (I)       routingEffortLevel     : 3
[01/02 16:08:55    175s] (I)       effortLevel            : standard
[01/02 16:08:55    175s] [NR-eGR] minRouteLayer          : 2
[01/02 16:08:55    175s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:08:55    175s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:08:55    175s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:08:55    175s] (I)       numRowsPerGCell        : 1
[01/02 16:08:55    175s] (I)       speedUpLargeDesign     : 0
[01/02 16:08:55    175s] (I)       multiThreadingTA       : 1
[01/02 16:08:55    175s] (I)       blkAwareLayerSwitching : 1
[01/02 16:08:55    175s] (I)       optimizationMode       : false
[01/02 16:08:55    175s] (I)       routeSecondPG          : false
[01/02 16:08:55    175s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:08:55    175s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:08:55    175s] (I)       punchThroughDistance   : 500.00
[01/02 16:08:55    175s] (I)       scenicBound            : 1.15
[01/02 16:08:55    175s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:08:55    175s] (I)       source-to-sink ratio   : 0.00
[01/02 16:08:55    175s] (I)       targetCongestionRatioH : 1.00
[01/02 16:08:55    175s] (I)       targetCongestionRatioV : 1.00
[01/02 16:08:55    175s] (I)       layerCongestionRatio   : 0.70
[01/02 16:08:55    175s] (I)       m1CongestionRatio      : 0.10
[01/02 16:08:55    175s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:08:55    175s] (I)       localRouteEffort       : 1.00
[01/02 16:08:55    175s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:08:55    175s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:08:55    175s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:08:55    175s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:08:55    175s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:08:55    175s] (I)       routeVias              : 
[01/02 16:08:55    175s] (I)       readTROption           : true
[01/02 16:08:55    175s] (I)       extraSpacingFactor     : 1.00
[01/02 16:08:55    175s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:08:55    175s] (I)       routeSelectedNetsOnly  : false
[01/02 16:08:55    175s] (I)       clkNetUseMaxDemand     : false
[01/02 16:08:55    175s] (I)       extraDemandForClocks   : 0
[01/02 16:08:55    175s] (I)       steinerRemoveLayers    : false
[01/02 16:08:55    175s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:08:55    175s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:08:55    175s] (I)       similarTopologyRoutingFast : false
[01/02 16:08:55    175s] (I)       spanningTreeRefinement : false
[01/02 16:08:55    175s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:08:55    175s] (I)       starting read tracks
[01/02 16:08:55    175s] (I)       build grid graph
[01/02 16:08:55    175s] (I)       build grid graph start
[01/02 16:08:55    175s] [NR-eGR] Layer1 has no routable track
[01/02 16:08:55    175s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:08:55    175s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:08:55    175s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:08:55    175s] (I)       build grid graph end
[01/02 16:08:55    175s] (I)       numViaLayers=4
[01/02 16:08:55    175s] (I)       Reading via V2 for layer: 0 
[01/02 16:08:55    175s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:08:55    175s] (I)       Reading via VL for layer: 2 
[01/02 16:08:55    175s] (I)       end build via table
[01/02 16:08:55    175s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:08:55    175s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:08:55    175s] (I)       readDataFromPlaceDB
[01/02 16:08:55    175s] (I)       Read net information..
[01/02 16:08:55    175s] [NR-eGR] Read numTotalNets=1246  numIgnoredNets=0
[01/02 16:08:55    175s] (I)       Read testcase time = 0.000 seconds
[01/02 16:08:55    175s] 
[01/02 16:08:55    175s] (I)       read default dcut vias
[01/02 16:08:55    175s] (I)       Reading via V2 for layer: 0 
[01/02 16:08:55    175s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:08:55    175s] (I)       Reading via VL for layer: 2 
[01/02 16:08:55    175s] (I)       build grid graph start
[01/02 16:08:55    175s] (I)       build grid graph end
[01/02 16:08:55    175s] (I)       Model blockage into capacity
[01/02 16:08:55    175s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:08:55    176s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:08:55    176s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:08:55    176s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:08:55    176s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:08:55    176s] (I)       Modeling time = 0.130 seconds
[01/02 16:08:55    176s] 
[01/02 16:08:55    176s] (I)       Number of ignored nets = 0
[01/02 16:08:55    176s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:08:55    176s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:08:55    176s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:08:55    176s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:08:55    176s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:08:55    176s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:08:55    176s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:08:55    176s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:08:55    176s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:08:55    176s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:08:55    176s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1477.7 MB
[01/02 16:08:55    176s] (I)       Ndr track 0 does not exist
[01/02 16:08:55    176s] (I)       Layer1  viaCost=300.00
[01/02 16:08:55    176s] (I)       Layer2  viaCost=100.00
[01/02 16:08:55    176s] (I)       Layer3  viaCost=200.00
[01/02 16:08:55    176s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:08:55    176s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:08:55    176s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:08:55    176s] (I)       Site Width          :   560  (dbu)
[01/02 16:08:55    176s] (I)       Row Height          :  5600  (dbu)
[01/02 16:08:55    176s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:08:55    176s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:08:55    176s] (I)       grid                :   828   828     4
[01/02 16:08:55    176s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:08:55    176s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:08:55    176s] (I)       Default wire width  :   230   280   280   440
[01/02 16:08:55    176s] (I)       Default wire space  :   230   280   280   460
[01/02 16:08:55    176s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:08:55    176s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:08:55    176s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:08:55    176s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:08:55    176s] (I)       Num of masks        :     1     1     1     1
[01/02 16:08:55    176s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:08:55    176s] (I)       --------------------------------------------------------
[01/02 16:08:55    176s] 
[01/02 16:08:55    176s] [NR-eGR] ============ Routing rule table ============
[01/02 16:08:55    176s] [NR-eGR] Rule id 0. Nets 1246 
[01/02 16:08:55    176s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:08:55    176s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:08:55    176s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:08:55    176s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:08:55    176s] [NR-eGR] ========================================
[01/02 16:08:55    176s] [NR-eGR] 
[01/02 16:08:55    176s] (I)       After initializing earlyGlobalRoute syMemory usage = 1510.4 MB
[01/02 16:08:55    176s] (I)       Loading and dumping file time : 0.18 seconds
[01/02 16:08:55    176s] (I)       ============= Initialization =============
[01/02 16:08:55    176s] (I)       totalPins=4472  totalGlobalPin=4341 (97.07%)
[01/02 16:08:55    176s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:08:55    176s] [NR-eGR] Layer group 1: route 1246 net(s) in layer range [2, 4]
[01/02 16:08:55    176s] (I)       ============  Phase 1a Route ============
[01/02 16:08:55    176s] (I)       Phase 1a runs 0.00 seconds
[01/02 16:08:55    176s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[01/02 16:08:55    176s] (I)       Usage: 45113 = (16555 H, 28558 V) = (0.31% H, 0.37% V) = (9.271e+04um H, 1.599e+05um V)
[01/02 16:08:55    176s] (I)       
[01/02 16:08:55    176s] (I)       ============  Phase 1b Route ============
[01/02 16:08:55    176s] (I)       Phase 1b runs 0.00 seconds
[01/02 16:08:55    176s] (I)       Usage: 45113 = (16555 H, 28558 V) = (0.31% H, 0.37% V) = (9.271e+04um H, 1.599e+05um V)
[01/02 16:08:55    176s] (I)       
[01/02 16:08:55    176s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526328e+05um
[01/02 16:08:55    176s] (I)       ============  Phase 1c Route ============
[01/02 16:08:55    176s] (I)       Level2 Grid: 166 x 166
[01/02 16:08:55    176s] (I)       Phase 1c runs 0.01 seconds
[01/02 16:08:55    176s] (I)       Usage: 45113 = (16555 H, 28558 V) = (0.31% H, 0.37% V) = (9.271e+04um H, 1.599e+05um V)
[01/02 16:08:55    176s] (I)       
[01/02 16:08:55    176s] (I)       ============  Phase 1d Route ============
[01/02 16:08:55    176s] (I)       Phase 1d runs 0.01 seconds
[01/02 16:08:55    176s] (I)       Usage: 45113 = (16555 H, 28558 V) = (0.31% H, 0.37% V) = (9.271e+04um H, 1.599e+05um V)
[01/02 16:08:55    176s] (I)       
[01/02 16:08:55    176s] (I)       ============  Phase 1e Route ============
[01/02 16:08:55    176s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:08:55    176s] (I)       Usage: 45113 = (16555 H, 28558 V) = (0.31% H, 0.37% V) = (9.271e+04um H, 1.599e+05um V)
[01/02 16:08:55    176s] (I)       
[01/02 16:08:55    176s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526328e+05um
[01/02 16:08:55    176s] [NR-eGR] 
[01/02 16:08:55    176s] (I)       ============  Phase 1l Route ============
[01/02 16:08:55    176s] (I)       Phase 1l runs 0.01 seconds
[01/02 16:08:55    176s] (I)       
[01/02 16:08:55    176s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:08:55    176s] [NR-eGR]                OverCon            
[01/02 16:08:55    176s] [NR-eGR]                 #Gcell     %Gcell
[01/02 16:08:55    176s] [NR-eGR] Layer              (1)    OverCon 
[01/02 16:08:55    176s] [NR-eGR] ------------------------------------
[01/02 16:08:55    176s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[01/02 16:08:55    176s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[01/02 16:08:55    176s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[01/02 16:08:55    176s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[01/02 16:08:55    176s] [NR-eGR] ------------------------------------
[01/02 16:08:55    176s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[01/02 16:08:55    176s] [NR-eGR] 
[01/02 16:08:55    176s] (I)       Total Global Routing Runtime: 0.18 seconds
[01/02 16:08:55    176s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:08:55    176s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:08:55    176s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:08:55    176s] (I)       ============= track Assignment ============
[01/02 16:08:55    176s] (I)       extract Global 3D Wires
[01/02 16:08:55    176s] (I)       Extract Global WL : time=0.00
[01/02 16:08:55    176s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:08:55    176s] (I)       Initialization real time=0.00 seconds
[01/02 16:08:55    176s] (I)       Run Multi-thread track assignment
[01/02 16:08:55    176s] (I)       merging nets...
[01/02 16:08:55    176s] (I)       merging nets done
[01/02 16:08:55    176s] (I)       Kernel real time=0.07 seconds
[01/02 16:08:55    176s] (I)       End Greedy Track Assignment
[01/02 16:08:55    176s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:08:55    176s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 4364
[01/02 16:08:55    176s] [NR-eGR] Layer2(M2)(V) length: 1.586748e+05um, number of vias: 7063
[01/02 16:08:55    176s] [NR-eGR] Layer3(M3)(H) length: 9.367274e+04um, number of vias: 84
[01/02 16:08:55    176s] [NR-eGR] Layer4(TOP_M)(V) length: 2.234960e+03um, number of vias: 0
[01/02 16:08:55    176s] [NR-eGR] Total length: 2.545825e+05um, number of vias: 11511
[01/02 16:08:55    176s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:08:55    176s] [NR-eGR] Total clock nets wire length: 9.384085e+03um 
[01/02 16:08:55    176s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:08:55    176s] [NR-eGR] End Peak syMemory usage = 1520.9 MB
[01/02 16:08:55    176s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.49 seconds
[01/02 16:08:55    176s] ### Creating LA Mngr. totSessionCpu=0:02:56 mem=1520.9M
[01/02 16:08:55    176s] Updating RC grid for preRoute extraction ...
[01/02 16:08:55    176s] Initializing multi-corner resistance tables ...
[01/02 16:08:56    177s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=1520.9M
[01/02 16:08:56    177s] Extraction called for design 'cpu' of instances=2188 and nets=1707 using extraction engine 'preRoute' .
[01/02 16:08:56    177s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:08:56    177s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:08:56    177s] PreRoute RC Extraction called for design cpu.
[01/02 16:08:56    177s] RC Extraction called in multi-corner(1) mode.
[01/02 16:08:56    177s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:08:56    177s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:08:56    177s] RCMode: PreRoute
[01/02 16:08:56    177s]       RC Corner Indexes            0   
[01/02 16:08:56    177s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:08:56    177s] Resistance Scaling Factor    : 1.00000 
[01/02 16:08:56    177s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:08:56    177s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:08:56    177s] Shrink Factor                : 1.00000
[01/02 16:08:56    177s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:08:56    177s] Updating RC grid for preRoute extraction ...
[01/02 16:08:56    177s] Initializing multi-corner resistance tables ...
[01/02 16:08:56    177s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1520.879M)
[01/02 16:08:56    177s] #################################################################################
[01/02 16:08:56    177s] # Design Stage: PreRoute
[01/02 16:08:56    177s] # Design Name: cpu
[01/02 16:08:56    177s] # Design Mode: 90nm
[01/02 16:08:56    177s] # Analysis Mode: MMMC OCV 
[01/02 16:08:56    177s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:08:56    177s] # Signoff Settings: SI Off 
[01/02 16:08:56    177s] #################################################################################
[01/02 16:08:56    177s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:08:56    177s] Calculate early delays in OCV mode...
[01/02 16:08:56    177s] Calculate late delays in OCV mode...
[01/02 16:08:56    177s] Topological Sorting (REAL = 0:00:00.0, MEM = 1516.9M, InitMEM = 1516.9M)
[01/02 16:08:56    177s] Start delay calculation (fullDC) (1 T). (MEM=1516.88)
[01/02 16:08:56    177s] End AAE Lib Interpolated Model. (MEM=1541.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:56    177s] Total number of fetched objects 1283
[01/02 16:08:56    177s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:56    177s] End delay calculation. (MEM=1587.23 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:08:56    177s] End delay calculation (fullDC). (MEM=1587.23 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:08:56    177s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1587.2M) ***
[01/02 16:08:56    177s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:58 mem=1587.2M)
[01/02 16:08:56    177s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.878  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   295   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.214%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1257.8M, totSessionCpu=0:02:58 **
[01/02 16:08:56    177s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/02 16:08:56    177s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:08:56    177s] ### Creating PhyDesignMc. totSessionCpu=0:02:58 mem=1501.4M
[01/02 16:08:56    177s] #spOpts: mergeVia=F 
[01/02 16:08:57    177s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1501.4MB).
[01/02 16:08:57    177s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:58 mem=1501.4M
[01/02 16:08:57    177s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:08:57    177s] ### Creating PhyDesignMc. totSessionCpu=0:02:58 mem=1501.4M
[01/02 16:08:57    177s] #spOpts: mergeVia=F 
[01/02 16:08:57    177s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1501.4MB).
[01/02 16:08:57    177s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:58 mem=1501.4M
[01/02 16:08:57    177s] *** Starting optimizing excluded clock nets MEM= 1501.4M) ***
[01/02 16:08:57    177s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1501.4M) ***
[01/02 16:08:57    178s] The useful skew maximum allowed delay is: 0.3
[01/02 16:08:57    178s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:08:57    178s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:08:57    178s] Info: 53 io nets excluded
[01/02 16:08:57    178s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:08:57    178s] ### Creating LA Mngr. totSessionCpu=0:02:58 mem=1501.4M
[01/02 16:08:57    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:58 mem=1501.4M
[01/02 16:08:57    178s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:08:57    178s] ### Creating PhyDesignMc. totSessionCpu=0:02:58 mem=1509.4M
[01/02 16:08:57    178s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1509.4MB).
[01/02 16:08:57    178s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:58 mem=1509.4M
[01/02 16:08:57    178s] ### Creating LA Mngr. totSessionCpu=0:02:58 mem=1509.4M
[01/02 16:08:57    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:58 mem=1509.4M
[01/02 16:08:57    178s] 
[01/02 16:08:57    178s] Creating Lib Analyzer ...
[01/02 16:08:57    178s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:08:57    178s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/02 16:08:57    178s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:08:57    178s] 
[01/02 16:08:58    179s] Creating Lib Analyzer, finished. 
[01/02 16:08:58    179s] 
[01/02 16:08:58    179s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/02 16:08:58    179s] ### Creating LA Mngr. totSessionCpu=0:02:59 mem=1573.5M
[01/02 16:08:58    179s] ### Creating LA Mngr, finished. totSessionCpu=0:02:59 mem=1573.5M
[01/02 16:08:58    179s] 
[01/02 16:08:58    179s] Netlist preparation processing... 
[01/02 16:08:58    179s] Removed 0 instance
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: reset is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: readM11 is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: readM21 is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: writeM21 is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: is_halted1 is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[0] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[1] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[2] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[3] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[4] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[5] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[6] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[7] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[8] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[9] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[10] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[11] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[12] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[13] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (IMPOPT-7098):	WARNING: datax[14] is an undriven net with 1 fanouts.
[01/02 16:08:58    179s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[01/02 16:08:58    179s] To increase the message display limit, refer to the product command reference manual.
[01/02 16:08:58    179s] *info: Marking 0 isolation instances dont touch
[01/02 16:08:58    179s] *info: Marking 0 level shifter instances dont touch
[01/02 16:08:58    179s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=1538.4M
[01/02 16:08:58    179s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=1538.4M
[01/02 16:08:58    179s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:08:58    179s] [NR-eGR] Started earlyGlobalRoute kernel
[01/02 16:08:58    179s] [NR-eGR] Initial Peak syMemory usage = 1538.4 MB
[01/02 16:08:58    179s] (I)       Reading DB...
[01/02 16:08:58    179s] (I)       before initializing RouteDB syMemory usage = 1538.4 MB
[01/02 16:08:58    179s] (I)       congestionReportName   : 
[01/02 16:08:58    179s] (I)       layerRangeFor2DCongestion : 
[01/02 16:08:58    179s] (I)       buildTerm2TermWires    : 1
[01/02 16:08:58    179s] (I)       doTrackAssignment      : 1
[01/02 16:08:58    179s] (I)       dumpBookshelfFiles     : 0
[01/02 16:08:58    179s] (I)       numThreads             : 1
[01/02 16:08:58    179s] (I)       bufferingAwareRouting  : false
[01/02 16:08:58    179s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:08:58    179s] (I)       honorPin               : false
[01/02 16:08:58    179s] (I)       honorPinGuide          : true
[01/02 16:08:58    179s] (I)       honorPartition         : false
[01/02 16:08:58    179s] (I)       allowPartitionCrossover: false
[01/02 16:08:58    179s] (I)       honorSingleEntry       : true
[01/02 16:08:58    179s] (I)       honorSingleEntryStrong : true
[01/02 16:08:58    179s] (I)       handleViaSpacingRule   : false
[01/02 16:08:58    179s] (I)       handleEolSpacingRule   : false
[01/02 16:08:58    179s] (I)       PDConstraint           : none
[01/02 16:08:58    179s] (I)       expBetterNDRHandling   : false
[01/02 16:08:58    179s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:08:58    179s] (I)       routingEffortLevel     : 3
[01/02 16:08:58    179s] (I)       effortLevel            : standard
[01/02 16:08:58    179s] [NR-eGR] minRouteLayer          : 2
[01/02 16:08:58    179s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:08:58    179s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:08:58    179s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:08:58    179s] (I)       numRowsPerGCell        : 1
[01/02 16:08:58    179s] (I)       speedUpLargeDesign     : 0
[01/02 16:08:58    179s] (I)       multiThreadingTA       : 1
[01/02 16:08:58    179s] (I)       blkAwareLayerSwitching : 1
[01/02 16:08:58    179s] (I)       optimizationMode       : false
[01/02 16:08:58    179s] (I)       routeSecondPG          : false
[01/02 16:08:58    179s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:08:58    179s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:08:58    179s] (I)       punchThroughDistance   : 500.00
[01/02 16:08:58    179s] (I)       scenicBound            : 1.15
[01/02 16:08:58    179s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:08:58    179s] (I)       source-to-sink ratio   : 0.30
[01/02 16:08:58    179s] (I)       targetCongestionRatioH : 1.00
[01/02 16:08:58    179s] (I)       targetCongestionRatioV : 1.00
[01/02 16:08:58    179s] (I)       layerCongestionRatio   : 0.70
[01/02 16:08:58    179s] (I)       m1CongestionRatio      : 0.10
[01/02 16:08:58    179s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:08:58    179s] (I)       localRouteEffort       : 1.00
[01/02 16:08:58    179s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:08:58    179s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:08:58    179s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:08:58    179s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:08:58    179s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:08:58    179s] (I)       routeVias              : 
[01/02 16:08:58    179s] (I)       readTROption           : true
[01/02 16:08:58    179s] (I)       extraSpacingFactor     : 1.00
[01/02 16:08:58    179s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:08:58    179s] (I)       routeSelectedNetsOnly  : false
[01/02 16:08:58    179s] (I)       clkNetUseMaxDemand     : false
[01/02 16:08:58    179s] (I)       extraDemandForClocks   : 0
[01/02 16:08:58    179s] (I)       steinerRemoveLayers    : false
[01/02 16:08:58    179s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:08:58    179s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:08:58    179s] (I)       similarTopologyRoutingFast : false
[01/02 16:08:58    179s] (I)       spanningTreeRefinement : false
[01/02 16:08:58    179s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:08:58    179s] (I)       starting read tracks
[01/02 16:08:58    179s] (I)       build grid graph
[01/02 16:08:58    179s] (I)       build grid graph start
[01/02 16:08:58    179s] [NR-eGR] Layer1 has no routable track
[01/02 16:08:58    179s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:08:58    179s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:08:58    179s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:08:58    179s] (I)       build grid graph end
[01/02 16:08:58    179s] (I)       numViaLayers=4
[01/02 16:08:58    179s] (I)       Reading via V2 for layer: 0 
[01/02 16:08:58    179s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:08:58    179s] (I)       Reading via VL for layer: 2 
[01/02 16:08:58    179s] (I)       end build via table
[01/02 16:08:58    179s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:08:58    179s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:08:58    179s] (I)       readDataFromPlaceDB
[01/02 16:08:58    179s] (I)       Read net information..
[01/02 16:08:58    179s] [NR-eGR] Read numTotalNets=1246  numIgnoredNets=0
[01/02 16:08:58    179s] (I)       Read testcase time = 0.000 seconds
[01/02 16:08:58    179s] 
[01/02 16:08:58    179s] (I)       read default dcut vias
[01/02 16:08:58    179s] (I)       Reading via V2 for layer: 0 
[01/02 16:08:58    179s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:08:58    179s] (I)       Reading via VL for layer: 2 
[01/02 16:08:58    179s] (I)       build grid graph start
[01/02 16:08:58    179s] (I)       build grid graph end
[01/02 16:08:58    179s] (I)       Model blockage into capacity
[01/02 16:08:58    179s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:08:58    179s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:08:58    179s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:08:58    179s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:08:58    179s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:08:58    179s] (I)       Modeling time = 0.130 seconds
[01/02 16:08:58    179s] 
[01/02 16:08:58    179s] (I)       Number of ignored nets = 0
[01/02 16:08:58    179s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:08:58    179s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:08:58    179s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:08:58    179s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:08:58    179s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:08:58    179s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:08:58    179s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:08:58    179s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:08:58    179s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:08:58    179s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:08:58    179s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1538.4 MB
[01/02 16:08:58    179s] (I)       Ndr track 0 does not exist
[01/02 16:08:58    179s] (I)       Layer1  viaCost=300.00
[01/02 16:08:58    179s] (I)       Layer2  viaCost=100.00
[01/02 16:08:58    179s] (I)       Layer3  viaCost=200.00
[01/02 16:08:58    179s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:08:58    179s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:08:58    179s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:08:58    179s] (I)       Site Width          :   560  (dbu)
[01/02 16:08:58    179s] (I)       Row Height          :  5600  (dbu)
[01/02 16:08:58    179s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:08:58    179s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:08:58    179s] (I)       grid                :   828   828     4
[01/02 16:08:58    179s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:08:58    179s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:08:58    179s] (I)       Default wire width  :   230   280   280   440
[01/02 16:08:58    179s] (I)       Default wire space  :   230   280   280   460
[01/02 16:08:58    179s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:08:58    179s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:08:58    179s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:08:58    179s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:08:58    179s] (I)       Num of masks        :     1     1     1     1
[01/02 16:08:58    179s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:08:58    179s] (I)       --------------------------------------------------------
[01/02 16:08:58    179s] 
[01/02 16:08:58    179s] [NR-eGR] ============ Routing rule table ============
[01/02 16:08:58    179s] [NR-eGR] Rule id 0. Nets 1246 
[01/02 16:08:58    179s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:08:58    179s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:08:58    179s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:08:58    179s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:08:58    179s] [NR-eGR] ========================================
[01/02 16:08:58    179s] [NR-eGR] 
[01/02 16:08:58    179s] (I)       After initializing earlyGlobalRoute syMemory usage = 1571.1 MB
[01/02 16:08:58    179s] (I)       Loading and dumping file time : 0.17 seconds
[01/02 16:08:58    179s] (I)       ============= Initialization =============
[01/02 16:08:58    179s] (I)       totalPins=4472  totalGlobalPin=4341 (97.07%)
[01/02 16:08:58    179s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:08:58    179s] (I)       numBigBoxes = 20
[01/02 16:08:58    179s] [NR-eGR] Layer group 1: route 1246 net(s) in layer range [2, 4]
[01/02 16:08:58    179s] (I)       ============  Phase 1a Route ============
[01/02 16:08:58    179s] (I)       Phase 1a runs 0.01 seconds
[01/02 16:08:58    179s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[01/02 16:08:58    179s] (I)       Usage: 45257 = (16699 H, 28558 V) = (0.32% H, 0.37% V) = (9.351e+04um H, 1.599e+05um V)
[01/02 16:08:58    179s] (I)       
[01/02 16:08:58    179s] (I)       ============  Phase 1b Route ============
[01/02 16:08:59    179s] (I)       Phase 1b runs 0.00 seconds
[01/02 16:08:59    179s] (I)       Usage: 45257 = (16699 H, 28558 V) = (0.32% H, 0.37% V) = (9.351e+04um H, 1.599e+05um V)
[01/02 16:08:59    179s] (I)       
[01/02 16:08:59    179s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.534392e+05um
[01/02 16:08:59    179s] (I)       ============  Phase 1c Route ============
[01/02 16:08:59    179s] (I)       Level2 Grid: 166 x 166
[01/02 16:08:59    179s] (I)       Phase 1c runs 0.02 seconds
[01/02 16:08:59    179s] (I)       Usage: 45257 = (16699 H, 28558 V) = (0.32% H, 0.37% V) = (9.351e+04um H, 1.599e+05um V)
[01/02 16:08:59    179s] (I)       
[01/02 16:08:59    179s] (I)       ============  Phase 1d Route ============
[01/02 16:08:59    179s] (I)       Phase 1d runs 0.00 seconds
[01/02 16:08:59    179s] (I)       Usage: 45257 = (16699 H, 28558 V) = (0.32% H, 0.37% V) = (9.351e+04um H, 1.599e+05um V)
[01/02 16:08:59    179s] (I)       
[01/02 16:08:59    179s] (I)       ============  Phase 1e Route ============
[01/02 16:08:59    179s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:08:59    179s] (I)       Usage: 45257 = (16699 H, 28558 V) = (0.32% H, 0.37% V) = (9.351e+04um H, 1.599e+05um V)
[01/02 16:08:59    179s] (I)       
[01/02 16:08:59    179s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.534392e+05um
[01/02 16:08:59    179s] [NR-eGR] 
[01/02 16:08:59    179s] (I)       ============  Phase 1l Route ============
[01/02 16:08:59    179s] (I)       Phase 1l runs 0.01 seconds
[01/02 16:08:59    179s] (I)       
[01/02 16:08:59    179s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:08:59    179s] [NR-eGR]                OverCon            
[01/02 16:08:59    179s] [NR-eGR]                 #Gcell     %Gcell
[01/02 16:08:59    179s] [NR-eGR] Layer              (1)    OverCon 
[01/02 16:08:59    179s] [NR-eGR] ------------------------------------
[01/02 16:08:59    179s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[01/02 16:08:59    179s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[01/02 16:08:59    179s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[01/02 16:08:59    179s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[01/02 16:08:59    179s] [NR-eGR] ------------------------------------
[01/02 16:08:59    179s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[01/02 16:08:59    179s] [NR-eGR] 
[01/02 16:08:59    179s] (I)       Total Global Routing Runtime: 0.20 seconds
[01/02 16:08:59    180s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:08:59    180s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:08:59    180s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:08:59    180s] (I)       ============= track Assignment ============
[01/02 16:08:59    180s] (I)       extract Global 3D Wires
[01/02 16:08:59    180s] (I)       Extract Global WL : time=0.00
[01/02 16:08:59    180s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:08:59    180s] (I)       Initialization real time=0.00 seconds
[01/02 16:08:59    180s] (I)       Run Multi-thread track assignment
[01/02 16:08:59    180s] (I)       merging nets...
[01/02 16:08:59    180s] (I)       merging nets done
[01/02 16:08:59    180s] (I)       Kernel real time=0.07 seconds
[01/02 16:08:59    180s] (I)       End Greedy Track Assignment
[01/02 16:08:59    180s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:08:59    180s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 4364
[01/02 16:08:59    180s] [NR-eGR] Layer2(M2)(V) length: 1.575839e+05um, number of vias: 7046
[01/02 16:08:59    180s] [NR-eGR] Layer3(M3)(H) length: 9.440578e+04um, number of vias: 79
[01/02 16:08:59    180s] [NR-eGR] Layer4(TOP_M)(V) length: 3.363360e+03um, number of vias: 0
[01/02 16:08:59    180s] [NR-eGR] Total length: 2.553531e+05um, number of vias: 11489
[01/02 16:08:59    180s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:08:59    180s] [NR-eGR] Total clock nets wire length: 9.539205e+03um 
[01/02 16:08:59    180s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:08:59    180s] [NR-eGR] End Peak syMemory usage = 1559.4 MB
[01/02 16:08:59    180s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.52 seconds
[01/02 16:08:59    180s] Extraction called for design 'cpu' of instances=2188 and nets=1707 using extraction engine 'preRoute' .
[01/02 16:08:59    180s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:08:59    180s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:08:59    180s] PreRoute RC Extraction called for design cpu.
[01/02 16:08:59    180s] RC Extraction called in multi-corner(1) mode.
[01/02 16:08:59    180s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:08:59    180s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:08:59    180s] RCMode: PreRoute
[01/02 16:08:59    180s]       RC Corner Indexes            0   
[01/02 16:08:59    180s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:08:59    180s] Resistance Scaling Factor    : 1.00000 
[01/02 16:08:59    180s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:08:59    180s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:08:59    180s] Shrink Factor                : 1.00000
[01/02 16:08:59    180s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:08:59    180s] Updating RC grid for preRoute extraction ...
[01/02 16:08:59    180s] Initializing multi-corner resistance tables ...
[01/02 16:08:59    180s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1559.406M)
[01/02 16:08:59    180s] #################################################################################
[01/02 16:08:59    180s] # Design Stage: PreRoute
[01/02 16:08:59    180s] # Design Name: cpu
[01/02 16:08:59    180s] # Design Mode: 90nm
[01/02 16:08:59    180s] # Analysis Mode: MMMC OCV 
[01/02 16:08:59    180s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:08:59    180s] # Signoff Settings: SI Off 
[01/02 16:08:59    180s] #################################################################################
[01/02 16:08:59    180s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:08:59    180s] Calculate early delays in OCV mode...
[01/02 16:08:59    180s] Calculate late delays in OCV mode...
[01/02 16:08:59    180s] Topological Sorting (REAL = 0:00:00.0, MEM = 1557.4M, InitMEM = 1557.4M)
[01/02 16:08:59    180s] Start delay calculation (fullDC) (1 T). (MEM=1557.41)
[01/02 16:08:59    180s] End AAE Lib Interpolated Model. (MEM=1581.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:59    180s] Total number of fetched objects 1283
[01/02 16:08:59    180s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:08:59    180s] End delay calculation. (MEM=1619.77 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:08:59    180s] End delay calculation (fullDC). (MEM=1619.77 CPU=0:00:00.3 REAL=0:00:00.0)
[01/02 16:08:59    180s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1619.8M) ***
[01/02 16:08:59    180s] Deleting Lib Analyzer.
[01/02 16:08:59    180s] Begin: GigaOpt Global Optimization
[01/02 16:08:59    180s] *info: use new DP (enabled)
[01/02 16:08:59    180s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:08:59    180s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:08:59    180s] Info: 53 io nets excluded
[01/02 16:08:59    180s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:08:59    180s] PhyDesignGrid: maxLocalDensity 1.20
[01/02 16:08:59    180s] ### Creating PhyDesignMc. totSessionCpu=0:03:01 mem=1619.8M
[01/02 16:08:59    180s] #spOpts: mergeVia=F 
[01/02 16:08:59    180s] Core basic site is CoreSite
[01/02 16:08:59    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/02 16:08:59    180s] Mark StBox On SiteArr starts
[01/02 16:08:59    180s] Mark StBox On SiteArr ends
[01/02 16:08:59    180s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1619.8MB).
[01/02 16:08:59    180s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:01 mem=1619.8M
[01/02 16:09:00    180s] 
[01/02 16:09:00    180s] Creating Lib Analyzer ...
[01/02 16:09:00    181s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/02 16:09:00    181s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/02 16:09:00    181s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/02 16:09:00    181s] 
[01/02 16:09:00    181s] Creating Lib Analyzer, finished. 
[01/02 16:09:00    181s] 
[01/02 16:09:00    181s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/02 16:09:00    181s] ### Creating LA Mngr. totSessionCpu=0:03:02 mem=1619.8M
[01/02 16:09:00    181s] ### Creating LA Mngr, finished. totSessionCpu=0:03:02 mem=1619.8M
[01/02 16:09:03    184s] *info: 53 io nets excluded
[01/02 16:09:03    184s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:09:03    184s] *info: 2 clock nets excluded
[01/02 16:09:03    184s] *info: 4 special nets excluded.
[01/02 16:09:03    184s] *info: 52 multi-driver nets excluded.
[01/02 16:09:03    184s] *info: 409 no-driver nets excluded.
[01/02 16:09:04    184s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/02 16:09:04    184s] +--------+--------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:09:04    184s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|                     End Point                      |
[01/02 16:09:04    184s] +--------+--------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:09:04    184s] |   0.000|   0.000|     0.21%|   0:00:00.0| 1712.1M|my_analysis_view_setup|       NA| NA                                                 |
[01/02 16:09:04    184s] +--------+--------+----------+------------+--------+----------------------+---------+----------------------------------------------------+
[01/02 16:09:04    184s] 
[01/02 16:09:04    184s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1712.1M) ***
[01/02 16:09:04    184s] 
[01/02 16:09:04    184s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1712.1M) ***
[01/02 16:09:04    184s] **** Begin NDR-Layer Usage Statistics ****
[01/02 16:09:04    184s] 0 Ndr or Layer constraints added by optimization 
[01/02 16:09:04    184s] **** End NDR-Layer Usage Statistics ****
[01/02 16:09:04    184s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/02 16:09:04    184s] End: GigaOpt Global Optimization
[01/02 16:09:04    184s] 
[01/02 16:09:04    184s] Active setup views:
[01/02 16:09:04    184s]  my_analysis_view_setup
[01/02 16:09:04    184s]   Dominating endpoints: 0
[01/02 16:09:04    184s]   Dominating TNS: -0.000
[01/02 16:09:04    184s] 
[01/02 16:09:04    185s] *** Timing Is met
[01/02 16:09:04    185s] *** Check timing (0:00:00.0)
[01/02 16:09:04    185s] Deleting Lib Analyzer.
[01/02 16:09:04    185s] Info: 0 don't touch net , 101 undriven nets excluded from IPO operation.
[01/02 16:09:04    185s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[01/02 16:09:04    185s] Info: 53 io nets excluded
[01/02 16:09:04    185s] Info: 2 clock nets excluded from IPO operation.
[01/02 16:09:04    185s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=1531.7M
[01/02 16:09:04    185s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=1531.7M
[01/02 16:09:04    185s] **INFO: Flow update: Design is easy to close.
[01/02 16:09:04    185s] setup target slack: 0.1
[01/02 16:09:04    185s] extra slack: 0.1
[01/02 16:09:04    185s] std delay: 0.0506
[01/02 16:09:04    185s] real setup target slack: 0.0506
[01/02 16:09:04    185s] PhyDesignGrid: maxLocalDensity 0.98
[01/02 16:09:04    185s] ### Creating PhyDesignMc. totSessionCpu=0:03:05 mem=1529.7M
[01/02 16:09:04    185s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1529.7MB).
[01/02 16:09:04    185s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:05 mem=1529.7M
[01/02 16:09:04    185s] incrSKP preserve mode is on...
[01/02 16:09:04    185s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:09:04    185s] [NR-eGR] Started earlyGlobalRoute kernel
[01/02 16:09:04    185s] [NR-eGR] Initial Peak syMemory usage = 1529.7 MB
[01/02 16:09:04    185s] (I)       Reading DB...
[01/02 16:09:04    185s] (I)       before initializing RouteDB syMemory usage = 1529.7 MB
[01/02 16:09:04    185s] (I)       congestionReportName   : 
[01/02 16:09:04    185s] (I)       layerRangeFor2DCongestion : 
[01/02 16:09:04    185s] (I)       buildTerm2TermWires    : 0
[01/02 16:09:04    185s] (I)       doTrackAssignment      : 1
[01/02 16:09:04    185s] (I)       dumpBookshelfFiles     : 0
[01/02 16:09:04    185s] (I)       numThreads             : 1
[01/02 16:09:04    185s] (I)       bufferingAwareRouting  : false
[01/02 16:09:04    185s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:09:04    185s] (I)       honorPin               : false
[01/02 16:09:04    185s] (I)       honorPinGuide          : true
[01/02 16:09:04    185s] (I)       honorPartition         : false
[01/02 16:09:04    185s] (I)       allowPartitionCrossover: false
[01/02 16:09:04    185s] (I)       honorSingleEntry       : true
[01/02 16:09:04    185s] (I)       honorSingleEntryStrong : true
[01/02 16:09:04    185s] (I)       handleViaSpacingRule   : false
[01/02 16:09:04    185s] (I)       handleEolSpacingRule   : false
[01/02 16:09:04    185s] (I)       PDConstraint           : none
[01/02 16:09:04    185s] (I)       expBetterNDRHandling   : false
[01/02 16:09:04    185s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:09:04    185s] (I)       routingEffortLevel     : 3
[01/02 16:09:04    185s] (I)       effortLevel            : standard
[01/02 16:09:04    185s] [NR-eGR] minRouteLayer          : 2
[01/02 16:09:04    185s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:09:04    185s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:09:04    185s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:09:04    185s] (I)       numRowsPerGCell        : 1
[01/02 16:09:04    185s] (I)       speedUpLargeDesign     : 0
[01/02 16:09:04    185s] (I)       multiThreadingTA       : 1
[01/02 16:09:04    185s] (I)       blkAwareLayerSwitching : 1
[01/02 16:09:04    185s] (I)       optimizationMode       : false
[01/02 16:09:04    185s] (I)       routeSecondPG          : false
[01/02 16:09:04    185s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:09:04    185s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:09:04    185s] (I)       punchThroughDistance   : 500.00
[01/02 16:09:04    185s] (I)       scenicBound            : 1.15
[01/02 16:09:04    185s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:09:04    185s] (I)       source-to-sink ratio   : 0.00
[01/02 16:09:04    185s] (I)       targetCongestionRatioH : 1.00
[01/02 16:09:04    185s] (I)       targetCongestionRatioV : 1.00
[01/02 16:09:04    185s] (I)       layerCongestionRatio   : 0.70
[01/02 16:09:04    185s] (I)       m1CongestionRatio      : 0.10
[01/02 16:09:04    185s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:09:04    185s] (I)       localRouteEffort       : 1.00
[01/02 16:09:04    185s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:09:04    185s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:09:04    185s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:09:04    185s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:09:04    185s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:09:04    185s] (I)       routeVias              : 
[01/02 16:09:04    185s] (I)       readTROption           : true
[01/02 16:09:04    185s] (I)       extraSpacingFactor     : 1.00
[01/02 16:09:04    185s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:09:04    185s] (I)       routeSelectedNetsOnly  : false
[01/02 16:09:04    185s] (I)       clkNetUseMaxDemand     : false
[01/02 16:09:04    185s] (I)       extraDemandForClocks   : 0
[01/02 16:09:04    185s] (I)       steinerRemoveLayers    : false
[01/02 16:09:04    185s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:09:04    185s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:09:04    185s] (I)       similarTopologyRoutingFast : false
[01/02 16:09:04    185s] (I)       spanningTreeRefinement : false
[01/02 16:09:04    185s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:09:04    185s] (I)       starting read tracks
[01/02 16:09:04    185s] (I)       build grid graph
[01/02 16:09:04    185s] (I)       build grid graph start
[01/02 16:09:04    185s] [NR-eGR] Layer1 has no routable track
[01/02 16:09:04    185s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:09:04    185s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:09:04    185s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:09:04    185s] (I)       build grid graph end
[01/02 16:09:04    185s] (I)       numViaLayers=4
[01/02 16:09:04    185s] (I)       Reading via V2 for layer: 0 
[01/02 16:09:04    185s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:09:04    185s] (I)       Reading via VL for layer: 2 
[01/02 16:09:04    185s] (I)       end build via table
[01/02 16:09:04    185s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:09:04    185s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:09:04    185s] (I)       readDataFromPlaceDB
[01/02 16:09:04    185s] (I)       Read net information..
[01/02 16:09:04    185s] [NR-eGR] Read numTotalNets=1246  numIgnoredNets=0
[01/02 16:09:04    185s] (I)       Read testcase time = 0.000 seconds
[01/02 16:09:04    185s] 
[01/02 16:09:04    185s] (I)       read default dcut vias
[01/02 16:09:04    185s] (I)       Reading via V2 for layer: 0 
[01/02 16:09:04    185s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:09:04    185s] (I)       Reading via VL for layer: 2 
[01/02 16:09:04    185s] (I)       build grid graph start
[01/02 16:09:04    185s] (I)       build grid graph end
[01/02 16:09:04    185s] (I)       Model blockage into capacity
[01/02 16:09:04    185s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:09:04    185s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:09:04    185s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:09:04    185s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:09:04    185s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:09:04    185s] (I)       Modeling time = 0.130 seconds
[01/02 16:09:04    185s] 
[01/02 16:09:04    185s] (I)       Number of ignored nets = 0
[01/02 16:09:04    185s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:09:04    185s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:09:04    185s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:09:04    185s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:09:04    185s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:09:04    185s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:09:04    185s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:09:04    185s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:09:04    185s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:09:04    185s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:09:04    185s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1529.7 MB
[01/02 16:09:04    185s] (I)       Ndr track 0 does not exist
[01/02 16:09:04    185s] (I)       Layer1  viaCost=300.00
[01/02 16:09:04    185s] (I)       Layer2  viaCost=100.00
[01/02 16:09:04    185s] (I)       Layer3  viaCost=200.00
[01/02 16:09:04    185s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:09:04    185s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:09:04    185s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:09:04    185s] (I)       Site Width          :   560  (dbu)
[01/02 16:09:04    185s] (I)       Row Height          :  5600  (dbu)
[01/02 16:09:04    185s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:09:04    185s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:09:04    185s] (I)       grid                :   828   828     4
[01/02 16:09:04    185s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:09:04    185s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:09:04    185s] (I)       Default wire width  :   230   280   280   440
[01/02 16:09:04    185s] (I)       Default wire space  :   230   280   280   460
[01/02 16:09:04    185s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:09:04    185s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:09:04    185s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:09:04    185s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:09:04    185s] (I)       Num of masks        :     1     1     1     1
[01/02 16:09:04    185s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:09:04    185s] (I)       --------------------------------------------------------
[01/02 16:09:04    185s] 
[01/02 16:09:04    185s] [NR-eGR] ============ Routing rule table ============
[01/02 16:09:04    185s] [NR-eGR] Rule id 0. Nets 1246 
[01/02 16:09:04    185s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:09:04    185s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:09:04    185s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:09:04    185s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:09:04    185s] [NR-eGR] ========================================
[01/02 16:09:04    185s] [NR-eGR] 
[01/02 16:09:04    185s] (I)       After initializing earlyGlobalRoute syMemory usage = 1567.6 MB
[01/02 16:09:04    185s] (I)       Loading and dumping file time : 0.18 seconds
[01/02 16:09:04    185s] (I)       ============= Initialization =============
[01/02 16:09:04    185s] (I)       totalPins=4472  totalGlobalPin=4341 (97.07%)
[01/02 16:09:04    185s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:09:04    185s] [NR-eGR] Layer group 1: route 1246 net(s) in layer range [2, 4]
[01/02 16:09:04    185s] (I)       ============  Phase 1a Route ============
[01/02 16:09:04    185s] (I)       Phase 1a runs 0.01 seconds
[01/02 16:09:04    185s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[01/02 16:09:04    185s] (I)       Usage: 45113 = (16555 H, 28558 V) = (0.31% H, 0.37% V) = (9.271e+04um H, 1.599e+05um V)
[01/02 16:09:04    185s] (I)       
[01/02 16:09:04    185s] (I)       ============  Phase 1b Route ============
[01/02 16:09:04    185s] (I)       Phase 1b runs 0.00 seconds
[01/02 16:09:04    185s] (I)       Usage: 45113 = (16555 H, 28558 V) = (0.31% H, 0.37% V) = (9.271e+04um H, 1.599e+05um V)
[01/02 16:09:04    185s] (I)       
[01/02 16:09:04    185s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526328e+05um
[01/02 16:09:04    185s] (I)       ============  Phase 1c Route ============
[01/02 16:09:04    185s] (I)       Level2 Grid: 166 x 166
[01/02 16:09:04    185s] (I)       Phase 1c runs 0.01 seconds
[01/02 16:09:04    185s] (I)       Usage: 45113 = (16555 H, 28558 V) = (0.31% H, 0.37% V) = (9.271e+04um H, 1.599e+05um V)
[01/02 16:09:04    185s] (I)       
[01/02 16:09:04    185s] (I)       ============  Phase 1d Route ============
[01/02 16:09:04    185s] (I)       Phase 1d runs 0.00 seconds
[01/02 16:09:04    185s] (I)       Usage: 45113 = (16555 H, 28558 V) = (0.31% H, 0.37% V) = (9.271e+04um H, 1.599e+05um V)
[01/02 16:09:04    185s] (I)       
[01/02 16:09:04    185s] (I)       ============  Phase 1e Route ============
[01/02 16:09:04    185s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:09:04    185s] (I)       Usage: 45113 = (16555 H, 28558 V) = (0.31% H, 0.37% V) = (9.271e+04um H, 1.599e+05um V)
[01/02 16:09:04    185s] (I)       
[01/02 16:09:04    185s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.526328e+05um
[01/02 16:09:04    185s] [NR-eGR] 
[01/02 16:09:04    185s] (I)       ============  Phase 1l Route ============
[01/02 16:09:04    185s] (I)       Phase 1l runs 0.00 seconds
[01/02 16:09:04    185s] (I)       
[01/02 16:09:04    185s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:09:04    185s] [NR-eGR]                OverCon            
[01/02 16:09:04    185s] [NR-eGR]                 #Gcell     %Gcell
[01/02 16:09:04    185s] [NR-eGR] Layer              (1)    OverCon 
[01/02 16:09:04    185s] [NR-eGR] ------------------------------------
[01/02 16:09:04    185s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[01/02 16:09:04    185s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[01/02 16:09:04    185s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[01/02 16:09:04    185s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[01/02 16:09:04    185s] [NR-eGR] ------------------------------------
[01/02 16:09:04    185s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[01/02 16:09:04    185s] [NR-eGR] 
[01/02 16:09:04    185s] (I)       Total Global Routing Runtime: 0.18 seconds
[01/02 16:09:04    185s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:09:04    185s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:09:04    185s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:09:04    185s] [NR-eGR] End Peak syMemory usage = 1578.1 MB
[01/02 16:09:04    185s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.41 seconds
[01/02 16:09:04    185s] [hotspot] +------------+---------------+---------------+
[01/02 16:09:04    185s] [hotspot] |            |   max hotspot | total hotspot |
[01/02 16:09:04    185s] [hotspot] +------------+---------------+---------------+
[01/02 16:09:05    185s] [hotspot] | normalized |          0.00 |          0.00 |
[01/02 16:09:05    185s] [hotspot] +------------+---------------+---------------+
[01/02 16:09:05    185s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/02 16:09:05    185s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/02 16:09:05    185s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:09:05    185s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:09:05    185s] Apply auto density screen in post-place stage.
[01/02 16:09:05    186s] Auto density screen increases utilization from 0.002 to 0.002
[01/02 16:09:05    186s] Auto density screen runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1578.1M
[01/02 16:09:05    186s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1578.1MB).
[01/02 16:09:05    186s] *** Starting refinePlace (0:03:06 mem=1578.1M) ***
[01/02 16:09:05    186s] Total net bbox length = 2.415e+05 (8.733e+04 1.542e+05) (ext = 1.111e+05)
[01/02 16:09:05    186s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:09:05    186s] Density distribution unevenness ratio = 98.348%
[01/02 16:09:05    186s] RPlace IncrNP: Rollback Lev = -5
[01/02 16:09:05    186s] RPlace: Density =0.545000, incremental np is triggered.
[01/02 16:09:05    186s] incr SKP is on..., with optDC mode
[01/02 16:09:05    186s] Persistent padding is off here.
[01/02 16:09:05    186s] Congestion driven padding in post-place stage.
[01/02 16:09:15    195s] Congestion driven padding increases utilization from 0.006 to 0.006
[01/02 16:09:15    196s] Congestion driven padding runtime: cpu = 0:00:09.4 real = 0:00:10.0 mem = 1587.7M
[01/02 16:09:15    196s] limitMaxMove 0, priorityInstMaxMove -1
[01/02 16:09:15    196s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[01/02 16:09:15    196s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[01/02 16:09:15    196s] No instances found in the vector
[01/02 16:09:15    196s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1651.7M, DRC: 0)
[01/02 16:09:15    196s] 0 (out of 0) MH cells were successfully legalized.
[01/02 16:09:16    197s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[01/02 16:09:16    197s] No instances found in the vector
[01/02 16:09:16    197s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1667.7M, DRC: 0)
[01/02 16:09:16    197s] 0 (out of 0) MH cells were successfully legalized.
[01/02 16:09:17    198s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[01/02 16:09:17    198s] No instances found in the vector
[01/02 16:09:17    198s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1667.7M, DRC: 0)
[01/02 16:09:17    198s] 0 (out of 0) MH cells were successfully legalized.
[01/02 16:09:18    198s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[01/02 16:09:18    198s] No instances found in the vector
[01/02 16:09:18    198s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1667.7M, DRC: 0)
[01/02 16:09:18    198s] 0 (out of 0) MH cells were successfully legalized.
[01/02 16:09:19    200s] Legalizing MH Cells... 0 / 0 / 0 (level 11)
[01/02 16:09:19    200s] No instances found in the vector
[01/02 16:09:19    200s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1667.7M, DRC: 0)
[01/02 16:09:19    200s] 0 (out of 0) MH cells were successfully legalized.
[01/02 16:09:24    205s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:09:24    205s] Density distribution unevenness ratio = 98.614%
[01/02 16:09:24    205s] RPlace postIncrNP: Density = 0.545000 -> 0.486000.
[01/02 16:09:24    205s] RPlace postIncrNP Info: Density distribution changes:
[01/02 16:09:24    205s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:09:24    205s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:09:24    205s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:09:24    205s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:09:24    205s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:09:24    205s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:09:24    205s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[01/02 16:09:24    205s] [CPU] RefinePlace/IncrNP (cpu=0:00:19.1, real=0:00:19.0, mem=1667.7MB) @(0:03:06 - 0:03:25).
[01/02 16:09:24    205s] Move report: incrNP moves 1144 insts, mean move: 136.70 um, max move: 1296.96 um
[01/02 16:09:24    205s] 	Max move on inst (FE_OFC27_WB_readData_8): (2072.72, 1976.40) --> (1352.56, 2553.20)
[01/02 16:09:24    205s] Move report: Timing Driven Placement moves 1144 insts, mean move: 136.70 um, max move: 1296.96 um
[01/02 16:09:24    205s] 	Max move on inst (FE_OFC27_WB_readData_8): (2072.72, 1976.40) --> (1352.56, 2553.20)
[01/02 16:09:24    205s] 	Runtime: CPU: 0:00:19.1 REAL: 0:00:19.0 MEM: 1667.7MB
[01/02 16:09:24    205s] Starting refinePlace ...
[01/02 16:09:24    205s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:09:24    205s] Density distribution unevenness ratio = 98.614%
[01/02 16:09:24    205s]   Spread Effort: high, pre-route mode, useDDP on.
[01/02 16:09:24    205s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1667.7MB) @(0:03:25 - 0:03:25).
[01/02 16:09:24    205s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/02 16:09:24    205s] wireLenOptFixPriorityInst 0 inst fixed
[01/02 16:09:24    205s] Placement tweakage begins.
[01/02 16:09:24    205s] wire length = 2.342e+05
[01/02 16:09:24    205s] wire length = 2.320e+05
[01/02 16:09:24    205s] Placement tweakage ends.
[01/02 16:09:24    205s] Move report: tweak moves 102 insts, mean move: 11.00 um, max move: 62.16 um
[01/02 16:09:24    205s] 	Max move on inst (Pipeline_WB_ALUResult_reg[3]): (1234.40, 2894.80) --> (1296.56, 2894.80)
[01/02 16:09:24    205s] Move report: legalization moves 1 insts, mean move: 0.56 um, max move: 0.56 um
[01/02 16:09:24    205s] 	Max move on inst (pc_outputPC_reg[14]18): (1427.04, 2911.60) --> (1427.60, 2911.60)
[01/02 16:09:24    205s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1667.7MB) @(0:03:25 - 0:03:25).
[01/02 16:09:24    205s] Move report: Detail placement moves 103 insts, mean move: 10.90 um, max move: 62.16 um
[01/02 16:09:24    205s] 	Max move on inst (Pipeline_WB_ALUResult_reg[3]): (1234.40, 2894.80) --> (1296.56, 2894.80)
[01/02 16:09:24    205s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1667.7MB
[01/02 16:09:24    205s] Statistics of distance of Instance movement in refine placement:
[01/02 16:09:24    205s]   maximum (X+Y) =      1296.96 um
[01/02 16:09:24    205s]   inst (FE_OFC27_WB_readData_8) with max move: (2072.72, 1976.4) -> (1352.56, 2553.2)
[01/02 16:09:24    205s]   mean    (X+Y) =       136.86 um
[01/02 16:09:24    205s] Total instances flipped for WireLenOpt: 137
[01/02 16:09:24    205s] Summary Report:
[01/02 16:09:24    205s] Instances move: 1144 (out of 1144 movable)
[01/02 16:09:24    205s] Instances flipped: 0
[01/02 16:09:24    205s] Mean displacement: 136.86 um
[01/02 16:09:24    205s] Max displacement: 1296.96 um (Instance: FE_OFC27_WB_readData_8) (2072.72, 1976.4) -> (1352.56, 2553.2)
[01/02 16:09:24    205s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: buffd3
[01/02 16:09:24    205s] Total instances moved : 1144
[01/02 16:09:24    205s] Total net bbox length = 2.168e+05 (8.269e+04 1.341e+05) (ext = 1.353e+05)
[01/02 16:09:24    205s] Runtime: CPU: 0:00:19.3 REAL: 0:00:19.0 MEM: 1667.7MB
[01/02 16:09:24    205s] [CPU] RefinePlace/total (cpu=0:00:19.3, real=0:00:19.0, mem=1667.7MB) @(0:03:06 - 0:03:25).
[01/02 16:09:24    205s] *** Finished refinePlace (0:03:25 mem=1667.7M) ***
[01/02 16:09:24    205s] default core: bins with density >  0.75 =    0 % ( 0 / 5112 )
[01/02 16:09:24    205s] Density distribution unevenness ratio = 98.614%
[01/02 16:09:24    205s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/02 16:09:24    205s] Type 'man IMPSP-9025' for more detail.
[01/02 16:09:24    205s] Trial Route Overflow 0(H) 0(V)
[01/02 16:09:24    205s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:09:24    205s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:09:24    205s] Starting congestion repair ...
[01/02 16:09:24    205s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[01/02 16:09:24    205s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/02 16:09:24    205s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/02 16:09:24    205s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/02 16:09:24    205s] Starting Early Global Route congestion estimation: mem = 1667.7M
[01/02 16:09:24    205s] (I)       Reading DB...
[01/02 16:09:24    205s] (I)       before initializing RouteDB syMemory usage = 1667.7 MB
[01/02 16:09:24    205s] (I)       congestionReportName   : 
[01/02 16:09:24    205s] (I)       layerRangeFor2DCongestion : 
[01/02 16:09:24    205s] (I)       buildTerm2TermWires    : 1
[01/02 16:09:24    205s] (I)       doTrackAssignment      : 1
[01/02 16:09:24    205s] (I)       dumpBookshelfFiles     : 0
[01/02 16:09:24    205s] (I)       numThreads             : 1
[01/02 16:09:24    205s] (I)       bufferingAwareRouting  : false
[01/02 16:09:24    205s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:09:24    205s] (I)       honorPin               : false
[01/02 16:09:24    205s] (I)       honorPinGuide          : true
[01/02 16:09:24    205s] (I)       honorPartition         : false
[01/02 16:09:24    205s] (I)       allowPartitionCrossover: false
[01/02 16:09:24    205s] (I)       honorSingleEntry       : true
[01/02 16:09:24    205s] (I)       honorSingleEntryStrong : true
[01/02 16:09:24    205s] (I)       handleViaSpacingRule   : false
[01/02 16:09:24    205s] (I)       handleEolSpacingRule   : false
[01/02 16:09:24    205s] (I)       PDConstraint           : none
[01/02 16:09:24    205s] (I)       expBetterNDRHandling   : false
[01/02 16:09:24    205s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:09:24    205s] (I)       routingEffortLevel     : 3
[01/02 16:09:24    205s] (I)       effortLevel            : standard
[01/02 16:09:24    205s] [NR-eGR] minRouteLayer          : 2
[01/02 16:09:24    205s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:09:24    205s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:09:24    205s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:09:24    205s] (I)       numRowsPerGCell        : 1
[01/02 16:09:24    205s] (I)       speedUpLargeDesign     : 0
[01/02 16:09:24    205s] (I)       multiThreadingTA       : 1
[01/02 16:09:24    205s] (I)       blkAwareLayerSwitching : 1
[01/02 16:09:24    205s] (I)       optimizationMode       : false
[01/02 16:09:24    205s] (I)       routeSecondPG          : false
[01/02 16:09:24    205s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:09:24    205s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:09:24    205s] (I)       punchThroughDistance   : 500.00
[01/02 16:09:24    205s] (I)       scenicBound            : 1.15
[01/02 16:09:24    205s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:09:24    205s] (I)       source-to-sink ratio   : 0.00
[01/02 16:09:24    205s] (I)       targetCongestionRatioH : 1.00
[01/02 16:09:24    205s] (I)       targetCongestionRatioV : 1.00
[01/02 16:09:24    205s] (I)       layerCongestionRatio   : 0.70
[01/02 16:09:24    205s] (I)       m1CongestionRatio      : 0.10
[01/02 16:09:24    205s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:09:24    205s] (I)       localRouteEffort       : 1.00
[01/02 16:09:24    205s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:09:24    205s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:09:24    205s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:09:24    205s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:09:24    205s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:09:24    205s] (I)       routeVias              : 
[01/02 16:09:24    205s] (I)       readTROption           : true
[01/02 16:09:24    205s] (I)       extraSpacingFactor     : 1.00
[01/02 16:09:24    205s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:09:24    205s] (I)       routeSelectedNetsOnly  : false
[01/02 16:09:24    205s] (I)       clkNetUseMaxDemand     : false
[01/02 16:09:24    205s] (I)       extraDemandForClocks   : 0
[01/02 16:09:24    205s] (I)       steinerRemoveLayers    : false
[01/02 16:09:24    205s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:09:24    205s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:09:24    205s] (I)       similarTopologyRoutingFast : false
[01/02 16:09:24    205s] (I)       spanningTreeRefinement : false
[01/02 16:09:24    205s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:09:24    205s] (I)       starting read tracks
[01/02 16:09:24    205s] (I)       build grid graph
[01/02 16:09:24    205s] (I)       build grid graph start
[01/02 16:09:24    205s] [NR-eGR] Layer1 has no routable track
[01/02 16:09:24    205s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:09:24    205s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:09:24    205s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:09:24    205s] (I)       build grid graph end
[01/02 16:09:24    205s] (I)       numViaLayers=4
[01/02 16:09:24    205s] (I)       Reading via V2 for layer: 0 
[01/02 16:09:24    205s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:09:24    205s] (I)       Reading via VL for layer: 2 
[01/02 16:09:24    205s] (I)       end build via table
[01/02 16:09:24    205s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:09:24    205s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/02 16:09:24    205s] (I)       readDataFromPlaceDB
[01/02 16:09:24    205s] (I)       Read net information..
[01/02 16:09:24    205s] [NR-eGR] Read numTotalNets=1246  numIgnoredNets=0
[01/02 16:09:24    205s] (I)       Read testcase time = 0.000 seconds
[01/02 16:09:24    205s] 
[01/02 16:09:24    205s] (I)       read default dcut vias
[01/02 16:09:24    205s] (I)       Reading via V2 for layer: 0 
[01/02 16:09:24    205s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:09:24    205s] (I)       Reading via VL for layer: 2 
[01/02 16:09:24    205s] (I)       build grid graph start
[01/02 16:09:24    205s] (I)       build grid graph end
[01/02 16:09:24    205s] (I)       Model blockage into capacity
[01/02 16:09:24    205s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:09:24    205s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:09:24    205s] (I)       blocked area on Layer2 : 7185426909250  (33.37%)
[01/02 16:09:24    205s] (I)       blocked area on Layer3 : 7600276124350  (35.30%)
[01/02 16:09:24    205s] (I)       blocked area on Layer4 : 10118376052500  (47.00%)
[01/02 16:09:24    205s] (I)       Modeling time = 0.120 seconds
[01/02 16:09:24    205s] 
[01/02 16:09:24    205s] (I)       Number of ignored nets = 0
[01/02 16:09:24    205s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:09:24    205s] (I)       Number of clock nets = 2.  Ignored: No
[01/02 16:09:24    205s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:09:24    205s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:09:24    205s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:09:24    205s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:09:24    205s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:09:24    205s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:09:24    205s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:09:24    205s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/02 16:09:24    205s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1667.7 MB
[01/02 16:09:24    205s] (I)       Ndr track 0 does not exist
[01/02 16:09:24    205s] (I)       Layer1  viaCost=300.00
[01/02 16:09:24    205s] (I)       Layer2  viaCost=100.00
[01/02 16:09:24    205s] (I)       Layer3  viaCost=200.00
[01/02 16:09:24    205s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:09:24    205s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:09:24    205s] (I)       core area           :  (330000, 330000) - (4310000, 4310000)
[01/02 16:09:24    205s] (I)       Site Width          :   560  (dbu)
[01/02 16:09:24    205s] (I)       Row Height          :  5600  (dbu)
[01/02 16:09:24    205s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:09:24    205s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:09:24    205s] (I)       grid                :   828   828     4
[01/02 16:09:24    205s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:09:24    205s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:09:24    205s] (I)       Default wire width  :   230   280   280   440
[01/02 16:09:24    205s] (I)       Default wire space  :   230   280   280   460
[01/02 16:09:24    205s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:09:24    205s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:09:24    205s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:09:24    205s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:09:24    205s] (I)       Num of masks        :     1     1     1     1
[01/02 16:09:24    205s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:09:24    205s] (I)       --------------------------------------------------------
[01/02 16:09:24    205s] 
[01/02 16:09:24    205s] [NR-eGR] ============ Routing rule table ============
[01/02 16:09:24    205s] [NR-eGR] Rule id 0. Nets 1246 
[01/02 16:09:24    205s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:09:24    205s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:09:24    205s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:09:24    205s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:09:24    205s] [NR-eGR] ========================================
[01/02 16:09:24    205s] [NR-eGR] 
[01/02 16:09:24    205s] (I)       After initializing earlyGlobalRoute syMemory usage = 1667.7 MB
[01/02 16:09:24    205s] (I)       Loading and dumping file time : 0.16 seconds
[01/02 16:09:24    205s] (I)       ============= Initialization =============
[01/02 16:09:24    205s] (I)       totalPins=4472  totalGlobalPin=4366 (97.63%)
[01/02 16:09:25    205s] (I)       total 2D Cap : 13015213 = (5298340 H, 7716873 V)
[01/02 16:09:25    205s] [NR-eGR] Layer group 1: route 1246 net(s) in layer range [2, 4]
[01/02 16:09:25    205s] (I)       ============  Phase 1a Route ============
[01/02 16:09:25    205s] (I)       Phase 1a runs 0.00 seconds
[01/02 16:09:25    205s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[01/02 16:09:25    205s] (I)       Usage: 40841 = (15891 H, 24950 V) = (0.30% H, 0.32% V) = (8.899e+04um H, 1.397e+05um V)
[01/02 16:09:25    205s] (I)       
[01/02 16:09:25    205s] (I)       ============  Phase 1b Route ============
[01/02 16:09:25    205s] (I)       Phase 1b runs 0.01 seconds
[01/02 16:09:25    205s] (I)       Usage: 40841 = (15891 H, 24950 V) = (0.30% H, 0.32% V) = (8.899e+04um H, 1.397e+05um V)
[01/02 16:09:25    205s] (I)       
[01/02 16:09:25    205s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.287096e+05um
[01/02 16:09:25    205s] (I)       ============  Phase 1c Route ============
[01/02 16:09:25    205s] (I)       Level2 Grid: 166 x 166
[01/02 16:09:25    205s] (I)       Phase 1c runs 0.01 seconds
[01/02 16:09:25    205s] (I)       Usage: 40841 = (15891 H, 24950 V) = (0.30% H, 0.32% V) = (8.899e+04um H, 1.397e+05um V)
[01/02 16:09:25    205s] (I)       
[01/02 16:09:25    205s] (I)       ============  Phase 1d Route ============
[01/02 16:09:25    205s] (I)       Phase 1d runs 0.00 seconds
[01/02 16:09:25    205s] (I)       Usage: 40841 = (15891 H, 24950 V) = (0.30% H, 0.32% V) = (8.899e+04um H, 1.397e+05um V)
[01/02 16:09:25    205s] (I)       
[01/02 16:09:25    205s] (I)       ============  Phase 1e Route ============
[01/02 16:09:25    205s] (I)       Phase 1e runs 0.00 seconds
[01/02 16:09:25    205s] (I)       Usage: 40841 = (15891 H, 24950 V) = (0.30% H, 0.32% V) = (8.899e+04um H, 1.397e+05um V)
[01/02 16:09:25    205s] (I)       
[01/02 16:09:25    205s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.287096e+05um
[01/02 16:09:25    205s] [NR-eGR] 
[01/02 16:09:25    205s] (I)       ============  Phase 1l Route ============
[01/02 16:09:25    205s] (I)       Phase 1l runs 0.00 seconds
[01/02 16:09:25    206s] (I)       
[01/02 16:09:25    206s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/02 16:09:25    206s] [NR-eGR]                OverCon            
[01/02 16:09:25    206s] [NR-eGR]                 #Gcell     %Gcell
[01/02 16:09:25    206s] [NR-eGR] Layer              (1)    OverCon 
[01/02 16:09:25    206s] [NR-eGR] ------------------------------------
[01/02 16:09:25    206s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[01/02 16:09:25    206s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[01/02 16:09:25    206s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[01/02 16:09:25    206s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[01/02 16:09:25    206s] [NR-eGR] ------------------------------------
[01/02 16:09:25    206s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[01/02 16:09:25    206s] [NR-eGR] 
[01/02 16:09:25    206s] (I)       Total Global Routing Runtime: 0.18 seconds
[01/02 16:09:25    206s] (I)       total 2D Cap : 13017916 = (5299620 H, 7718296 V)
[01/02 16:09:25    206s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/02 16:09:25    206s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/02 16:09:25    206s] Early Global Route congestion estimation runtime: 0.38 seconds, mem = 1667.7M
[01/02 16:09:25    206s] [hotspot] +------------+---------------+---------------+
[01/02 16:09:25    206s] [hotspot] |            |   max hotspot | total hotspot |
[01/02 16:09:25    206s] [hotspot] +------------+---------------+---------------+
[01/02 16:09:25    206s] [hotspot] | normalized |          0.00 |          0.00 |
[01/02 16:09:25    206s] [hotspot] +------------+---------------+---------------+
[01/02 16:09:25    206s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/02 16:09:25    206s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/02 16:09:25    206s] Skipped repairing congestion.
[01/02 16:09:25    206s] Starting Early Global Route wiring: mem = 1667.7M
[01/02 16:09:25    206s] (I)       ============= track Assignment ============
[01/02 16:09:25    206s] (I)       extract Global 3D Wires
[01/02 16:09:25    206s] (I)       Extract Global WL : time=0.00
[01/02 16:09:25    206s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:09:25    206s] (I)       Initialization real time=0.00 seconds
[01/02 16:09:25    206s] (I)       Run Multi-thread track assignment
[01/02 16:09:25    206s] (I)       merging nets...
[01/02 16:09:25    206s] (I)       merging nets done
[01/02 16:09:25    206s] (I)       Kernel real time=0.07 seconds
[01/02 16:09:25    206s] (I)       End Greedy Track Assignment
[01/02 16:09:25    206s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:09:25    206s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 4364
[01/02 16:09:25    206s] [NR-eGR] Layer2(M2)(V) length: 1.381150e+05um, number of vias: 7063
[01/02 16:09:25    206s] [NR-eGR] Layer3(M3)(H) length: 8.966217e+04um, number of vias: 97
[01/02 16:09:25    206s] [NR-eGR] Layer4(TOP_M)(V) length: 2.577120e+03um, number of vias: 0
[01/02 16:09:25    206s] [NR-eGR] Total length: 2.303542e+05um, number of vias: 11524
[01/02 16:09:25    206s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:09:25    206s] [NR-eGR] Total clock nets wire length: 8.493275e+03um 
[01/02 16:09:25    206s] [NR-eGR] --------------------------------------------------------------------------
[01/02 16:09:25    206s] Early Global Route wiring runtime: 0.10 seconds, mem = 1645.5M
[01/02 16:09:25    206s] End of congRepair (cpu=0:00:00.5, real=0:00:01.0)
[01/02 16:09:25    206s] Start to check current routing status for nets...
[01/02 16:09:25    206s] All nets are already routed correctly.
[01/02 16:09:25    206s] End to check current routing status for nets (mem=1645.5M)
[01/02 16:09:25    206s] Extraction called for design 'cpu' of instances=2188 and nets=1707 using extraction engine 'preRoute' .
[01/02 16:09:25    206s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/02 16:09:25    206s] Type 'man IMPEXT-3530' for more detail.
[01/02 16:09:25    206s] PreRoute RC Extraction called for design cpu.
[01/02 16:09:25    206s] RC Extraction called in multi-corner(1) mode.
[01/02 16:09:25    206s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/02 16:09:25    206s] Type 'man IMPEXT-6197' for more detail.
[01/02 16:09:25    206s] RCMode: PreRoute
[01/02 16:09:25    206s]       RC Corner Indexes            0   
[01/02 16:09:25    206s] Capacitance Scaling Factor   : 1.00000 
[01/02 16:09:25    206s] Resistance Scaling Factor    : 1.00000 
[01/02 16:09:25    206s] Clock Cap. Scaling Factor    : 1.00000 
[01/02 16:09:25    206s] Clock Res. Scaling Factor    : 1.00000 
[01/02 16:09:25    206s] Shrink Factor                : 1.00000
[01/02 16:09:25    206s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/02 16:09:25    206s] Updating RC grid for preRoute extraction ...
[01/02 16:09:25    206s] Initializing multi-corner resistance tables ...
[01/02 16:09:25    206s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1645.508M)
[01/02 16:09:25    206s] Compute RC Scale Done ...
[01/02 16:09:25    206s] **optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1233.6M, totSessionCpu=0:03:26 **
[01/02 16:09:25    206s] #################################################################################
[01/02 16:09:25    206s] # Design Stage: PreRoute
[01/02 16:09:25    206s] # Design Name: cpu
[01/02 16:09:25    206s] # Design Mode: 90nm
[01/02 16:09:25    206s] # Analysis Mode: MMMC OCV 
[01/02 16:09:25    206s] # Parasitics Mode: No SPEF/RCDB
[01/02 16:09:25    206s] # Signoff Settings: SI Off 
[01/02 16:09:25    206s] #################################################################################
[01/02 16:09:25    206s] AAE_INFO: 1 threads acquired from CTE.
[01/02 16:09:25    206s] Calculate early delays in OCV mode...
[01/02 16:09:25    206s] Calculate late delays in OCV mode...
[01/02 16:09:25    206s] Topological Sorting (REAL = 0:00:00.0, MEM = 1512.8M, InitMEM = 1512.8M)
[01/02 16:09:25    206s] Start delay calculation (fullDC) (1 T). (MEM=1512.81)
[01/02 16:09:25    206s] End AAE Lib Interpolated Model. (MEM=1537.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:09:25    206s] Total number of fetched objects 1283
[01/02 16:09:25    206s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:09:25    206s] End delay calculation. (MEM=1601.79 CPU=0:00:00.2 REAL=0:00:00.0)
[01/02 16:09:25    206s] End delay calculation (fullDC). (MEM=1601.79 CPU=0:00:00.3 REAL=0:00:00.0)
[01/02 16:09:25    206s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1601.8M) ***
[01/02 16:09:25    206s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:27 mem=1601.8M)
[01/02 16:09:26    206s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  5.566  |  5.566  |  6.249  |  8.144  |  9.997  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   295   |   243   |   67    |   35    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.214%
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 1286.1M, totSessionCpu=0:03:27 **
[01/02 16:09:26    206s] -routeWithEco true                        # bool, default=false, user setting
[01/02 16:09:26    206s] -routeSelectedNetOnly false               # bool, default=false
[01/02 16:09:26    206s] -routeSelectedNetOnly true                # bool, default=false, user setting
[01/02 16:09:26    206s] -routeWithTimingDriven false              # bool, default=false, user setting
[01/02 16:09:26    206s] -routeWithSiDriven false                  # bool, default=false, user setting
[01/02 16:09:26    206s] 
[01/02 16:09:26    206s] globalDetailRoute
[01/02 16:09:26    206s] 
[01/02 16:09:26    206s] #setNanoRouteMode -routeSelectedNetOnly true
[01/02 16:09:26    206s] #setNanoRouteMode -routeWithEco true
[01/02 16:09:26    206s] #setNanoRouteMode -routeWithSiDriven false
[01/02 16:09:26    206s] #setNanoRouteMode -routeWithTimingDriven false
[01/02 16:09:26    206s] #Start globalDetailRoute on Mon Jan  2 16:09:26 2023
[01/02 16:09:26    206s] #
[01/02 16:09:26    207s] ### Net info: total nets: 1707
[01/02 16:09:26    207s] ### Net info: dirty nets: 0
[01/02 16:09:26    207s] ### Net info: marked as disconnected nets: 0
[01/02 16:09:26    207s] ### Net info: fully routed nets: 0
[01/02 16:09:26    207s] ### Net info: trivial (single pin) nets: 0
[01/02 16:09:26    207s] ### Net info: unrouted nets: 1707
[01/02 16:09:26    207s] ### Net info: re-extraction nets: 0
[01/02 16:09:26    207s] ### Net info: selected nets: 0
[01/02 16:09:26    207s] ### Net info: ignored nets: 0
[01/02 16:09:26    207s] ### Net info: skip routing nets: 0
[01/02 16:09:26    207s] ### import route signature (4) = 1053839384
[01/02 16:09:26    207s] ### import violation signature (2) = 1905142130
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[0] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[10] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[11] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[12] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[13] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[14] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[15] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[1] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[2] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[3] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[4] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[5] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[6] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[7] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[8] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address1[9] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address2[0] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address2[10] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address2[11] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (NRDB-733) PIN address2[12] in CELL_VIEW cpu does not have physical port.
[01/02 16:09:26    207s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[01/02 16:09:26    207s] #To increase the message display limit, refer to the product command reference manual.
[01/02 16:09:26    207s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[01/02 16:09:26    207s] #ERROR (NRDB-631) NET readM1 has more than one top-level logical pin which has no physical port (pin geometries) or has not been placed. Correct the pins before continue.
[01/02 16:09:26    207s] ### export route signature (5) = 1053839384
[01/02 16:09:26    207s] #Cpu time = 00:00:01
[01/02 16:09:26    207s] #Elapsed time = 00:00:00
[01/02 16:09:26    207s] #Increased memory = 11.61 (MB)
[01/02 16:09:26    207s] #Total memory = 1297.71 (MB)
[01/02 16:09:26    207s] #Peak memory = 1475.41 (MB)
[01/02 16:09:26    207s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Mon Jan  2 16:09:26 2023
[01/02 16:09:26    207s] #
[01/02 16:09:26    207s] ### 
[01/02 16:09:26    207s] ###   Scalability Statistics
[01/02 16:09:26    207s] ### 
[01/02 16:09:26    207s] ### --------------------------------+----------------+----------------+----------------+
[01/02 16:09:26    207s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/02 16:09:26    207s] ### --------------------------------+----------------+----------------+----------------+
[01/02 16:09:26    207s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/02 16:09:26    207s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/02 16:09:26    207s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[01/02 16:09:26    207s] ###   Entire Command                |        00:00:01|        00:00:00|             1.1|
[01/02 16:09:26    207s] ### --------------------------------+----------------+----------------+----------------+
[01/02 16:09:26    207s] ### 
[01/02 16:09:26    207s] **ERROR: (LS_PLACEOPT::runCurrentState): Internal failure executing '::LS_PLACEOPT::PR:doRoute' **ERROR: (IMPOPT-565):	NanoRoute failed.
[01/02 16:09:26    207s] 
[01/02 16:09:26    207s] 
[01/02 16:09:26    207s] 
[01/02 16:09:26    207s] Deleting Cell Server ...
[01/02 16:09:26    207s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/02 16:09:26    207s] Type 'man IMPOPT-3195' for more detail.
[01/02 16:09:26    207s] 
[01/02 16:09:26    207s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:36.7 real=0:00:36.6)
[01/02 16:09:26    207s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[01/02 16:09:26    207s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[01/02 16:09:26    207s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[01/02 16:09:26    207s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:21.1 real=0:00:21.1)
[01/02 16:09:26    207s] 	OPT_RUNTIME:           ecoRoute (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[01/02 16:09:26    207s] *** Finished optDesign ***
[01/02 16:09:26    207s] Info: pop threads available for lower-level modules during optimization.
[01/02 16:09:26    207s] 
[01/02 16:09:39    208s] <CMD> report_constraint -all_violators
[01/02 16:09:39    208s] <CMD> report_ccopt_skew_groups
[01/02 16:09:39    208s] (I)       Initializing Steiner engine. 
[01/02 16:09:39    208s] (I)       Reading DB...
[01/02 16:09:39    208s] (I)       Number of ignored instance 0
[01/02 16:09:39    208s] (I)       numMoveCells=1144, numMacros=1044  numPads=102  numMultiRowHeightInsts=0
[01/02 16:09:39    208s] (I)       Identified Clock instances: Flop 295, Clock buffer/inverter 0, Gate 0
[01/02 16:09:39    208s] (I)       before initializing RouteDB syMemory usage = 1541.0 MB
[01/02 16:09:39    208s] (I)       congestionReportName   : 
[01/02 16:09:39    208s] (I)       layerRangeFor2DCongestion : 
[01/02 16:09:39    208s] (I)       buildTerm2TermWires    : 1
[01/02 16:09:39    208s] (I)       doTrackAssignment      : 0
[01/02 16:09:39    208s] (I)       dumpBookshelfFiles     : 0
[01/02 16:09:39    208s] (I)       numThreads             : 1
[01/02 16:09:39    208s] (I)       bufferingAwareRouting  : true
[01/02 16:09:39    208s] [NR-eGR] honorMsvRouteConstraint: false
[01/02 16:09:39    208s] (I)       honorPin               : false
[01/02 16:09:39    208s] (I)       honorPinGuide          : true
[01/02 16:09:39    208s] (I)       honorPartition         : false
[01/02 16:09:39    208s] (I)       allowPartitionCrossover: false
[01/02 16:09:39    208s] (I)       honorSingleEntry       : true
[01/02 16:09:39    208s] (I)       honorSingleEntryStrong : true
[01/02 16:09:39    208s] (I)       handleViaSpacingRule   : false
[01/02 16:09:39    208s] (I)       handleEolSpacingRule   : true
[01/02 16:09:39    208s] (I)       PDConstraint           : none
[01/02 16:09:39    208s] (I)       expBetterNDRHandling   : true
[01/02 16:09:39    208s] [NR-eGR] honorClockSpecNDR      : 0
[01/02 16:09:39    208s] (I)       routingEffortLevel     : 3
[01/02 16:09:39    208s] (I)       effortLevel            : standard
[01/02 16:09:39    208s] [NR-eGR] minRouteLayer          : 2
[01/02 16:09:39    208s] [NR-eGR] maxRouteLayer          : 127
[01/02 16:09:39    208s] (I)       relaxedTopLayerCeiling : 127
[01/02 16:09:39    208s] (I)       relaxedBottomLayerFloor: 2
[01/02 16:09:39    208s] (I)       numRowsPerGCell        : 1
[01/02 16:09:39    208s] (I)       speedUpLargeDesign     : 0
[01/02 16:09:39    208s] (I)       multiThreadingTA       : 1
[01/02 16:09:39    208s] (I)       blkAwareLayerSwitching : 1
[01/02 16:09:39    208s] (I)       optimizationMode       : false
[01/02 16:09:39    208s] (I)       routeSecondPG          : false
[01/02 16:09:39    208s] (I)       scenicRatioForLayerRelax: 0.00
[01/02 16:09:39    208s] (I)       detourLimitForLayerRelax: 0.00
[01/02 16:09:39    208s] (I)       punchThroughDistance   : 2147483647.00
[01/02 16:09:39    208s] (I)       scenicBound            : 1.15
[01/02 16:09:39    208s] (I)       maxScenicToAvoidBlk    : 100.00
[01/02 16:09:39    208s] (I)       source-to-sink ratio   : 0.30
[01/02 16:09:39    208s] (I)       targetCongestionRatioH : 1.00
[01/02 16:09:39    208s] (I)       targetCongestionRatioV : 1.00
[01/02 16:09:39    208s] (I)       layerCongestionRatio   : 1.00
[01/02 16:09:39    208s] (I)       m1CongestionRatio      : 0.10
[01/02 16:09:39    208s] (I)       m2m3CongestionRatio    : 0.70
[01/02 16:09:39    208s] (I)       localRouteEffort       : 1.00
[01/02 16:09:39    208s] (I)       numSitesBlockedByOneVia: 8.00
[01/02 16:09:39    208s] (I)       supplyScaleFactorH     : 1.00
[01/02 16:09:39    208s] (I)       supplyScaleFactorV     : 1.00
[01/02 16:09:39    208s] (I)       highlight3DOverflowFactor: 0.00
[01/02 16:09:39    208s] (I)       doubleCutViaModelingRatio: 0.00
[01/02 16:09:39    208s] (I)       routeVias              : 
[01/02 16:09:39    208s] (I)       readTROption           : true
[01/02 16:09:39    208s] (I)       extraSpacingFactor     : 1.00
[01/02 16:09:39    208s] [NR-eGR] numTracksPerClockWire  : 0
[01/02 16:09:39    208s] (I)       routeSelectedNetsOnly  : false
[01/02 16:09:39    208s] (I)       clkNetUseMaxDemand     : false
[01/02 16:09:39    208s] (I)       extraDemandForClocks   : 0
[01/02 16:09:39    208s] (I)       steinerRemoveLayers    : false
[01/02 16:09:39    208s] (I)       demoteLayerScenicScale : 1.00
[01/02 16:09:39    208s] (I)       nonpreferLayerCostScale : 100.00
[01/02 16:09:39    208s] (I)       similarTopologyRoutingFast : true
[01/02 16:09:39    208s] (I)       spanningTreeRefinement : false
[01/02 16:09:39    208s] (I)       spanningTreeRefinementAlpha : 0.50
[01/02 16:09:39    208s] (I)       starting read tracks
[01/02 16:09:39    208s] (I)       build grid graph
[01/02 16:09:39    208s] (I)       build grid graph start
[01/02 16:09:39    208s] [NR-eGR] Layer1 has no routable track
[01/02 16:09:39    208s] [NR-eGR] Layer2 has single uniform track structure
[01/02 16:09:39    208s] [NR-eGR] Layer3 has single uniform track structure
[01/02 16:09:39    208s] [NR-eGR] Layer4 has single uniform track structure
[01/02 16:09:39    208s] (I)       build grid graph end
[01/02 16:09:39    208s] (I)       numViaLayers=4
[01/02 16:09:39    208s] (I)       Reading via V2 for layer: 0 
[01/02 16:09:39    208s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:09:39    208s] (I)       Reading via VL for layer: 2 
[01/02 16:09:39    208s] (I)       end build via table
[01/02 16:09:39    208s] [NR-eGR] numRoutingBlks=0 numInstBlks=4884 numPGBlocks=1292 numBumpBlks=0 numBoundaryFakeBlks=0
[01/02 16:09:39    208s] (I)       readDataFromPlaceDB
[01/02 16:09:39    208s] (I)       Read net information..
[01/02 16:09:39    208s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[01/02 16:09:39    208s] (I)       Read testcase time = 0.000 seconds
[01/02 16:09:39    208s] 
[01/02 16:09:39    208s] (I)       read default dcut vias
[01/02 16:09:39    208s] (I)       Reading via V2 for layer: 0 
[01/02 16:09:39    208s] (I)       Reading via V3_cross for layer: 1 
[01/02 16:09:39    208s] (I)       Reading via VL for layer: 2 
[01/02 16:09:39    208s] (I)       build grid graph start
[01/02 16:09:39    208s] (I)       build grid graph end
[01/02 16:09:39    208s] (I)       Model blockage into capacity
[01/02 16:09:39    208s] (I)       Read numBlocks=11736  numPreroutedWires=0  numCapScreens=0
[01/02 16:09:40    208s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/02 16:09:40    208s] (I)       blocked area on Layer2 : 5986798776450  (27.81%)
[01/02 16:09:40    208s] (I)       blocked area on Layer3 : 6418214695550  (29.81%)
[01/02 16:09:40    208s] (I)       blocked area on Layer4 : 9139787846100  (42.45%)
[01/02 16:09:40    208s] (I)       Modeling time = 0.190 seconds
[01/02 16:09:40    208s] 
[01/02 16:09:40    208s] (I)       Moved 0 terms for better access 
[01/02 16:09:40    208s] (I)       Number of ignored nets = 0
[01/02 16:09:40    208s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/02 16:09:40    208s] (I)       Number of clock nets = 0.  Ignored: No
[01/02 16:09:40    208s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/02 16:09:40    208s] (I)       Number of special nets = 0.  Ignored: Yes
[01/02 16:09:40    208s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/02 16:09:40    208s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/02 16:09:40    208s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/02 16:09:40    208s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/02 16:09:40    208s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/02 16:09:40    208s] (I)       Constructing bin map
[01/02 16:09:40    208s] (I)       Initialize bin information with width=11200 height=11200
[01/02 16:09:40    208s] (I)       Done constructing bin map
[01/02 16:09:40    208s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1541.0 MB
[01/02 16:09:40    208s] (I)       Ndr track 0 does not exist
[01/02 16:09:40    208s] (I)       Layer1  viaCost=300.00
[01/02 16:09:40    208s] (I)       Layer2  viaCost=100.00
[01/02 16:09:40    208s] (I)       Layer3  viaCost=200.00
[01/02 16:09:40    208s] (I)       ---------------------Grid Graph Info--------------------
[01/02 16:09:40    208s] (I)       routing area        :  (0, 0) - (4640000, 4640000)
[01/02 16:09:40    208s] (I)       core area           :  (330000, 330000) - (4309920, 4306000)
[01/02 16:09:40    208s] (I)       Site Width          :   560  (dbu)
[01/02 16:09:40    208s] (I)       Row Height          :  5600  (dbu)
[01/02 16:09:40    208s] (I)       GCell Width         :  5600  (dbu)
[01/02 16:09:40    208s] (I)       GCell Height        :  5600  (dbu)
[01/02 16:09:40    208s] (I)       grid                :   828   828     4
[01/02 16:09:40    208s] (I)       vertical capacity   :     0  5600     0  5600
[01/02 16:09:40    208s] (I)       horizontal capacity :     0     0  5600     0
[01/02 16:09:40    208s] (I)       Default wire width  :   230   280   280   440
[01/02 16:09:40    208s] (I)       Default wire space  :   230   280   280   460
[01/02 16:09:40    208s] (I)       Default pitch size  :   460   560   560  1120
[01/02 16:09:40    208s] (I)       First Track Coord   :     0   440   720  1560
[01/02 16:09:40    208s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/02 16:09:40    208s] (I)       Total num of tracks :     0  8285  8285  4142
[01/02 16:09:40    208s] (I)       Num of masks        :     1     1     1     1
[01/02 16:09:40    208s] (I)       Num of trim masks   :     0     0     0     0
[01/02 16:09:40    208s] (I)       --------------------------------------------------------
[01/02 16:09:40    208s] 
[01/02 16:09:40    208s] [NR-eGR] ============ Routing rule table ============
[01/02 16:09:40    208s] [NR-eGR] Rule id 0. Nets 0 
[01/02 16:09:40    208s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/02 16:09:40    208s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[01/02 16:09:40    208s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:09:40    208s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[01/02 16:09:40    208s] [NR-eGR] ========================================
[01/02 16:09:40    208s] [NR-eGR] 
[01/02 16:09:40    208s] (I)       After initializing earlyGlobalRoute syMemory usage = 1568.5 MB
[01/02 16:09:40    208s] (I)       Loading and dumping file time : 0.25 seconds
[01/02 16:09:40    208s] (I)       total 2D Cap : 13018239 = (5299996 H, 7718243 V)
[01/02 16:09:40    208s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[01/02 16:09:40    208s] Updating RC grid for preRoute extraction ...
[01/02 16:09:40    208s] Initializing multi-corner resistance tables ...
[01/02 16:09:40    209s] End AAE Lib Interpolated Model. (MEM=1610.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] Skew Group Structure:
[01/02 16:09:40    209s] =====================
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] ----------------------------------------------------------------------
[01/02 16:09:40    209s] Skew Group                Sources    Constrained Sinks    Ignore Sinks
[01/02 16:09:40    209s] ----------------------------------------------------------------------
[01/02 16:09:40    209s] clk/my_constraint_mode       1              291                1
[01/02 16:09:40    209s] ----------------------------------------------------------------------
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] Skew Group Summary:
[01/02 16:09:40    209s] ===================
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] Timing Corner                      Skew Group                ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[01/02 16:09:40    209s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] my_delay_corner_max:setup.early    clk/my_constraint_mode        -        0.016     0.287     0.257        0.021       ignored                  -         0.271              -
[01/02 16:09:40    209s] my_delay_corner_max:setup.late     clk/my_constraint_mode    none         0.016     0.287     0.257        0.021       auto computed       *0.248         0.271    99.7% {0.221, 0.287}
[01/02 16:09:40    209s] my_delay_corner_min:hold.early     clk/my_constraint_mode        -        0.016     0.298     0.267        0.022       ignored                  -         0.282              -
[01/02 16:09:40    209s] my_delay_corner_min:hold.late      clk/my_constraint_mode        -        0.016     0.298     0.267        0.022       ignored                  -         0.282              -
[01/02 16:09:40    209s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] * - indicates that target was not met.
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] Skew Group Min/Max path pins:
[01/02 16:09:40    209s] =============================
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] -------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] Timing Corner                      Skew Group                Min ID    PathID    Max ID    PathID
[01/02 16:09:40    209s] -------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] my_delay_corner_max:setup.early    clk/my_constraint_mode    0.016       1       0.287       2
[01/02 16:09:40    209s] -    min Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] -    max Pipeline_ID_instruction_reg[11]/CP
[01/02 16:09:40    209s] my_delay_corner_max:setup.late     clk/my_constraint_mode    0.016       3       0.287       4
[01/02 16:09:40    209s] -    min Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] -    max Pipeline_ID_instruction_reg[11]/CP
[01/02 16:09:40    209s] my_delay_corner_min:hold.early     clk/my_constraint_mode    0.016       5       0.298       6
[01/02 16:09:40    209s] -    min Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] -    max Pipeline_ID_instruction_reg[15]/CP
[01/02 16:09:40    209s] my_delay_corner_min:hold.late      clk/my_constraint_mode    0.016       7       0.298       8
[01/02 16:09:40    209s] -    min Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] -    max Pipeline_ID_instruction_reg[15]/CP
[01/02 16:09:40    209s] -------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] Timing for timing corner my_delay_corner_max:setup.early, min clock_path:
[01/02 16:09:40    209s] =========================================================================
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] PathID    : 1
[01/02 16:09:40    209s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[01/02 16:09:40    209s] Start     : clk
[01/02 16:09:40    209s] End       : Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] Delay     : 0.016
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[01/02 16:09:40    209s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[01/02 16:09:40    209s] -- Clockpath trace -------------------------------------------------------------------------------
[01/02 16:09:40    209s] clk
[01/02 16:09:40    209s] -     -         rise   -       0.000   0.000  1.715  (1106.460,4390.445)  -          292    
[01/02 16:09:40    209s] Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] -     dfnrq1    rise   0.016   0.016   0.351  -      (1430.680,4302.640)  412.025   -       
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] Timing for timing corner my_delay_corner_max:setup.early, max clock_path:
[01/02 16:09:40    209s] =========================================================================
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] PathID    : 2
[01/02 16:09:40    209s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[01/02 16:09:40    209s] Start     : clk
[01/02 16:09:40    209s] End       : Pipeline_ID_instruction_reg[6]/CP
[01/02 16:09:40    209s] Delay     : 0.287
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[01/02 16:09:40    209s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[01/02 16:09:40    209s] -- Clockpath trace -------------------------------------------------------------------------------
[01/02 16:09:40    209s] clk
[01/02 16:09:40    209s] -     -         rise   -       0.000   0.000  1.715  (1106.460,4390.445)  -          292    
[01/02 16:09:40    209s] Pipeline_ID_instruction_reg[6]/CP
[01/02 16:09:40    209s] -     dfnrq1    rise   0.287   0.287   0.765  -      (1333.800,2069.360)  2548.425  -       
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] Timing for timing corner my_delay_corner_max:setup.late, min clock_path:
[01/02 16:09:40    209s] ========================================================================
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] PathID    : 3
[01/02 16:09:40    209s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[01/02 16:09:40    209s] Start     : clk
[01/02 16:09:40    209s] End       : Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] Delay     : 0.016
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[01/02 16:09:40    209s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[01/02 16:09:40    209s] -- Clockpath trace -------------------------------------------------------------------------------
[01/02 16:09:40    209s] clk
[01/02 16:09:40    209s] -     -         rise   -       0.000   0.000  1.715  (1106.460,4390.445)  -          292    
[01/02 16:09:40    209s] Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] -     dfnrq1    rise   0.016   0.016   0.351  -      (1430.680,4302.640)  412.025   -       
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] Timing for timing corner my_delay_corner_max:setup.late, max clock_path:
[01/02 16:09:40    209s] ========================================================================
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] PathID    : 4
[01/02 16:09:40    209s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[01/02 16:09:40    209s] Start     : clk
[01/02 16:09:40    209s] End       : Pipeline_ID_instruction_reg[6]/CP
[01/02 16:09:40    209s] Delay     : 0.287
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[01/02 16:09:40    209s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[01/02 16:09:40    209s] -- Clockpath trace -------------------------------------------------------------------------------
[01/02 16:09:40    209s] clk
[01/02 16:09:40    209s] -     -         rise   -       0.000   0.000  1.715  (1106.460,4390.445)  -          292    
[01/02 16:09:40    209s] Pipeline_ID_instruction_reg[6]/CP
[01/02 16:09:40    209s] -     dfnrq1    rise   0.287   0.287   0.765  -      (1333.800,2069.360)  2548.425  -       
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] Timing for timing corner my_delay_corner_min:hold.early, min clock_path:
[01/02 16:09:40    209s] ========================================================================
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] PathID    : 5
[01/02 16:09:40    209s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[01/02 16:09:40    209s] Start     : clk
[01/02 16:09:40    209s] End       : Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] Delay     : 0.016
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[01/02 16:09:40    209s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[01/02 16:09:40    209s] -- Clockpath trace -------------------------------------------------------------------------------
[01/02 16:09:40    209s] clk
[01/02 16:09:40    209s] -     -         rise   -       0.000   0.000  1.779  (1106.460,4390.445)  -          292    
[01/02 16:09:40    209s] Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] -     dfnrq1    rise   0.016   0.016   0.364  -      (1430.680,4302.640)  412.025   -       
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] Timing for timing corner my_delay_corner_min:hold.early, max clock_path:
[01/02 16:09:40    209s] ========================================================================
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] PathID    : 6
[01/02 16:09:40    209s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[01/02 16:09:40    209s] Start     : clk
[01/02 16:09:40    209s] End       : Pipeline_ID_instruction_reg[6]/CP
[01/02 16:09:40    209s] Delay     : 0.298
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[01/02 16:09:40    209s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[01/02 16:09:40    209s] -- Clockpath trace -------------------------------------------------------------------------------
[01/02 16:09:40    209s] clk
[01/02 16:09:40    209s] -     -         rise   -       0.000   0.000  1.779  (1106.460,4390.445)  -          292    
[01/02 16:09:40    209s] Pipeline_ID_instruction_reg[6]/CP
[01/02 16:09:40    209s] -     dfnrq1    rise   0.298   0.298   0.798  -      (1333.800,2069.360)  2548.425  -       
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] Timing for timing corner my_delay_corner_min:hold.late, min clock_path:
[01/02 16:09:40    209s] =======================================================================
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] PathID    : 7
[01/02 16:09:40    209s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[01/02 16:09:40    209s] Start     : clk
[01/02 16:09:40    209s] End       : Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] Delay     : 0.016
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[01/02 16:09:40    209s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[01/02 16:09:40    209s] -- Clockpath trace -------------------------------------------------------------------------------
[01/02 16:09:40    209s] clk
[01/02 16:09:40    209s] -     -         rise   -       0.000   0.000  1.779  (1106.460,4390.445)  -          292    
[01/02 16:09:40    209s] Pipeline_MEM_memRead_reg/CP
[01/02 16:09:40    209s] -     dfnrq1    rise   0.016   0.016   0.364  -      (1430.680,4302.640)  412.025   -       
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] Timing for timing corner my_delay_corner_min:hold.late, max clock_path:
[01/02 16:09:40    209s] =======================================================================
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] PathID    : 8
[01/02 16:09:40    209s] Path type : skew group clk/my_constraint_mode (path 1 of 1)
[01/02 16:09:40    209s] Start     : clk
[01/02 16:09:40    209s] End       : Pipeline_ID_instruction_reg[6]/CP
[01/02 16:09:40    209s] Delay     : 0.298
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
[01/02 16:09:40    209s]                        (ns)   (ns)     (ns)   (pF)                        (um)              
[01/02 16:09:40    209s] -- Clockpath trace -------------------------------------------------------------------------------
[01/02 16:09:40    209s] clk
[01/02 16:09:40    209s] -     -         rise   -       0.000   0.000  1.779  (1106.460,4390.445)  -          292    
[01/02 16:09:40    209s] Pipeline_ID_instruction_reg[6]/CP
[01/02 16:09:40    209s] -     dfnrq1    rise   0.298   0.298   0.798  -      (1333.800,2069.360)  2548.425  -       
[01/02 16:09:40    209s] --------------------------------------------------------------------------------------------------
[01/02 16:09:40    209s] 
[01/02 16:09:40    209s] 
[01/02 16:10:23    212s] <CMD> report_constraint -all_violators
[01/02 16:11:05    214s] 
[01/02 16:11:05    214s] *** Memory Usage v#1 (Current mem = 1677.113M, initial mem = 179.895M) ***
[01/02 16:11:05    214s] 
[01/02 16:11:05    214s] *** Summary of all messages that are not suppressed in this session:
[01/02 16:11:05    214s] Severity  ID               Count  Summary                                  
[01/02 16:11:05    214s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/02 16:11:05    214s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[01/02 16:11:05    214s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[01/02 16:11:05    214s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[01/02 16:11:05    214s] WARNING   IMPEXT-6197         15  The Cap table file is not specified. Thi...
[01/02 16:11:05    214s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[01/02 16:11:05    214s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[01/02 16:11:05    214s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[01/02 16:11:05    214s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[01/02 16:11:05    214s] WARNING   IMPEXT-3530         15  The process node is not set. Use the com...
[01/02 16:11:05    214s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[01/02 16:11:05    214s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[01/02 16:11:05    214s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[01/02 16:11:05    214s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[01/02 16:11:05    214s] WARNING   IMPDB-2078        1248  Output pin %s of instance %s is connecte...
[01/02 16:11:05    214s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[01/02 16:11:05    214s] WARNING   IMPPP-136            1  The currently specified %s spacing %.4f ...
[01/02 16:11:05    214s] WARNING   IMPPP-532           10  ViaGen Warning: top layer and bottom lay...
[01/02 16:11:05    214s] WARNING   IMPPP-4022          17  Option "-%s" is obsolete and has been re...
[01/02 16:11:05    214s] WARNING   IMPSR-559            1  Cannot route core pins and converter pin...
[01/02 16:11:05    214s] WARNING   IMPSR-4064           1  sroute -connect { secondaryPowerPin } co...
[01/02 16:11:05    214s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[01/02 16:11:05    214s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[01/02 16:11:05    214s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[01/02 16:11:05    214s] ERROR     IMPOPT-565           2  NanoRoute failed.                        
[01/02 16:11:05    214s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/02 16:11:05    214s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[01/02 16:11:05    214s] WARNING   IMPOPT-7098        202  WARNING: %s is an undriven net with %d f...
[01/02 16:11:05    214s] WARNING   IMPOPT-7139          2  'setExtractRCMode -coupled false' has be...
[01/02 16:11:05    214s] ERROR     IMPCCOPT-2048        1  Clock tree extraction failed. Reason %s....
[01/02 16:11:05    214s] ERROR     IMPCCOPT-3092        3  Couldn't load external LP solver library...
[01/02 16:11:05    214s] ERROR     IMPCCOPT-4156        1  The SDC clock %s has source pin %s, whic...
[01/02 16:11:05    214s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[01/02 16:11:05    214s] WARNING   IMPCCOPT-2199        1  Aborting ccopt_pro: Not enough clocktree...
[01/02 16:11:05    214s] ERROR     IMPCCOPT-2196        2  Cannot run ccopt_design because the comm...
[01/02 16:11:05    214s] WARNING   IMPCCOPT-4313        2  %s cannot determine the drive strength o...
[01/02 16:11:05    214s] WARNING   IMPTCM-77           35  Option "%s" for command %s is obsolete a...
[01/02 16:11:05    214s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[01/02 16:11:05    214s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[01/02 16:11:05    214s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[01/02 16:11:05    214s] *** Message Summary: 3180 warning(s), 29 error(s)
[01/02 16:11:05    214s] 
[01/02 16:11:05    214s] --- Ending "Innovus" (totcpu=0:03:35, real=0:17:08, mem=1677.1M) ---
