
ubuntu-preinstalled/dbus-uuidgen:     file format elf32-littlearm


Disassembly of section .init:

00000684 <.init>:
 684:	push	{r3, lr}
 688:	bl	958 <abort@plt+0x1e8>
 68c:	pop	{r3, pc}

Disassembly of section .plt:

00000690 <strcmp@plt-0x14>:
 690:	push	{lr}		; (str lr, [sp, #-4]!)
 694:	ldr	lr, [pc, #4]	; 6a0 <strcmp@plt-0x4>
 698:	add	lr, pc, lr
 69c:	ldr	pc, [lr, #8]!
 6a0:	andeq	r0, r1, r8, ror #17

000006a4 <strcmp@plt>:
 6a4:	add	ip, pc, #0, 12
 6a8:	add	ip, ip, #16, 20	; 0x10000
 6ac:	ldr	pc, [ip, #2280]!	; 0x8e8

000006b0 <__cxa_finalize@plt>:
 6b0:	add	ip, pc, #0, 12
 6b4:	add	ip, ip, #16, 20	; 0x10000
 6b8:	ldr	pc, [ip, #2272]!	; 0x8e0

000006bc <dbus_error_free@plt>:
 6bc:	add	ip, pc, #0, 12
 6c0:	add	ip, ip, #16, 20	; 0x10000
 6c4:	ldr	pc, [ip, #2264]!	; 0x8d8

000006c8 <_dbus_create_uuid@plt>:
 6c8:	add	ip, pc, #0, 12
 6cc:	add	ip, ip, #16, 20	; 0x10000
 6d0:	ldr	pc, [ip, #2256]!	; 0x8d0

000006d4 <fwrite@plt>:
 6d4:	add	ip, pc, #0, 12
 6d8:	add	ip, ip, #16, 20	; 0x10000
 6dc:	ldr	pc, [ip, #2248]!	; 0x8c8

000006e0 <puts@plt>:
 6e0:	add	ip, pc, #0, 12
 6e4:	add	ip, ip, #16, 20	; 0x10000
 6e8:	ldr	pc, [ip, #2240]!	; 0x8c0

000006ec <__libc_start_main@plt>:
 6ec:	add	ip, pc, #0, 12
 6f0:	add	ip, ip, #16, 20	; 0x10000
 6f4:	ldr	pc, [ip, #2232]!	; 0x8b8

000006f8 <__gmon_start__@plt>:
 6f8:	add	ip, pc, #0, 12
 6fc:	add	ip, ip, #16, 20	; 0x10000
 700:	ldr	pc, [ip, #2224]!	; 0x8b0

00000704 <exit@plt>:
 704:	add	ip, pc, #0, 12
 708:	add	ip, ip, #16, 20	; 0x10000
 70c:	ldr	pc, [ip, #2216]!	; 0x8a8

00000710 <strlen@plt>:
 710:	add	ip, pc, #0, 12
 714:	add	ip, ip, #16, 20	; 0x10000
 718:	ldr	pc, [ip, #2208]!	; 0x8a0

0000071c <__printf_chk@plt>:
 71c:	add	ip, pc, #0, 12
 720:	add	ip, ip, #16, 20	; 0x10000
 724:	ldr	pc, [ip, #2200]!	; 0x898

00000728 <__fprintf_chk@plt>:
 728:	add	ip, pc, #0, 12
 72c:	add	ip, ip, #16, 20	; 0x10000
 730:	ldr	pc, [ip, #2192]!	; 0x890

00000734 <dbus_error_init@plt>:
 734:	add	ip, pc, #0, 12
 738:	add	ip, ip, #16, 20	; 0x10000
 73c:	ldr	pc, [ip, #2184]!	; 0x888

00000740 <dbus_internal_do_not_use_get_uuid@plt>:
 740:	add	ip, pc, #0, 12
 744:	add	ip, ip, #16, 20	; 0x10000
 748:	ldr	pc, [ip, #2176]!	; 0x880

0000074c <dbus_error_is_set@plt>:
 74c:	add	ip, pc, #0, 12
 750:	add	ip, ip, #16, 20	; 0x10000
 754:	ldr	pc, [ip, #2168]!	; 0x878

00000758 <dbus_free@plt>:
 758:	add	ip, pc, #0, 12
 75c:	add	ip, ip, #16, 20	; 0x10000
 760:	ldr	pc, [ip, #2160]!	; 0x870

00000764 <strncmp@plt>:
 764:	add	ip, pc, #0, 12
 768:	add	ip, ip, #16, 20	; 0x10000
 76c:	ldr	pc, [ip, #2152]!	; 0x868

00000770 <abort@plt>:
 770:	add	ip, pc, #0, 12
 774:	add	ip, ip, #16, 20	; 0x10000
 778:	ldr	pc, [ip, #2144]!	; 0x860

Disassembly of section .text:

0000077c <.text>:
 77c:	stmdacs	r1, {r3, r4, r6, r9, fp, lr}
 780:	push	{r3, r4, r6, r8, r9, fp, lr}
 784:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
 788:	smlabbls	r1, fp, r0, fp
 78c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
 790:			; <UNDEFINED> instruction: 0xf04f9309
 794:	blmi	150139c <abort@plt+0x1500c2c>
 798:	movwls	r4, #1147	; 0x47b
 79c:			; <UNDEFINED> instruction: 0xf04f461a
 7a0:	movwls	r0, #13056	; 0x3300
 7a4:	addhi	pc, r6, r0, asr #6
 7a8:	strcs	r4, [r1], #-3664	; 0xfffff1b0
 7ac:	pkhtbmi	r4, r0, r0, asr #30
 7b0:			; <UNDEFINED> instruction: 0x4699447e
 7b4:			; <UNDEFINED> instruction: 0x469a447f
 7b8:	strtmi	r4, [r3], sp, lsl #12
 7bc:	andcs	lr, r5, #17
 7c0:			; <UNDEFINED> instruction: 0x46204639
 7c4:	svc	0x00cef7ff
 7c8:	cmple	r7, r0, lsl #16
 7cc:			; <UNDEFINED> instruction: 0xf10baa03
 7d0:	strtmi	r0, [r0], -r1, lsl #22
 7d4:			; <UNDEFINED> instruction: 0xf0004639
 7d8:	ldrbmi	pc, [r8, #2367]	; 0x93f	; <UNPREDICTABLE>
 7dc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 7e0:			; <UNDEFINED> instruction: 0xf855d013
 7e4:	andcs	r4, r8, #4, 30
 7e8:			; <UNDEFINED> instruction: 0x46204631
 7ec:	svc	0x00baf7ff
 7f0:	mvnle	r2, r0, lsl #16
 7f4:			; <UNDEFINED> instruction: 0xf10baa03
 7f8:	strtmi	r0, [r0], -r1, lsl #22
 7fc:			; <UNDEFINED> instruction: 0xf0004631
 800:	ldrbmi	pc, [r8, #2347]	; 0x92b	; <UNPREDICTABLE>
 804:	beq	7c948 <abort@plt+0x7c1d8>
 808:	b	6b4fbc <abort@plt+0x6b484c>
 80c:	andle	r0, ip, r9, lsl #30
 810:	eorcs	r9, r6, #0, 24
 814:	tstcs	r1, r7, lsr fp
 818:	stmiapl	r3!, {r0, r1, r2, r4, r5, fp, lr}^
 81c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 820:	svc	0x0058f7ff
 824:			; <UNDEFINED> instruction: 0xf7ff2001
 828:	stcge	15, cr14, [r5], {110}	; 0x6e
 82c:			; <UNDEFINED> instruction: 0xf7ff4620
 830:	b	16bc640 <abort@plt+0x16bbed0>
 834:	suble	r0, r1, r9, lsl #6
 838:	stmdbge	r4, {r0, r1, fp, ip, pc}
 83c:			; <UNDEFINED> instruction: 0x46234652
 840:	svc	0x007ef7ff
 844:			; <UNDEFINED> instruction: 0xf1b9b128
 848:	teqle	sp, r0, lsl #30
 84c:			; <UNDEFINED> instruction: 0xf7ff9804
 850:	strtmi	lr, [r0], -r4, lsl #31
 854:	svc	0x007af7ff
 858:	eorsle	r2, r9, r0, lsl #16
 85c:	tstcs	r1, r0, lsl #26
 860:	bmi	9928f8 <abort@plt+0x992188>
 864:	stmdapl	r8!, {r1, r2, r8, r9, fp, ip, pc}
 868:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
 86c:	svc	0x005cf7ff
 870:			; <UNDEFINED> instruction: 0xf7ff4620
 874:	andcs	lr, r1, r4, lsr #30
 878:	svc	0x0044f7ff
 87c:	strtmi	r4, [r0], -r0, lsr #18
 880:			; <UNDEFINED> instruction: 0xf7ff4479
 884:			; <UNDEFINED> instruction: 0xb328ef10
 888:			; <UNDEFINED> instruction: 0x4620491e
 88c:			; <UNDEFINED> instruction: 0xf7ff4479
 890:	strmi	lr, [r4], -sl, lsl #30
 894:	bmi	72edbc <abort@plt+0x72e64c>
 898:	ldmdbmi	ip, {r0, sp}
 89c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
 8a0:	svc	0x003cf7ff
 8a4:			; <UNDEFINED> instruction: 0xf7ff4620
 8a8:	blls	7c568 <abort@plt+0x7bdf8>
 8ac:	ldmdavs	r8, {r0, r8, sp}
 8b0:			; <UNDEFINED> instruction: 0xf8b6f000
 8b4:	strtmi	sl, [r0], -r5, lsl #24
 8b8:	svc	0x003cf7ff
 8bc:	strtmi	sl, [r1], -r4, lsl #16
 8c0:	svc	0x0002f7ff
 8c4:	sbcle	r2, r4, r0, lsl #16
 8c8:			; <UNDEFINED> instruction: 0xf7ff9804
 8cc:	ldr	lr, [sp, sl, lsl #30]!
 8d0:	svc	0x0018f7ff
 8d4:	strmi	r9, [r1], -r1, lsl #22
 8d8:			; <UNDEFINED> instruction: 0xf0006818
 8dc:	svclt	0x0000f8a1
 8e0:	strdeq	r0, [r1], -lr
 8e4:	andeq	r0, r0, r0, rrx
 8e8:	andeq	r0, r1, ip, ror #15
 8ec:	andeq	r0, r0, r4, lsl #7
 8f0:	andeq	r0, r0, ip, lsl #7
 8f4:	andeq	r0, r0, r4, rrx
 8f8:	andeq	r0, r0, r8, lsl r4
 8fc:	strdeq	r0, [r0], -r4
 900:	andeq	r0, r0, r8, asr #5
 904:	andeq	r0, r0, r4, asr #5
 908:	andeq	r0, r0, r0, asr #5
 90c:	andeq	r0, r0, r6, asr #5
 910:	bleq	3ca54 <abort@plt+0x3c2e4>
 914:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 918:	strbtmi	fp, [sl], -r2, lsl #24
 91c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 920:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 924:	ldrmi	sl, [sl], #776	; 0x308
 928:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 92c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 930:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 934:			; <UNDEFINED> instruction: 0xf85a4b06
 938:	stmdami	r6, {r0, r1, ip, sp}
 93c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 940:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
 944:	svc	0x0014f7ff
 948:	andeq	r0, r1, r0, asr #12
 94c:	andeq	r0, r0, r4, asr r0
 950:	andeq	r0, r0, ip, rrx
 954:	andeq	r0, r0, r0, ror r0
 958:	ldr	r3, [pc, #20]	; 974 <abort@plt+0x204>
 95c:	ldr	r2, [pc, #20]	; 978 <abort@plt+0x208>
 960:	add	r3, pc, r3
 964:	ldr	r2, [r3, r2]
 968:	cmp	r2, #0
 96c:	bxeq	lr
 970:	b	6f8 <__gmon_start__@plt>
 974:	andeq	r0, r1, r0, lsr #12
 978:	andeq	r0, r0, r8, rrx
 97c:	blmi	1d299c <abort@plt+0x1d222c>
 980:	bmi	1d1b68 <abort@plt+0x1d13f8>
 984:	addmi	r4, r3, #2063597568	; 0x7b000000
 988:	andle	r4, r3, sl, ror r4
 98c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 990:	ldrmi	fp, [r8, -r3, lsl #2]
 994:	svclt	0x00004770
 998:	andeq	r0, r1, r0, lsl #13
 99c:	andeq	r0, r1, ip, ror r6
 9a0:	strdeq	r0, [r1], -ip
 9a4:	andeq	r0, r0, ip, asr r0
 9a8:	stmdbmi	r9, {r3, fp, lr}
 9ac:	bmi	251b94 <abort@plt+0x251424>
 9b0:	bne	251b9c <abort@plt+0x25142c>
 9b4:	svceq	0x00cb447a
 9b8:			; <UNDEFINED> instruction: 0x01a1eb03
 9bc:	andle	r1, r3, r9, asr #32
 9c0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 9c4:	ldrmi	fp, [r8, -r3, lsl #2]
 9c8:	svclt	0x00004770
 9cc:	andeq	r0, r1, r4, asr r6
 9d0:	andeq	r0, r1, r0, asr r6
 9d4:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
 9d8:	andeq	r0, r0, r4, ror r0
 9dc:	blmi	2ade04 <abort@plt+0x2ad694>
 9e0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 9e4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 9e8:	blmi	26ef9c <abort@plt+0x26e82c>
 9ec:	ldrdlt	r5, [r3, -r3]!
 9f0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 9f4:			; <UNDEFINED> instruction: 0xf7ff6818
 9f8:			; <UNDEFINED> instruction: 0xf7ffee5c
 9fc:	blmi	1c0900 <abort@plt+0x1c0190>
 a00:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 a04:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 a08:	andeq	r0, r1, lr, lsl r6
 a0c:	andeq	r0, r1, r0, lsr #11
 a10:	andeq	r0, r0, r8, asr r0
 a14:	andeq	r0, r1, sl, lsl #12
 a18:	strdeq	r0, [r1], -lr
 a1c:	svclt	0x0000e7c4
 a20:	strmi	r4, [ip], -r9, lsl #28
 a24:	ldrbtmi	fp, [lr], #-1288	; 0xfffffaf8
 a28:	cmplt	r0, r3, lsl #12
 a2c:	tstcs	r1, r7, lsl #26
 a30:	ldmdbpl	r0!, {r0, r1, r2, r9, fp, lr}^
 a34:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
 a38:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
 a3c:			; <UNDEFINED> instruction: 0xf7ff4620
 a40:	blmi	13c3d0 <abort@plt+0x13bc60>
 a44:			; <UNDEFINED> instruction: 0xe7f1447b
 a48:	andeq	r0, r1, lr, asr r5
 a4c:	andeq	r0, r0, r4, rrx
 a50:	andeq	r0, r0, ip, asr #1
 a54:	andeq	r0, r0, ip, lsr #1
 a58:			; <UNDEFINED> instruction: 0x460fb5f8
 a5c:			; <UNDEFINED> instruction: 0x46044615
 a60:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
 a64:	ldrtmi	r4, [r8], -r6, lsl #12
 a68:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
 a6c:	tstle	r5, #1610612744	; 0x60000008
 a70:	strmi	r5, [r4], #-3107	; 0xfffff3dd
 a74:	svclt	0x00182b3d
 a78:	tstle	lr, r0, lsr #22
 a7c:	svclt	0x00062b3d
 a80:	stmdavc	r3!, {r0, r5, r6, sl, fp, ip}^
 a84:	and	r4, r1, r1, lsr #12
 a88:	svccc	0x0001f811
 a8c:	rscsle	r2, fp, r0, lsr #22
 a90:	tstlt	fp, r8, lsl r6
 a94:	eorvs	r2, r9, r1
 a98:	stmdblt	fp, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
 a9c:	ldcllt	0, cr2, [r8]
 aa0:	andcs	r2, r0, r1, lsl #2
 aa4:			; <UNDEFINED> instruction: 0xffbcf7ff
 aa8:	mvnsmi	lr, #737280	; 0xb4000
 aac:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 ab0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 ab4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 ab8:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
 abc:	blne	1d91cb8 <abort@plt+0x1d91548>
 ac0:	strhle	r1, [sl], -r6
 ac4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 ac8:	svccc	0x0004f855
 acc:	strbmi	r3, [sl], -r1, lsl #8
 ad0:	ldrtmi	r4, [r8], -r1, asr #12
 ad4:	adcmi	r4, r6, #152, 14	; 0x2600000
 ad8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 adc:	svclt	0x000083f8
 ae0:	andeq	r0, r1, r2, asr #7
 ae4:			; <UNDEFINED> instruction: 0x000103b8
 ae8:	svclt	0x00004770

Disassembly of section .fini:

00000aec <.fini>:
 aec:	push	{r3, lr}
 af0:	pop	{r3, pc}
