Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 25 21:14:28 2022
| Host         : MECHREVO-BILL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2034)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7784)
5. checking no_input_delay (9)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2034)
---------------------------
 There are 2034 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7784)
---------------------------------------------------
 There are 7784 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.278        0.000                      0                   57        0.186        0.000                      0                   57        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.278        0.000                      0                   57        0.186        0.000                      0                   57        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.788ns (23.104%)  route 2.623ns (76.896%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.518     5.747 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.222     6.969    pdu/step_r
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     7.093 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           1.018     8.111    pdu/step_p__0
    SLICE_X56Y95         LUT4 (Prop_lut4_I1_O)        0.146     8.257 r  pdu/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.382     8.639    pdu/cnt_al_plr[1]_i_1_n_0
    SLICE_X57Y95         FDCE                                         r  pdu/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X57Y95         FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y95         FDCE (Setup_fdce_C_D)       -0.251    14.917    pdu/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.773ns (21.944%)  route 2.750ns (78.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.233    pdu/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.478     5.711 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         2.418     8.128    pdu/dpra[3]
    SLICE_X58Y94         LUT6 (Prop_lut6_I0_O)        0.295     8.423 r  pdu/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.332     8.755    pdu/cnt_m_rf[4]_i_2_n_0
    SLICE_X58Y94         FDCE                                         r  pdu/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509    14.932    pdu/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.301    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X58Y94         FDCE (Setup_fdce_C_D)       -0.030    15.167    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 pdu/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.766ns (21.718%)  route 2.761ns (78.282%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X56Y94         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  pdu/cnt_ah_plr_reg[0]/Q
                         net (fo=70, routed)          1.637     7.383    pdu/cnt_ah_plr_reg[0]_0
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.507 r  pdu/cnt_al_plr[2]_i_2/O
                         net (fo=1, routed)           1.124     8.632    pdu/cnt_al_plr[2]_i_2_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.756 r  pdu/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.756    pdu/cnt_al_plr[2]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.079    15.247    pdu/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.766ns (24.247%)  route 2.393ns (75.753%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.518     5.747 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.222     6.969    pdu/step_r
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     7.093 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.536     7.629    pdu/step_p__0
    SLICE_X57Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.753 r  pdu/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.635     8.388    pdu/cnt_m_rf[2]_i_1_n_0
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509    14.932    pdu/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X59Y94         FDCE (Setup_fdce_C_D)       -0.061    15.094    pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.704ns (23.005%)  route 2.356ns (76.995%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          1.116     6.801    pdu/in_r_reg[4]_0[0]
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.925 r  pdu/cnt_al_plr[2]_i_3/O
                         net (fo=7, routed)           0.677     7.602    pdu/next_pn__0
    SLICE_X57Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.726 r  pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.563     8.289    pdu/cnt_m_rf[3]_i_1_n_0
    SLICE_X58Y94         FDCE                                         r  pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509    14.932    pdu/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X58Y94         FDCE (Setup_fdce_C_D)       -0.016    15.139    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.766ns (25.479%)  route 2.240ns (74.521%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.518     5.747 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.222     6.969    pdu/step_r
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     7.093 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           1.018     8.111    pdu/step_p__0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124     8.235 r  pdu/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.235    pdu/cnt_al_plr[0]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.077    15.245    pdu/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  7.010    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.766ns (26.742%)  route 2.098ns (73.258%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.518     5.747 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.222     6.969    pdu/step_r
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     7.093 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.876     7.969    pdu/step_p__0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124     8.093 r  pdu/cnt_al_plr[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     8.093    pdu/cnt_al_plr[0]_rep__0_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.081    15.249    pdu/cnt_al_plr_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.766ns (27.569%)  route 2.012ns (72.431%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.518     5.747 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.222     6.969    pdu/step_r
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     7.093 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.790     7.883    pdu/step_p__0
    SLICE_X57Y95         LUT3 (Prop_lut3_I0_O)        0.124     8.007 r  pdu/cnt_al_plr[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     8.007    pdu/cnt_al_plr[0]_rep_i_1_n_0
    SLICE_X57Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X57Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y95         FDCE (Setup_fdce_C_D)        0.029    15.197    pdu/cnt_al_plr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  7.190    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.766ns (29.226%)  route 1.855ns (70.774%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.518     5.747 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.222     6.969    pdu/step_r
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.124     7.093 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.633     7.726    pdu/step_p__0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.850 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.850    pdu/check_r[1]_i_1_n_0
    SLICE_X55Y93         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504    14.927    pdu/clk_IBUF_BUFG
    SLICE_X55Y93         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y93         FDCE (Setup_fdce_C_D)        0.029    15.179    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.704ns (26.379%)  route 1.965ns (73.621%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          1.116     6.801    pdu/in_r_reg[4]_0[0]
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.925 r  pdu/cnt_al_plr[2]_i_3/O
                         net (fo=7, routed)           0.849     7.774    pdu/next_pn__0
    SLICE_X56Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.898 r  pdu/cnt_al_plr[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     7.898    pdu/cnt_al_plr[1]_rep_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[1]_rep/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.079    15.230    pdu/cnt_al_plr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  7.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pdu/cnt_al_plr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X57Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  pdu/cnt_al_plr_reg[0]_rep/Q
                         net (fo=6, routed)           0.133     1.758    pdu/cnt_al_plr_reg[0]_rep_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  pdu/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    pdu/cnt_al_plr[0]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X56Y95         FDCE (Hold_fdce_C_D)         0.120     1.617    pdu/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pdu/cnt_al_plr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X57Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  pdu/cnt_al_plr_reg[0]_rep/Q
                         net (fo=6, routed)           0.137     1.762    pdu/cnt_al_plr_reg[0]_rep_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  pdu/cnt_al_plr[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.807    pdu/cnt_al_plr[0]_rep__0_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/C
                         clock pessimism             -0.502     1.497    
    SLICE_X56Y95         FDCE (Hold_fdce_C_D)         0.121     1.618    pdu/cnt_al_plr_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 pdu/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.363%)  route 0.133ns (41.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  pdu/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.133     1.758    pdu/in_2r_reg_n_0_[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  pdu/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    pdu/cnt_ah_plr[1]_i_1_n_0
    SLICE_X55Y94         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X55Y94         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X55Y94         FDCE (Hold_fdce_C_D)         0.092     1.611    pdu/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pdu/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.408%)  route 0.163ns (46.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  pdu/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.163     1.788    pdu/in_2r_reg_n_0_[1]
    SLICE_X56Y94         LUT5 (Prop_lut5_I3_O)        0.046     1.834 r  pdu/cnt_ah_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    pdu/cnt_ah_plr[0]_i_1_n_0
    SLICE_X56Y94         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X56Y94         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X56Y94         FDCE (Hold_fdce_C_D)         0.133     1.630    pdu/cnt_ah_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pdu/in_2r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.468%)  route 0.190ns (50.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  pdu/in_2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/in_2r_reg[0]/Q
                         net (fo=8, routed)           0.190     1.815    pdu/in_2r_reg_n_0_[0]
    SLICE_X58Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.860 r  pdu/cnt_m_rf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    pdu/cnt_m_rf[1]_i_1_n_0
    SLICE_X58Y93         FDCE                                         r  pdu/cnt_m_rf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X58Y93         FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X58Y93         FDCE (Hold_fdce_C_D)         0.121     1.643    pdu/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 pdu/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.025%)  route 0.151ns (41.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  pdu/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  pdu/valid_2r_reg/Q
                         net (fo=2, routed)           0.151     1.800    pdu/valid_2r
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    pdu/check_r[1]_i_1_n_0
    SLICE_X55Y93         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X55Y93         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X55Y93         FDCE (Hold_fdce_C_D)         0.091     1.610    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pdu/cnt_al_plr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  pdu/cnt_al_plr_reg[2]/Q
                         net (fo=34, routed)          0.149     1.798    pdu/cnt_al_plr_reg_n_0_[2]
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  pdu/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    pdu/cnt_al_plr[2]_i_1_n_0
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X56Y95         FDCE (Hold_fdce_C_D)         0.121     1.605    pdu/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.824%)  route 0.211ns (53.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          0.211     1.837    pdu/step_2r
    SLICE_X58Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.882 r  pdu/cnt_m_rf[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.882    pdu/cnt_m_rf[1]_rep__1_i_1_n_0
    SLICE_X58Y94         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/C
                         clock pessimism             -0.479     1.522    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.121     1.643    pdu/cnt_m_rf_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.589%)  route 0.213ns (53.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          0.213     1.839    pdu/step_2r
    SLICE_X58Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  pdu/cnt_m_rf[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.884    pdu/cnt_m_rf[1]_rep__0_i_1_n_0
    SLICE_X58Y94         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/C
                         clock pessimism             -0.479     1.522    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.120     1.642    pdu/cnt_m_rf_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X55Y87         FDCE                                         r  pdu/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  pdu/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.730    pdu/cnt_reg_n_0_[7]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  pdu/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    pdu/cnt_reg[4]_i_1_n_4
    SLICE_X55Y87         FDCE                                         r  pdu/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.830     1.995    pdu/clk_IBUF_BUFG
    SLICE_X55Y87         FDCE                                         r  pdu/cnt_reg[7]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X55Y87         FDCE (Hold_fdce_C_D)         0.105     1.585    pdu/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93    pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93    pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y94    pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y94    pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y94    pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y95    pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y95    pdu/cnt_al_plr_reg[0]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y95    pdu/cnt_al_plr_reg[0]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y95    pdu/cnt_al_plr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93    pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93    pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93    pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93    pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    pdu/cnt_ah_plr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93    pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93    pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93    pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93    pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    pdu/cnt_ah_plr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7791 Endpoints
Min Delay          7791 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.846ns  (logic 7.237ns (20.770%)  route 27.608ns (79.230%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           1.302     1.758    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.882 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.804     3.686    cpu/ex_mem/p_7_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.810 f  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=49, routed)          2.596     6.406    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  cpu/id_ex/alu_result_mem[22]_i_11/O
                         net (fo=2, routed)           1.073     7.602    cpu/id_ex/alu_op2[22]
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  cpu/id_ex/alu_result_mem[31]_i_28/O
                         net (fo=2, routed)           1.109     8.836    cpu/id_ex/alu_result_mem[31]_i_28_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.597    13.557    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    13.681 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.946    14.626    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.750 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.750    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    14.967 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           1.040    16.007    cpu/id_ex/alu/result[27]
    SLICE_X36Y99         LUT4 (Prop_lut4_I2_O)        0.327    16.334 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.803    17.137    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.326    17.463 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.037    18.500    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.624 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.476    21.100    cpu/id_ex/alu_z
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.224 r  cpu/id_ex/pc[23]_i_4/O
                         net (fo=1, routed)           0.970    22.194    cpu/id_ex/pc[23]_i_4_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I3_O)        0.124    22.318 r  cpu/id_ex/pc[23]_i_1/O
                         net (fo=2, routed)           0.961    23.279    cpu/if_id/D[23]
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.124    23.403 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           1.005    24.408    pdu/hexplay_en_OBUF[6]_inst_i_7_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.124    24.532 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    24.532    pdu/data5[3]
    SLICE_X49Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    24.749 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.142    25.891    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.299    26.190 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.807    26.996    pdu/seg_a__27[3]
    SLICE_X44Y92         LUT4 (Prop_lut4_I0_O)        0.150    27.146 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.942    31.088    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    34.846 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.846    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.749ns  (logic 7.247ns (20.855%)  route 27.502ns (79.145%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           1.302     1.758    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.882 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.804     3.686    cpu/ex_mem/p_7_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.810 f  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=49, routed)          2.596     6.406    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  cpu/id_ex/alu_result_mem[22]_i_11/O
                         net (fo=2, routed)           1.073     7.602    cpu/id_ex/alu_op2[22]
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  cpu/id_ex/alu_result_mem[31]_i_28/O
                         net (fo=2, routed)           1.109     8.836    cpu/id_ex/alu_result_mem[31]_i_28_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.597    13.557    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    13.681 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.946    14.626    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.750 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.750    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    14.967 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           1.040    16.007    cpu/id_ex/alu/result[27]
    SLICE_X36Y99         LUT4 (Prop_lut4_I2_O)        0.327    16.334 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.803    17.137    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.326    17.463 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.037    18.500    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.624 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.476    21.100    cpu/id_ex/alu_z
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.224 r  cpu/id_ex/pc[23]_i_4/O
                         net (fo=1, routed)           0.970    22.194    cpu/id_ex/pc[23]_i_4_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I3_O)        0.124    22.318 r  cpu/id_ex/pc[23]_i_1/O
                         net (fo=2, routed)           0.961    23.279    cpu/if_id/D[23]
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.124    23.403 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           1.005    24.408    pdu/hexplay_en_OBUF[6]_inst_i_7_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.124    24.532 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    24.532    pdu/data5[3]
    SLICE_X49Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    24.749 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.142    25.891    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.299    26.190 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.989    27.179    pdu/seg_a__27[3]
    SLICE_X44Y92         LUT4 (Prop_lut4_I0_O)        0.153    27.332 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.653    30.985    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    34.749 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    34.749    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.594ns  (logic 7.031ns (20.324%)  route 27.563ns (79.676%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           1.302     1.758    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.882 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.804     3.686    cpu/ex_mem/p_7_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.810 f  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=49, routed)          2.596     6.406    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  cpu/id_ex/alu_result_mem[22]_i_11/O
                         net (fo=2, routed)           1.073     7.602    cpu/id_ex/alu_op2[22]
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  cpu/id_ex/alu_result_mem[31]_i_28/O
                         net (fo=2, routed)           1.109     8.836    cpu/id_ex/alu_result_mem[31]_i_28_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.597    13.557    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    13.681 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.946    14.626    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.750 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.750    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    14.967 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           1.040    16.007    cpu/id_ex/alu/result[27]
    SLICE_X36Y99         LUT4 (Prop_lut4_I2_O)        0.327    16.334 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.803    17.137    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.326    17.463 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.037    18.500    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.624 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.476    21.100    cpu/id_ex/alu_z
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.224 r  cpu/id_ex/pc[23]_i_4/O
                         net (fo=1, routed)           0.970    22.194    cpu/id_ex/pc[23]_i_4_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I3_O)        0.124    22.318 r  cpu/id_ex/pc[23]_i_1/O
                         net (fo=2, routed)           0.961    23.279    cpu/if_id/D[23]
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.124    23.403 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           1.005    24.408    pdu/hexplay_en_OBUF[6]_inst_i_7_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.124    24.532 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    24.532    pdu/data5[3]
    SLICE_X49Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    24.749 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.142    25.891    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.299    26.190 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.807    26.996    pdu/seg_a__27[3]
    SLICE_X44Y92         LUT4 (Prop_lut4_I0_O)        0.124    27.120 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.897    31.017    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    34.594 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.594    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.408ns  (logic 7.240ns (21.042%)  route 27.168ns (78.958%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           1.302     1.758    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.882 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.804     3.686    cpu/ex_mem/p_7_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.810 f  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=49, routed)          2.596     6.406    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  cpu/id_ex/alu_result_mem[22]_i_11/O
                         net (fo=2, routed)           1.073     7.602    cpu/id_ex/alu_op2[22]
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  cpu/id_ex/alu_result_mem[31]_i_28/O
                         net (fo=2, routed)           1.109     8.836    cpu/id_ex/alu_result_mem[31]_i_28_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.597    13.557    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    13.681 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.946    14.626    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.750 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.750    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    14.967 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           1.040    16.007    cpu/id_ex/alu/result[27]
    SLICE_X36Y99         LUT4 (Prop_lut4_I2_O)        0.327    16.334 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.803    17.137    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.326    17.463 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.037    18.500    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.624 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.476    21.100    cpu/id_ex/alu_z
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.224 r  cpu/id_ex/pc[23]_i_4/O
                         net (fo=1, routed)           0.970    22.194    cpu/id_ex/pc[23]_i_4_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I3_O)        0.124    22.318 r  cpu/id_ex/pc[23]_i_1/O
                         net (fo=2, routed)           0.961    23.279    cpu/if_id/D[23]
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.124    23.403 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           1.005    24.408    pdu/hexplay_en_OBUF[6]_inst_i_7_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.124    24.532 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    24.532    pdu/data5[3]
    SLICE_X49Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    24.749 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.142    25.891    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.299    26.190 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.021    27.211    pdu/seg_a__27[3]
    SLICE_X44Y92         LUT4 (Prop_lut4_I0_O)        0.152    27.363 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.287    30.650    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    34.408 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.408    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.062ns  (logic 6.988ns (20.514%)  route 27.075ns (79.486%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           1.302     1.758    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.882 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.804     3.686    cpu/ex_mem/p_7_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.810 f  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=49, routed)          2.596     6.406    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  cpu/id_ex/alu_result_mem[22]_i_11/O
                         net (fo=2, routed)           1.073     7.602    cpu/id_ex/alu_op2[22]
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  cpu/id_ex/alu_result_mem[31]_i_28/O
                         net (fo=2, routed)           1.109     8.836    cpu/id_ex/alu_result_mem[31]_i_28_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.597    13.557    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    13.681 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.946    14.626    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.750 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.750    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    14.967 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           1.040    16.007    cpu/id_ex/alu/result[27]
    SLICE_X36Y99         LUT4 (Prop_lut4_I2_O)        0.327    16.334 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.803    17.137    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.326    17.463 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.037    18.500    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.624 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.476    21.100    cpu/id_ex/alu_z
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.224 f  cpu/id_ex/pc[23]_i_4/O
                         net (fo=1, routed)           0.970    22.194    cpu/id_ex/pc[23]_i_4_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I3_O)        0.124    22.318 f  cpu/id_ex/pc[23]_i_1/O
                         net (fo=2, routed)           0.961    23.279    cpu/if_id/D[23]
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.124    23.403 f  cpu/if_id/hexplay_en_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           1.005    24.408    pdu/hexplay_en_OBUF[6]_inst_i_7_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.124    24.532 f  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    24.532    pdu/data5[3]
    SLICE_X49Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    24.749 f  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.142    25.891    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.299    26.190 f  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.989    27.179    pdu/seg_a__27[3]
    SLICE_X44Y92         LUT4 (Prop_lut4_I0_O)        0.124    27.303 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.226    30.529    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    34.062 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.062    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.805ns  (logic 6.947ns (20.550%)  route 26.858ns (79.450%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           1.302     1.758    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.882 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.804     3.686    cpu/ex_mem/p_7_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.810 f  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=49, routed)          2.596     6.406    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  cpu/id_ex/alu_result_mem[22]_i_11/O
                         net (fo=2, routed)           1.073     7.602    cpu/id_ex/alu_op2[22]
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  cpu/id_ex/alu_result_mem[31]_i_28/O
                         net (fo=2, routed)           1.109     8.836    cpu/id_ex/alu_result_mem[31]_i_28_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.597    13.557    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    13.681 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.946    14.626    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.750 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.750    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    14.967 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           1.040    16.007    cpu/id_ex/alu/result[27]
    SLICE_X36Y99         LUT4 (Prop_lut4_I2_O)        0.327    16.334 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.803    17.137    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.326    17.463 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.037    18.500    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.624 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.476    21.100    cpu/id_ex/alu_z
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.224 r  cpu/id_ex/pc[23]_i_4/O
                         net (fo=1, routed)           0.970    22.194    cpu/id_ex/pc[23]_i_4_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I3_O)        0.124    22.318 r  cpu/id_ex/pc[23]_i_1/O
                         net (fo=2, routed)           0.961    23.279    cpu/if_id/D[23]
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.124    23.403 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           1.005    24.408    pdu/hexplay_en_OBUF[6]_inst_i_7_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.124    24.532 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    24.532    pdu/data5[3]
    SLICE_X49Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    24.749 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.142    25.891    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.299    26.190 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.021    27.211    pdu/seg_a__27[3]
    SLICE_X44Y92         LUT4 (Prop_lut4_I0_O)        0.124    27.335 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.977    30.312    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    33.805 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.805    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.231ns  (logic 6.991ns (21.038%)  route 26.240ns (78.962%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           1.302     1.758    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.882 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.804     3.686    cpu/ex_mem/p_7_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.810 f  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=49, routed)          2.596     6.406    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  cpu/id_ex/alu_result_mem[22]_i_11/O
                         net (fo=2, routed)           1.073     7.602    cpu/id_ex/alu_op2[22]
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  cpu/id_ex/alu_result_mem[31]_i_28/O
                         net (fo=2, routed)           1.109     8.836    cpu/id_ex/alu_result_mem[31]_i_28_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.597    13.557    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    13.681 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.946    14.626    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.750 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.750    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    14.967 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           1.040    16.007    cpu/id_ex/alu/result[27]
    SLICE_X36Y99         LUT4 (Prop_lut4_I2_O)        0.327    16.334 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.803    17.137    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.326    17.463 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.037    18.500    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.624 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.476    21.100    cpu/id_ex/alu_z
    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.224 r  cpu/id_ex/pc[23]_i_4/O
                         net (fo=1, routed)           0.970    22.194    cpu/id_ex/pc[23]_i_4_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I3_O)        0.124    22.318 r  cpu/id_ex/pc[23]_i_1/O
                         net (fo=2, routed)           0.961    23.279    cpu/if_id/D[23]
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.124    23.403 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           1.005    24.408    pdu/hexplay_en_OBUF[6]_inst_i_7_1
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.124    24.532 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    24.532    pdu/data5[3]
    SLICE_X49Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    24.749 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.142    25.891    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.299    26.190 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.517    26.706    pdu/seg_a__27[3]
    SLICE_X45Y92         LUT4 (Prop_lut4_I0_O)        0.124    26.830 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.864    29.694    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    33.231 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    33.231    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.882ns  (logic 2.802ns (11.733%)  route 21.080ns (88.267%))
  Logic Levels:           14  (FDCE=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           1.302     1.758    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.882 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.804     3.686    cpu/ex_mem/p_7_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.810 f  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=49, routed)          2.596     6.406    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  cpu/id_ex/alu_result_mem[22]_i_11/O
                         net (fo=2, routed)           1.073     7.602    cpu/id_ex/alu_op2[22]
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  cpu/id_ex/alu_result_mem[31]_i_28/O
                         net (fo=2, routed)           1.109     8.836    cpu/id_ex/alu_result_mem[31]_i_28_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.597    13.557    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    13.681 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.946    14.626    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.750 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.750    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    14.967 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           1.040    16.007    cpu/id_ex/alu/result[27]
    SLICE_X36Y99         LUT4 (Prop_lut4_I2_O)        0.327    16.334 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.803    17.137    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.326    17.463 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.037    18.500    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.624 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         1.397    20.021    cpu/id_ex/alu_z
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.152    20.173 f  cpu/id_ex/pcd[31]_i_6/O
                         net (fo=69, routed)          3.377    23.550    cpu/if_id/p_1_in
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.332    23.882 r  cpu/if_id/inst_id[14]_i_1/O
                         net (fo=1, routed)           0.000    23.882    cpu/if_id/inst_id[14]_i_1_n_0
    SLICE_X32Y92         FDCE                                         r  cpu/if_id/inst_id_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/pcd_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.880ns  (logic 2.802ns (11.734%)  route 21.078ns (88.266%))
  Logic Levels:           14  (FDCE=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           1.302     1.758    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.882 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.804     3.686    cpu/ex_mem/p_7_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.810 f  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=49, routed)          2.596     6.406    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  cpu/id_ex/alu_result_mem[22]_i_11/O
                         net (fo=2, routed)           1.073     7.602    cpu/id_ex/alu_op2[22]
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  cpu/id_ex/alu_result_mem[31]_i_28/O
                         net (fo=2, routed)           1.109     8.836    cpu/id_ex/alu_result_mem[31]_i_28_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.597    13.557    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    13.681 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.946    14.626    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.750 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.750    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    14.967 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           1.040    16.007    cpu/id_ex/alu/result[27]
    SLICE_X36Y99         LUT4 (Prop_lut4_I2_O)        0.327    16.334 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.803    17.137    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.326    17.463 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.037    18.500    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.624 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         1.397    20.021    cpu/id_ex/alu_z
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.152    20.173 f  cpu/id_ex/pcd[31]_i_6/O
                         net (fo=69, routed)          3.375    23.548    cpu/if_id/p_1_in
    SLICE_X39Y92         LUT5 (Prop_lut5_I3_O)        0.332    23.880 r  cpu/if_id/pcd[18]_i_1/O
                         net (fo=1, routed)           0.000    23.880    cpu/if_id/p_0_in[18]
    SLICE_X39Y92         FDCE                                         r  cpu/if_id/pcd_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/pcd_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.654ns  (logic 2.802ns (11.846%)  route 20.852ns (88.154%))
  Logic Levels:           14  (FDCE=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[3]/C
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/wb_src_mem_reg[3]/Q
                         net (fo=5, routed)           1.302     1.758    cpu/ex_mem/wb_src_mem_reg[4]_0[3]
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.882 f  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=53, routed)          1.804     3.686    cpu/ex_mem/p_7_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.810 f  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=49, routed)          2.596     6.406    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.530 r  cpu/id_ex/alu_result_mem[22]_i_11/O
                         net (fo=2, routed)           1.073     7.602    cpu/id_ex/alu_op2[22]
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  cpu/id_ex/alu_result_mem[31]_i_28/O
                         net (fo=2, routed)           1.109     8.836    cpu/id_ex/alu_result_mem[31]_i_28_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  cpu/id_ex/alu_result_mem[31]_i_18/O
                         net (fo=65, routed)          4.597    13.557    cpu/id_ex/alu_result_mem[31]_i_18_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    13.681 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           0.946    14.626    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.750 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.750    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    14.967 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           1.040    16.007    cpu/id_ex/alu/result[27]
    SLICE_X36Y99         LUT4 (Prop_lut4_I2_O)        0.327    16.334 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.803    17.137    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.326    17.463 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.037    18.500    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.624 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         1.397    20.021    cpu/id_ex/alu_z
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.152    20.173 f  cpu/id_ex/pcd[31]_i_6/O
                         net (fo=69, routed)          3.150    23.322    cpu/if_id/p_1_in
    SLICE_X33Y92         LUT5 (Prop_lut5_I3_O)        0.332    23.654 r  cpu/if_id/pcd[19]_i_1/O
                         net (fo=1, routed)           0.000    23.654    cpu/if_id/p_0_in[19]
    SLICE_X33Y92         FDCE                                         r  cpu/if_id/pcd_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[22]/C
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[22]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/mem_wb/pc_add_4_wb_reg[31]_0[21]
    SLICE_X37Y97         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[0]/C
    SLICE_X49Y83         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/pc_add_imm_mem_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/mem_wb/pc_add_imm_mem[0]
    SLICE_X49Y83         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[21]/C
    SLICE_X39Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[21]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/pc_add_4_wb_reg[31]_0[20]
    SLICE_X39Y98         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[13]/C
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[13]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/pc_add_imm_mem[13]
    SLICE_X45Y87         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[22]/C
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[22]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/pc_add_imm_mem[22]
    SLICE_X41Y98         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[29]/C
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[29]/Q
                         net (fo=1, routed)           0.117     0.258    cpu/mem_wb/pc_add_imm_mem[29]
    SLICE_X36Y103        FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[12]/C
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[12]/Q
                         net (fo=1, routed)           0.117     0.258    cpu/mem_wb/pc_add_4_wb_reg[31]_0[11]
    SLICE_X46Y86         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/DP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[21]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[21]/Q
                         net (fo=10, routed)          0.125     0.266    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/D
    SLICE_X38Y96         RAMD64E                                      r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/DP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[21]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[21]/Q
                         net (fo=10, routed)          0.125     0.266    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/D
    SLICE_X38Y96         RAMD64E                                      r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/DP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/SP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[21]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[21]/Q
                         net (fo=10, routed)          0.125     0.266    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/D
    SLICE_X38Y96         RAMD64E                                      r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/SP.HIGH/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.548ns  (logic 5.860ns (27.197%)  route 15.688ns (72.803%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.233    pdu/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.808    12.496    cpu/regs/dpra[2]
    SLICE_X58Y89         MUXF7 (Prop_muxf7_S_O)       0.314    12.810 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_507/O
                         net (fo=1, routed)           0.000    12.810    cpu/regs/hexplay_en_OBUF[6]_inst_i_507_n_0
    SLICE_X58Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    12.908 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_415/O
                         net (fo=1, routed)           0.975    13.883    cpu/regs/hexplay_en_OBUF[6]_inst_i_415_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I2_O)        0.319    14.202 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_285/O
                         net (fo=1, routed)           0.951    15.153    pdu/rf_data[12]
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    15.277 r  pdu/hexplay_en_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           0.982    16.259    pdu/hexplay_en_OBUF[6]_inst_i_120_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.383 r  pdu/hexplay_en_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    16.383    pdu/data3[0]
    SLICE_X45Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    16.600 r  pdu/hexplay_en_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.835    17.435    pdu/hexplay_en_OBUF[6]_inst_i_12_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.299    17.734 r  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.196    18.929    pdu/seg_a__27[0]
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.152    19.081 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.942    23.023    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    26.781 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.781    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.295ns  (logic 5.652ns (26.542%)  route 15.642ns (73.458%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.233    pdu/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.808    12.496    cpu/regs/dpra[2]
    SLICE_X58Y89         MUXF7 (Prop_muxf7_S_O)       0.314    12.810 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_507/O
                         net (fo=1, routed)           0.000    12.810    cpu/regs/hexplay_en_OBUF[6]_inst_i_507_n_0
    SLICE_X58Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    12.908 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_415/O
                         net (fo=1, routed)           0.975    13.883    cpu/regs/hexplay_en_OBUF[6]_inst_i_415_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I2_O)        0.319    14.202 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_285/O
                         net (fo=1, routed)           0.951    15.153    pdu/rf_data[12]
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    15.277 r  pdu/hexplay_en_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           0.982    16.259    pdu/hexplay_en_OBUF[6]_inst_i_120_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.383 r  pdu/hexplay_en_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    16.383    pdu/data3[0]
    SLICE_X45Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    16.600 r  pdu/hexplay_en_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.835    17.435    pdu/hexplay_en_OBUF[6]_inst_i_12_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.299    17.734 r  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.196    18.929    pdu/seg_a__27[0]
    SLICE_X44Y92         LUT4 (Prop_lut4_I2_O)        0.124    19.053 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.897    22.950    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    26.527 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.527    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.209ns  (logic 5.739ns (27.058%)  route 15.470ns (72.942%))
  Logic Levels:           9  (LUT4=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.233    pdu/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  pdu/cnt_m_rf_reg[1]_rep/Q
                         net (fo=213, routed)         3.885     9.573    pdu/dpra[1]
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  pdu/hexplay_en_OBUF[6]_inst_i_456/O
                         net (fo=1, routed)           0.162     9.859    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_222
    SLICE_X54Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.983 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_388/O
                         net (fo=32, routed)          3.541    13.524    cpu/regs/rd22
    SLICE_X52Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.648 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_344/O
                         net (fo=1, routed)           1.068    14.716    pdu/rf_data[25]
    SLICE_X52Y97         LUT4 (Prop_lut4_I3_O)        0.150    14.866 r  pdu/hexplay_en_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.981    15.847    pdu/hexplay_en_OBUF[6]_inst_i_175_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.332    16.179 r  pdu/hexplay_en_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.000    16.179    pdu/data6[1]
    SLICE_X49Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    16.391 r  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.334    17.725    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.299    18.024 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.847    18.871    pdu/seg_a__27[1]
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.154    19.025 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.653    22.678    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    26.441 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.441    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.887ns  (logic 5.861ns (28.062%)  route 15.025ns (71.938%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.233    pdu/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.808    12.496    cpu/regs/dpra[2]
    SLICE_X58Y89         MUXF7 (Prop_muxf7_S_O)       0.314    12.810 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_507/O
                         net (fo=1, routed)           0.000    12.810    cpu/regs/hexplay_en_OBUF[6]_inst_i_507_n_0
    SLICE_X58Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    12.908 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_415/O
                         net (fo=1, routed)           0.975    13.883    cpu/regs/hexplay_en_OBUF[6]_inst_i_415_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I2_O)        0.319    14.202 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_285/O
                         net (fo=1, routed)           0.951    15.153    pdu/rf_data[12]
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    15.277 r  pdu/hexplay_en_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           0.982    16.259    pdu/hexplay_en_OBUF[6]_inst_i_120_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.383 r  pdu/hexplay_en_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    16.383    pdu/data3[0]
    SLICE_X45Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    16.600 r  pdu/hexplay_en_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.835    17.435    pdu/hexplay_en_OBUF[6]_inst_i_12_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.299    17.734 r  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.188    18.922    pdu/seg_a__27[0]
    SLICE_X44Y92         LUT4 (Prop_lut4_I2_O)        0.152    19.074 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.287    22.361    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    26.119 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.119    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.521ns  (logic 5.479ns (26.697%)  route 15.043ns (73.303%))
  Logic Levels:           9  (LUT4=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.233    pdu/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  pdu/cnt_m_rf_reg[1]_rep/Q
                         net (fo=213, routed)         3.885     9.573    pdu/dpra[1]
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  pdu/hexplay_en_OBUF[6]_inst_i_456/O
                         net (fo=1, routed)           0.162     9.859    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_222
    SLICE_X54Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.983 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_388/O
                         net (fo=32, routed)          3.541    13.524    cpu/regs/rd22
    SLICE_X52Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.648 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_344/O
                         net (fo=1, routed)           1.068    14.716    pdu/rf_data[25]
    SLICE_X52Y97         LUT4 (Prop_lut4_I3_O)        0.150    14.866 f  pdu/hexplay_en_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.981    15.847    pdu/hexplay_en_OBUF[6]_inst_i_175_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.332    16.179 f  pdu/hexplay_en_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.000    16.179    pdu/data6[1]
    SLICE_X49Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    16.391 f  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.334    17.725    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.299    18.024 f  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.847    18.871    pdu/seg_a__27[1]
    SLICE_X44Y92         LUT4 (Prop_lut4_I1_O)        0.124    18.995 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.226    22.221    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    25.754 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    25.754    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.283ns  (logic 5.568ns (27.451%)  route 14.715ns (72.549%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.233    pdu/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.808    12.496    cpu/regs/dpra[2]
    SLICE_X58Y89         MUXF7 (Prop_muxf7_S_O)       0.314    12.810 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_507/O
                         net (fo=1, routed)           0.000    12.810    cpu/regs/hexplay_en_OBUF[6]_inst_i_507_n_0
    SLICE_X58Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    12.908 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_415/O
                         net (fo=1, routed)           0.975    13.883    cpu/regs/hexplay_en_OBUF[6]_inst_i_415_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I2_O)        0.319    14.202 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_285/O
                         net (fo=1, routed)           0.951    15.153    pdu/rf_data[12]
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    15.277 f  pdu/hexplay_en_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           0.982    16.259    pdu/hexplay_en_OBUF[6]_inst_i_120_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.383 f  pdu/hexplay_en_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    16.383    pdu/data3[0]
    SLICE_X45Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    16.600 f  pdu/hexplay_en_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.835    17.435    pdu/hexplay_en_OBUF[6]_inst_i_12_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.299    17.734 f  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.188    18.922    pdu/seg_a__27[0]
    SLICE_X44Y92         LUT4 (Prop_lut4_I1_O)        0.124    19.046 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.977    22.023    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    25.516 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.516    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.164ns  (logic 5.482ns (27.188%)  route 14.682ns (72.812%))
  Logic Levels:           9  (LUT4=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.233    pdu/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  pdu/cnt_m_rf_reg[1]_rep/Q
                         net (fo=213, routed)         3.885     9.573    pdu/dpra[1]
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  pdu/hexplay_en_OBUF[6]_inst_i_456/O
                         net (fo=1, routed)           0.162     9.859    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_222
    SLICE_X54Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.983 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_388/O
                         net (fo=32, routed)          3.541    13.524    cpu/regs/rd22
    SLICE_X52Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.648 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_344/O
                         net (fo=1, routed)           1.068    14.716    pdu/rf_data[25]
    SLICE_X52Y97         LUT4 (Prop_lut4_I3_O)        0.150    14.866 r  pdu/hexplay_en_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.981    15.847    pdu/hexplay_en_OBUF[6]_inst_i_175_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.332    16.179 r  pdu/hexplay_en_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.000    16.179    pdu/data6[1]
    SLICE_X49Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    16.391 r  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.334    17.725    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.299    18.024 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.848    18.872    pdu/seg_a__27[1]
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.124    18.996 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.864    21.860    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    25.397 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.397    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.161ns  (logic 4.363ns (39.096%)  route 6.797ns (60.904%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.226    pdu/clk_IBUF_BUFG
    SLICE_X55Y90         FDCE                                         r  pdu/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 f  pdu/cnt_reg[17]/Q
                         net (fo=25, routed)          2.718     8.400    pdu/sel0[0]
    SLICE_X53Y94         LUT3 (Prop_lut3_I1_O)        0.152     8.552 r  pdu/hexplay_se_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.079    12.631    hexplay_se_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    16.386 r  hexplay_se_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.386    hexplay_se[7]
    U13                                                               r  hexplay_se[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.714ns  (logic 4.154ns (38.774%)  route 6.560ns (61.226%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.226    pdu/clk_IBUF_BUFG
    SLICE_X55Y90         FDCE                                         r  pdu/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  pdu/cnt_reg[17]/Q
                         net (fo=25, routed)          2.634     8.316    pdu/sel0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I1_O)        0.124     8.440 r  pdu/hexplay_se_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.926    12.366    hexplay_se_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.940 r  hexplay_se_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.940    hexplay_se[2]
    T9                                                                r  hexplay_se[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.166ns  (logic 4.335ns (42.644%)  route 5.831ns (57.356%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.226    pdu/clk_IBUF_BUFG
    SLICE_X55Y90         FDCE                                         r  pdu/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.456     5.682 f  pdu/cnt_reg[17]/Q
                         net (fo=25, routed)          2.634     8.316    pdu/sel0[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I1_O)        0.119     8.435 r  pdu/hexplay_se_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.196    11.631    hexplay_se_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760    15.391 r  hexplay_se_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.391    hexplay_se[3]
    J14                                                               r  hexplay_se[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.231ns (36.289%)  route 0.406ns (63.711%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.177     1.800    cpu/ex_mem/valid_r
    SLICE_X54Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  cpu/ex_mem/mem_rd_reg[0]_i_2/O
                         net (fo=1, routed)           0.229     2.074    cpu/ex_mem/mem_rd_reg[0]_i_2_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I1_O)        0.045     2.119 r  cpu/ex_mem/mem_rd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.119    cpu/mem_wb/mem_rd_reg_reg[31]_1[0]
    SLICE_X54Y91         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.231ns (34.886%)  route 0.431ns (65.114%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.375     2.000    cpu/ex_mem/mem_rd_reg_reg[4][1]
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.045     2.045 r  cpu/ex_mem/mem_rd_reg[1]_i_2/O
                         net (fo=1, routed)           0.056     2.100    cpu/ex_mem/mem_rd_reg[1]_i_2_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.045     2.145 r  cpu/ex_mem/mem_rd_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.145    cpu/mem_wb/mem_rd_reg_reg[31]_1[1]
    SLICE_X54Y88         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.254ns (37.811%)  route 0.418ns (62.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.481    pdu/clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  pdu/in_r_reg[3]/Q
                         net (fo=2, routed)           0.232     1.878    cpu/ex_mem/mem_rd_reg_reg[4][3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.923 r  cpu/ex_mem/mem_rd_reg[3]_i_2/O
                         net (fo=1, routed)           0.186     2.108    cpu/ex_mem/mem_rd_reg[3]_i_2_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I0_O)        0.045     2.153 r  cpu/ex_mem/mem_rd_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.153    cpu/mem_wb/mem_rd_reg_reg[31]_1[3]
    SLICE_X53Y88         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.231ns (28.066%)  route 0.592ns (71.934%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pdu/in_r_reg[4]/Q
                         net (fo=2, routed)           0.295     1.918    cpu/ex_mem/mem_rd_reg_reg[4][4]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.963 r  cpu/ex_mem/mem_rd_reg[4]_i_2/O
                         net (fo=1, routed)           0.297     2.260    cpu/ex_mem/mem_rd_reg[4]_i_2_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.305 r  cpu/ex_mem/mem_rd_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.305    cpu/mem_wb/mem_rd_reg_reg[31]_1[4]
    SLICE_X52Y90         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.837ns  (logic 0.254ns (30.329%)  route 0.583ns (69.671%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.481    pdu/clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  pdu/in_r_reg[2]/Q
                         net (fo=2, routed)           0.259     1.905    cpu/ex_mem/mem_rd_reg_reg[4][2]
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.950 r  cpu/ex_mem/mem_rd_reg[2]_i_2/O
                         net (fo=1, routed)           0.324     2.274    cpu/ex_mem/mem_rd_reg[2]_i_2_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.045     2.319 r  cpu/ex_mem/mem_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.319    cpu/mem_wb/mem_rd_reg_reg[31]_1[2]
    SLICE_X53Y86         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.438ns (57.340%)  route 1.070ns (42.660%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.481    pdu/clk_IBUF_BUFG
    SLICE_X52Y89         FDPE                                         r  pdu/out0_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  pdu/out0_r_reg[4]/Q
                         net (fo=1, routed)           0.112     1.735    pdu/out0_r[4]
    SLICE_X53Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  pdu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.958     2.737    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.990 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.990    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.422ns (55.081%)  route 1.160ns (44.919%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X55Y95         FDPE                                         r  pdu/out0_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  pdu/out0_r_reg[1]/Q
                         net (fo=1, routed)           0.219     1.843    pdu/out0_r[1]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.888 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.941     2.829    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.065 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.065    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/ready_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.397ns (52.729%)  route 1.252ns (47.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X53Y87         FDPE                                         r  pdu/ready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.621 r  pdu/ready_r_reg/Q
                         net (fo=1, routed)           1.252     2.874    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     4.130 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.130    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.407ns (53.055%)  route 1.245ns (46.945%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X55Y95         FDPE                                         r  pdu/out0_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  pdu/out0_r_reg[0]/Q
                         net (fo=1, routed)           0.156     1.780    pdu/out0_r[0]
    SLICE_X55Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  pdu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.089     2.915    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.136 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.136    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.437ns (53.714%)  route 1.238ns (46.286%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.481    pdu/clk_IBUF_BUFG
    SLICE_X52Y89         FDPE                                         r  pdu/out0_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  pdu/out0_r_reg[3]/Q
                         net (fo=1, routed)           0.279     1.901    pdu/out0_r[3]
    SLICE_X52Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.946 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.959     2.906    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.157 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.157    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.522ns  (logic 1.508ns (12.042%)  route 11.014ns (87.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)       11.014    12.522    pdu/sw_IBUF[7]
    SLICE_X45Y100        FDCE                                         f  pdu/out1_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.500     4.922    pdu/clk_IBUF_BUFG
    SLICE_X45Y100        FDCE                                         r  pdu/out1_r_reg[23]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.522ns  (logic 1.508ns (12.042%)  route 11.014ns (87.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)       11.014    12.522    pdu/sw_IBUF[7]
    SLICE_X45Y100        FDCE                                         f  pdu/out1_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.500     4.922    pdu/clk_IBUF_BUFG
    SLICE_X45Y100        FDCE                                         r  pdu/out1_r_reg[27]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/ready_r_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.697ns  (logic 1.508ns (19.592%)  route 6.189ns (80.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        6.189     7.697    pdu/sw_IBUF[7]
    SLICE_X53Y87         FDPE                                         f  pdu/ready_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.500     4.923    pdu/clk_IBUF_BUFG
    SLICE_X53Y87         FDPE                                         r  pdu/ready_r_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out0_r_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.647ns  (logic 1.508ns (19.719%)  route 6.139ns (80.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        6.139     7.647    pdu/sw_IBUF[7]
    SLICE_X55Y95         FDPE                                         f  pdu/out0_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X55Y95         FDPE                                         r  pdu/out0_r_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out0_r_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.647ns  (logic 1.508ns (19.719%)  route 6.139ns (80.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        6.139     7.647    pdu/sw_IBUF[7]
    SLICE_X55Y95         FDPE                                         f  pdu/out0_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X55Y95         FDPE                                         r  pdu/out0_r_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[0]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.508ns (19.804%)  route 6.106ns (80.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        6.106     7.614    pdu/sw_IBUF[7]
    SLICE_X59Y94         FDCE                                         f  pdu/cnt_m_rf_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509     4.932    pdu/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.508ns (19.804%)  route 6.106ns (80.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        6.106     7.614    pdu/sw_IBUF[7]
    SLICE_X59Y94         FDCE                                         f  pdu/cnt_m_rf_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509     4.932    pdu/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.508ns (19.804%)  route 6.106ns (80.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        6.106     7.614    pdu/sw_IBUF[7]
    SLICE_X59Y94         FDCE                                         f  pdu/cnt_m_rf_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509     4.932    pdu/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.508ns (19.804%)  route 6.106ns (80.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        6.106     7.614    pdu/sw_IBUF[7]
    SLICE_X58Y94         FDCE                                         f  pdu/cnt_m_rf_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509     4.932    pdu/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.508ns (19.804%)  route 6.106ns (80.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        6.106     7.614    pdu/sw_IBUF[7]
    SLICE_X58Y94         FDCE                                         f  pdu/cnt_m_rf_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509     4.932    pdu/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[27]/C
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[27]/Q
                         net (fo=10, routed)          0.114     0.255    pdu/D[27]
    SLICE_X45Y100        FDCE                                         r  pdu/out1_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.833     1.998    pdu/clk_IBUF_BUFG
    SLICE_X45Y100        FDCE                                         r  pdu/out1_r_reg[27]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[17]/C
    SLICE_X43Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[17]/Q
                         net (fo=10, routed)          0.122     0.263    pdu/D[17]
    SLICE_X45Y95         FDCE                                         r  pdu/out1_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     2.003    pdu/clk_IBUF_BUFG
    SLICE_X45Y95         FDCE                                         r  pdu/out1_r_reg[17]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.209%)  route 0.140ns (49.791%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[24]/C
    SLICE_X48Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[24]/Q
                         net (fo=10, routed)          0.140     0.281    pdu/D[24]
    SLICE_X49Y97         FDCE                                         r  pdu/out1_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     2.003    pdu/clk_IBUF_BUFG
    SLICE_X49Y97         FDCE                                         r  pdu/out1_r_reg[24]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.170%)  route 0.140ns (49.830%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[16]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[16]/Q
                         net (fo=10, routed)          0.140     0.281    pdu/D[16]
    SLICE_X47Y95         FDCE                                         r  pdu/out1_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  pdu/out1_r_reg[16]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.616%)  route 0.182ns (56.384%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[13]/C
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[13]/Q
                         net (fo=10, routed)          0.182     0.323    pdu/D[13]
    SLICE_X47Y93         FDCE                                         r  pdu/out1_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  pdu/out1_r_reg[13]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out0_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.950%)  route 0.187ns (57.050%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[4]/C
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[4]/Q
                         net (fo=11, routed)          0.187     0.328    pdu/D[4]
    SLICE_X52Y89         FDPE                                         r  pdu/out0_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.832     1.997    pdu/clk_IBUF_BUFG
    SLICE_X52Y89         FDPE                                         r  pdu/out0_r_reg[4]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.067%)  route 0.194ns (57.933%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[29]/C
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[29]/Q
                         net (fo=10, routed)          0.194     0.335    pdu/D[29]
    SLICE_X52Y99         FDCE                                         r  pdu/out1_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  pdu/out1_r_reg[29]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.032%)  route 0.203ns (58.968%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[21]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[21]/Q
                         net (fo=10, routed)          0.203     0.344    pdu/D[21]
    SLICE_X47Y96         FDPE                                         r  pdu/out1_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X47Y96         FDPE                                         r  pdu/out1_r_reg[21]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.411%)  route 0.217ns (60.589%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[4]/C
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[4]/Q
                         net (fo=11, routed)          0.217     0.358    pdu/D[4]
    SLICE_X52Y95         FDPE                                         r  pdu/out1_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X52Y95         FDPE                                         r  pdu/out1_r_reg[4]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/ready_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.515%)  route 0.196ns (54.485%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[0]/C
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/b_mem_reg[0]/Q
                         net (fo=12, routed)          0.196     0.360    pdu/D[0]
    SLICE_X53Y87         FDPE                                         r  pdu/ready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.830     1.995    pdu/clk_IBUF_BUFG
    SLICE_X53Y87         FDPE                                         r  pdu/ready_r_reg/C





