vendor_name = ModelSim
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_tb.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tail_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_clkdiv.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/int_sync.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/head_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frc_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/FRACTIONAL_Counter2.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_tb.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_sync.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_sv.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/digmod.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff_sub.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff_sub.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/ph_tb.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/spi_data_transm.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/accumulation.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/Chain1.cdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/Chain2.cdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/Chain1.cdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/de0_tdc.cbx.xml
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/aglobal140.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_f1j.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_ngh.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cntr_i6j.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cmpr_vgc.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/altsyncram_i0a1.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin8bit.mif
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, c:/quartus/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/quartus/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/quartus/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/quartus/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/altsyncram_iu14.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/mux_ssc.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/declut.inc
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/decode_dvf.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cntr_jgi.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cmpr_sgc.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cntr_j6j.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cntr_egi.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cmpr_qgc.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cntr_23j.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cmpr_ngc.tdf
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/quartus/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/de0_tdc.sdc
design_name = DE0_TDC
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0, DE0_TDC, 1
instance = comp, \LED[0]~output , LED[0]~output, DE0_TDC, 1
instance = comp, \LED[1]~output , LED[1]~output, DE0_TDC, 1
instance = comp, \LED[2]~output , LED[2]~output, DE0_TDC, 1
instance = comp, \LED[3]~output , LED[3]~output, DE0_TDC, 1
instance = comp, \LED[4]~output , LED[4]~output, DE0_TDC, 1
instance = comp, \LED[5]~output , LED[5]~output, DE0_TDC, 1
instance = comp, \LED[6]~output , LED[6]~output, DE0_TDC, 1
instance = comp, \LED[7]~output , LED[7]~output, DE0_TDC, 1
instance = comp, \MOD~output , MOD~output, DE0_TDC, 1
instance = comp, \MOD_STATIC~output , MOD_STATIC~output, DE0_TDC, 1
instance = comp, \TRIG~output , TRIG~output, DE0_TDC, 1
instance = comp, \DAC_OUT[0]~output , DAC_OUT[0]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[1]~output , DAC_OUT[1]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[2]~output , DAC_OUT[2]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[3]~output , DAC_OUT[3]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[4]~output , DAC_OUT[4]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[5]~output , DAC_OUT[5]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[6]~output , DAC_OUT[6]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[7]~output , DAC_OUT[7]~output, DE0_TDC, 1
instance = comp, \DAC_WR~output , DAC_WR~output, DE0_TDC, 1
instance = comp, \DAC2_DB[0]~output , DAC2_DB[0]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[1]~output , DAC2_DB[1]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[2]~output , DAC2_DB[2]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[3]~output , DAC2_DB[3]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[4]~output , DAC2_DB[4]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[5]~output , DAC2_DB[5]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[6]~output , DAC2_DB[6]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[7]~output , DAC2_DB[7]~output, DE0_TDC, 1
instance = comp, \DAC2_WR~output , DAC2_WR~output, DE0_TDC, 1
instance = comp, \TEST_SIGNAL~output , TEST_SIGNAL~output, DE0_TDC, 1
instance = comp, \TEST_SIGNAL2~output , TEST_SIGNAL2~output, DE0_TDC, 1
instance = comp, \SPI3_CLK~output , SPI3_CLK~output, DE0_TDC, 1
instance = comp, \SPI3_MOSI~output , SPI3_MOSI~output, DE0_TDC, 1
instance = comp, \SPI3_SS~output , SPI3_SS~output, DE0_TDC, 1
instance = comp, \SPI1_MOSI~output , SPI1_MOSI~output, DE0_TDC, 1
instance = comp, \SPI1_SS~output , SPI1_SS~output, DE0_TDC, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, DE0_TDC, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|pll1 , cb_inst|pll_inst|altpll_component|auto_generated|pll1, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[0]~16 , ph_ctl|clk_div[0]~16, DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~4 , ph_ctl|Equal0~4, DE0_TDC, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_d[1]~feeder , ph_ctl|key_ctl_d[1]~feeder, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_d[1] , ph_ctl|key_ctl_d[1], DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_q[1] , ph_ctl|key_ctl_q[1], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[1]~0 , ph_ctl|clk_max[1]~0, DE0_TDC, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_d[0] , ph_ctl|key_ctl_d[0], DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_q[0] , ph_ctl|key_ctl_q[0], DE0_TDC, 1
instance = comp, \ph_ctl|always0~0 , ph_ctl|always0~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[3]~1 , ph_ctl|clk_max[3]~1, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[3] , ph_ctl|clk_max[3], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[7]~3 , ph_ctl|clk_max[7]~3, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[7] , ph_ctl|clk_max[7], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8]~4 , ph_ctl|clk_max[8]~4, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8] , ph_ctl|clk_max[8], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~0 , ph_ctl|Equal0~0, DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~1 , ph_ctl|Equal0~1, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[6]~2 , ph_ctl|clk_max[6]~2, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[6] , ph_ctl|clk_max[6], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~2 , ph_ctl|Equal0~2, DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~3 , ph_ctl|Equal0~3, DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~6 , ph_ctl|Equal0~6, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[0] , ph_ctl|clk_div[0], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[1]~18 , ph_ctl|clk_div[1]~18, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[1] , ph_ctl|clk_div[1], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[2]~20 , ph_ctl|clk_div[2]~20, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[2] , ph_ctl|clk_div[2], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[3]~22 , ph_ctl|clk_div[3]~22, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[3] , ph_ctl|clk_div[3], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[4]~24 , ph_ctl|clk_div[4]~24, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[4] , ph_ctl|clk_div[4], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[5]~26 , ph_ctl|clk_div[5]~26, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[5] , ph_ctl|clk_div[5], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[6]~28 , ph_ctl|clk_div[6]~28, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[6] , ph_ctl|clk_div[6], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[7]~30 , ph_ctl|clk_div[7]~30, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[7] , ph_ctl|clk_div[7], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[8]~32 , ph_ctl|clk_div[8]~32, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[8] , ph_ctl|clk_div[8], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[9]~34 , ph_ctl|clk_div[9]~34, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[9] , ph_ctl|clk_div[9], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[10]~36 , ph_ctl|clk_div[10]~36, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[10] , ph_ctl|clk_div[10], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[11]~38 , ph_ctl|clk_div[11]~38, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[11] , ph_ctl|clk_div[11], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[12]~40 , ph_ctl|clk_div[12]~40, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[12] , ph_ctl|clk_div[12], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[13]~42 , ph_ctl|clk_div[13]~42, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[13] , ph_ctl|clk_div[13], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[14]~44 , ph_ctl|clk_div[14]~44, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[14] , ph_ctl|clk_div[14], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[15]~46 , ph_ctl|clk_div[15]~46, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[15] , ph_ctl|clk_div[15], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~5 , ph_ctl|Equal0~5, DE0_TDC, 1
instance = comp, \ph_ctl|clk_10k~0 , ph_ctl|clk_10k~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_10k , ph_ctl|clk_10k, DE0_TDC, 1
instance = comp, \Add0~0 , Add0~0, DE0_TDC, 1
instance = comp, \clk_div[0] , clk_div[0], DE0_TDC, 1
instance = comp, \Add0~2 , Add0~2, DE0_TDC, 1
instance = comp, \clk_div[1] , clk_div[1], DE0_TDC, 1
instance = comp, \Add0~4 , Add0~4, DE0_TDC, 1
instance = comp, \clk_div[2] , clk_div[2], DE0_TDC, 1
instance = comp, \Add0~6 , Add0~6, DE0_TDC, 1
instance = comp, \clk_div[3] , clk_div[3], DE0_TDC, 1
instance = comp, \Add0~8 , Add0~8, DE0_TDC, 1
instance = comp, \clk_div~4 , clk_div~4, DE0_TDC, 1
instance = comp, \clk_div[4] , clk_div[4], DE0_TDC, 1
instance = comp, \Add0~10 , Add0~10, DE0_TDC, 1
instance = comp, \clk_div[5] , clk_div[5], DE0_TDC, 1
instance = comp, \Add0~12 , Add0~12, DE0_TDC, 1
instance = comp, \clk_div[6] , clk_div[6], DE0_TDC, 1
instance = comp, \Add0~14 , Add0~14, DE0_TDC, 1
instance = comp, \clk_div[7] , clk_div[7], DE0_TDC, 1
instance = comp, \Add0~16 , Add0~16, DE0_TDC, 1
instance = comp, \clk_div~3 , clk_div~3, DE0_TDC, 1
instance = comp, \clk_div[8] , clk_div[8], DE0_TDC, 1
instance = comp, \Add0~18 , Add0~18, DE0_TDC, 1
instance = comp, \clk_div~2 , clk_div~2, DE0_TDC, 1
instance = comp, \clk_div[9] , clk_div[9], DE0_TDC, 1
instance = comp, \Equal0~2 , Equal0~2, DE0_TDC, 1
instance = comp, \Add0~20 , Add0~20, DE0_TDC, 1
instance = comp, \clk_div~1 , clk_div~1, DE0_TDC, 1
instance = comp, \clk_div[10] , clk_div[10], DE0_TDC, 1
instance = comp, \Add0~22 , Add0~22, DE0_TDC, 1
instance = comp, \clk_div[11] , clk_div[11], DE0_TDC, 1
instance = comp, \Add0~24 , Add0~24, DE0_TDC, 1
instance = comp, \clk_div[12] , clk_div[12], DE0_TDC, 1
instance = comp, \Add0~26 , Add0~26, DE0_TDC, 1
instance = comp, \clk_div~0 , clk_div~0, DE0_TDC, 1
instance = comp, \clk_div[13] , clk_div[13], DE0_TDC, 1
instance = comp, \Equal0~1 , Equal0~1, DE0_TDC, 1
instance = comp, \Equal0~3 , Equal0~3, DE0_TDC, 1
instance = comp, \Add0~28 , Add0~28, DE0_TDC, 1
instance = comp, \clk_div[14] , clk_div[14], DE0_TDC, 1
instance = comp, \Add0~30 , Add0~30, DE0_TDC, 1
instance = comp, \clk_div[15] , clk_div[15], DE0_TDC, 1
instance = comp, \Equal0~0 , Equal0~0, DE0_TDC, 1
instance = comp, \Equal0~4 , Equal0~4, DE0_TDC, 1
instance = comp, \clk_10k~0 , clk_10k~0, DE0_TDC, 1
instance = comp, \SIGNAL~input , SIGNAL~input, DE0_TDC, 1
instance = comp, \SW[8]~input , SW[8]~input, DE0_TDC, 1
instance = comp, \byass_data1|Add0~1 , byass_data1|Add0~1, DE0_TDC, 1
instance = comp, \byass_data1|Add0~2 , byass_data1|Add0~2, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[2]~2 , byass_data1|count_byass[2]~2, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[2]~4 , byass_data1|count_byass[2]~4, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[1] , byass_data1|count_byass[1], DE0_TDC, 1
instance = comp, \byass_data1|Add0~4 , byass_data1|Add0~4, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[2]~6 , byass_data1|count_byass[2]~6, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[2] , byass_data1|count_byass[2], DE0_TDC, 1
instance = comp, \byass_data1|Add0~6 , byass_data1|Add0~6, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[3] , byass_data1|count_byass[3], DE0_TDC, 1
instance = comp, \byass_data1|output_buf[3]~1 , byass_data1|output_buf[3]~1, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[0]~3 , byass_data1|count_byass[0]~3, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[0] , byass_data1|count_byass[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][0]~feeder , tdc_inst_0|lr_mod[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][0] , tdc_inst_0|lr_mod[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][1]~feeder , tdc_inst_0|lr_mod[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][1] , tdc_inst_0|lr_mod[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_d , tdc_inst_0|gen[0].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~20 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[0][0] , tdc_inst_0|lr_signal[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[0][1] , tdc_inst_0|lr_signal[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|signal_d , tdc_inst_0|gen[0].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|signal_xor , tdc_inst_0|gen[0].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_posedge , tdc_inst_0|gen[0].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[4] , tdc_inst_0|gen[0].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_negedge , tdc_inst_0|gen[0].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[4] , tdc_inst_0|gen[0].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[0].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[0].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[0].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[0].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_valid~0 , tdc_inst_0|gen[0].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~0 , tdc_inst_0|gen[0].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[3] , tdc_inst_0|gen[0].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[3] , tdc_inst_0|gen[0].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~1 , tdc_inst_0|gen[0].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[2] , tdc_inst_0|gen[0].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[2]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[2] , tdc_inst_0|gen[0].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~2 , tdc_inst_0|gen[0].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[1]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[1] , tdc_inst_0|gen[0].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[1] , tdc_inst_0|gen[0].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~3 , tdc_inst_0|gen[0].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[0] , tdc_inst_0|gen[0].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[0] , tdc_inst_0|gen[0].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~4 , tdc_inst_0|gen[0].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[0]~10 , tdc_inst_0|gen[0].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[1]~12 , tdc_inst_0|gen[0].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[2]~14 , tdc_inst_0|gen[0].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[3]~16 , tdc_inst_0|gen[0].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[4]~18 , tdc_inst_0|gen[0].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[0].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[0].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[0].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[0].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[0].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|wr_en~0 , tdc_inst_0|gen[0].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[4] , tdc_inst_0|gen[0].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[10][0]~feeder , tdc_inst_0|lr_mod[10][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[10][0] , tdc_inst_0|lr_mod[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[10][1]~feeder , tdc_inst_0|lr_mod[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[10][1] , tdc_inst_0|lr_mod[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|mod_d~feeder , tdc_inst_0|gen[10].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|mod_d , tdc_inst_0|gen[10].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|mod_posedge , tdc_inst_0|gen[10].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[10][0] , tdc_inst_0|lr_signal[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[10][1]~feeder , tdc_inst_0|lr_signal[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[10][1] , tdc_inst_0|lr_signal[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|signal_d , tdc_inst_0|gen[10].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|signal_xor , tdc_inst_0|gen[10].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|mod_negedge , tdc_inst_0|gen[10].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[10].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[10].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[10].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[10].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|n_data_valid~0 , tdc_inst_0|gen[10].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[10].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[10].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[10].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[10].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[10].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|wr_en~0 , tdc_inst_0|gen[10].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|wr_en , tdc_inst_0|gen[10].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|next_state.st_ena_off~0 , tdc_inst_0|fr_sync|next_state.st_ena_off~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_ena_off , tdc_inst_0|fr_sync|state.st_ena_off, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_change_clock~feeder , tdc_inst_0|fr_sync|state.st_change_clock~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_change_clock , tdc_inst_0|fr_sync|state.st_change_clock, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_read_data~feeder , tdc_inst_0|fr_sync|state.st_read_data~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_read_data , tdc_inst_0|fr_sync|state.st_read_data, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|out_valid , tdc_inst_0|fr_sync|out_valid, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[10][0] , tdc_inst_0|fr_sync|lr_clear[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[10][1] , tdc_inst_0|fr_sync|lr_clear[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[10][0]~12 , tdc_inst_0|fr_sync|lr_ena[10][0]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[10][0] , tdc_inst_0|fr_sync|lr_ena[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[10][1]~feeder , tdc_inst_0|fr_sync|lr_ena[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[10][1] , tdc_inst_0|fr_sync|lr_ena[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~12 , tdc_inst_0|fr_sync|data_wr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[10] , tdc_inst_0|fr_sync|data_wr[10], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[11][0]~feeder , tdc_inst_0|lr_signal[11][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[11][0] , tdc_inst_0|lr_signal[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[11][1]~feeder , tdc_inst_0|lr_signal[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[11][1] , tdc_inst_0|lr_signal[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|signal_d , tdc_inst_0|gen[11].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|signal_xor , tdc_inst_0|gen[11].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[11][0]~feeder , tdc_inst_0|lr_mod[11][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[11][0] , tdc_inst_0|lr_mod[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[11][1]~feeder , tdc_inst_0|lr_mod[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[11][1] , tdc_inst_0|lr_mod[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|mod_d~feeder , tdc_inst_0|gen[11].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|mod_d , tdc_inst_0|gen[11].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|mod_negedge , tdc_inst_0|gen[11].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|mod_posedge , tdc_inst_0|gen[11].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[11].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[11].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[11].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[11].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|n_data_valid~0 , tdc_inst_0|gen[11].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[11].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[11].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[11].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[11].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[11].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|wr_en~0 , tdc_inst_0|gen[11].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|wr_en , tdc_inst_0|gen[11].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[11][0]~feeder , tdc_inst_0|fr_sync|lr_clear[11][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[11][0] , tdc_inst_0|fr_sync|lr_clear[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[11][1] , tdc_inst_0|fr_sync|lr_clear[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[11][0]~13 , tdc_inst_0|fr_sync|lr_ena[11][0]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[11][0] , tdc_inst_0|fr_sync|lr_ena[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[11][1]~feeder , tdc_inst_0|fr_sync|lr_ena[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[11][1] , tdc_inst_0|fr_sync|lr_ena[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~13 , tdc_inst_0|fr_sync|data_wr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[11] , tdc_inst_0|fr_sync|data_wr[11], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[4][0]~feeder , tdc_inst_0|fr_sync|lr_clear[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[4][0] , tdc_inst_0|fr_sync|lr_clear[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[4][1]~feeder , tdc_inst_0|fr_sync|lr_clear[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[4][1] , tdc_inst_0|fr_sync|lr_clear[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[4][0] , tdc_inst_0|lr_mod[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[4][1]~feeder , tdc_inst_0|lr_mod[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[4][1] , tdc_inst_0|lr_mod[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|mod_d , tdc_inst_0|gen[4].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|mod_negedge , tdc_inst_0|gen[4].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|mod_posedge , tdc_inst_0|gen[4].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[4][0]~feeder , tdc_inst_0|lr_signal[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[4][0] , tdc_inst_0|lr_signal[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[4][1] , tdc_inst_0|lr_signal[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|signal_d , tdc_inst_0|gen[4].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|signal_xor , tdc_inst_0|gen[4].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[4].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[4].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[4].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[4].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_valid~0 , tdc_inst_0|gen[4].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[4].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[4].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[4].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[4].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[4].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|wr_en~0 , tdc_inst_0|gen[4].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|wr_en~feeder , tdc_inst_0|gen[4].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|wr_en , tdc_inst_0|gen[4].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[4][0]~4 , tdc_inst_0|fr_sync|lr_ena[4][0]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[4][0] , tdc_inst_0|fr_sync|lr_ena[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[4][1] , tdc_inst_0|fr_sync|lr_ena[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~20 , tdc_inst_0|fr_sync|data_wr~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[4] , tdc_inst_0|fr_sync|data_wr[4], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 , cb_inst|pll_inst2|altpll_component|auto_generated|pll1, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][0]~feeder , tdc_inst_0|lr_mod[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][0] , tdc_inst_0|lr_mod[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][1]~feeder , tdc_inst_0|lr_mod[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][1] , tdc_inst_0|lr_mod[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|mod_d , tdc_inst_0|gen[5].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|mod_posedge , tdc_inst_0|gen[5].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en~feeder , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[5][0]~feeder , tdc_inst_0|lr_signal[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[5][0] , tdc_inst_0|lr_signal[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[5][1]~feeder , tdc_inst_0|lr_signal[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[5][1] , tdc_inst_0|lr_signal[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|signal_d , tdc_inst_0|gen[5].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|signal_xor , tdc_inst_0|gen[5].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|mod_negedge , tdc_inst_0|gen[5].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[5].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[5].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[5].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[5].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_valid~0 , tdc_inst_0|gen[5].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en~feeder , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[5].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[5].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[5].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[5].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[5].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|wr_en~0 , tdc_inst_0|gen[5].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|wr_en , tdc_inst_0|gen[5].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[5][0]~5 , tdc_inst_0|fr_sync|lr_ena[5][0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[5][0] , tdc_inst_0|fr_sync|lr_ena[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[5][1] , tdc_inst_0|fr_sync|lr_ena[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[5][0]~feeder , tdc_inst_0|fr_sync|lr_clear[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[5][0] , tdc_inst_0|fr_sync|lr_clear[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[5][1]~feeder , tdc_inst_0|fr_sync|lr_clear[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[5][1] , tdc_inst_0|fr_sync|lr_clear[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~21 , tdc_inst_0|fr_sync|data_wr~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[5] , tdc_inst_0|fr_sync|data_wr[5], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[6][0]~feeder , tdc_inst_0|lr_signal[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[6][0] , tdc_inst_0|lr_signal[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[6][1] , tdc_inst_0|lr_signal[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|signal_d , tdc_inst_0|gen[6].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|signal_xor , tdc_inst_0|gen[6].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][0]~feeder , tdc_inst_0|lr_mod[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][0] , tdc_inst_0|lr_mod[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][1]~feeder , tdc_inst_0|lr_mod[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][1] , tdc_inst_0|lr_mod[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|mod_d , tdc_inst_0|gen[6].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|mod_posedge , tdc_inst_0|gen[6].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|mod_negedge , tdc_inst_0|gen[6].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en~feeder , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[6].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[6].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[6].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[6].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_valid~0 , tdc_inst_0|gen[6].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en~feeder , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[6].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[6].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[6].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[6].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[6].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|wr_en~0 , tdc_inst_0|gen[6].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|wr_en , tdc_inst_0|gen[6].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[6][0]~feeder , tdc_inst_0|fr_sync|lr_clear[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[6][0] , tdc_inst_0|fr_sync|lr_clear[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[6][1] , tdc_inst_0|fr_sync|lr_clear[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[6][0]~6 , tdc_inst_0|fr_sync|lr_ena[6][0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[6][0] , tdc_inst_0|fr_sync|lr_ena[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[6][1] , tdc_inst_0|fr_sync|lr_ena[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~22 , tdc_inst_0|fr_sync|data_wr~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[6] , tdc_inst_0|fr_sync|data_wr[6], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[7][0]~7 , tdc_inst_0|fr_sync|lr_ena[7][0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[7][0] , tdc_inst_0|fr_sync|lr_ena[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[7][1] , tdc_inst_0|fr_sync|lr_ena[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][0]~feeder , tdc_inst_0|fr_sync|lr_clear[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][0] , tdc_inst_0|fr_sync|lr_clear[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][1]~feeder , tdc_inst_0|fr_sync|lr_clear[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][1] , tdc_inst_0|fr_sync|lr_clear[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][0]~feeder , tdc_inst_0|lr_mod[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][0] , tdc_inst_0|lr_mod[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][1]~feeder , tdc_inst_0|lr_mod[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][1] , tdc_inst_0|lr_mod[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|mod_d , tdc_inst_0|gen[7].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[7][0] , tdc_inst_0|lr_signal[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[7][1] , tdc_inst_0|lr_signal[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|signal_d , tdc_inst_0|gen[7].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|signal_xor , tdc_inst_0|gen[7].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|mod_negedge , tdc_inst_0|gen[7].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|mod_posedge , tdc_inst_0|gen[7].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[7].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[7].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[7].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[7].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_valid~0 , tdc_inst_0|gen[7].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[7].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[7].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[7].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[7].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[7].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|wr_en~0 , tdc_inst_0|gen[7].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|wr_en , tdc_inst_0|gen[7].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~23 , tdc_inst_0|fr_sync|data_wr~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[7] , tdc_inst_0|fr_sync|data_wr[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~1 , tdc_inst_0|fr_sync|WideAnd0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[8][0] , tdc_inst_0|lr_signal[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[8][1]~feeder , tdc_inst_0|lr_signal[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[8][1] , tdc_inst_0|lr_signal[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|signal_d , tdc_inst_0|gen[8].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|signal_xor , tdc_inst_0|gen[8].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[8][0]~feeder , tdc_inst_0|lr_mod[8][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[8][0] , tdc_inst_0|lr_mod[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[8][1]~feeder , tdc_inst_0|lr_mod[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[8][1] , tdc_inst_0|lr_mod[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|mod_d~feeder , tdc_inst_0|gen[8].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|mod_d , tdc_inst_0|gen[8].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|mod_negedge , tdc_inst_0|gen[8].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|mod_posedge , tdc_inst_0|gen[8].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[8].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[8].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[8].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[8].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|n_data_valid~0 , tdc_inst_0|gen[8].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[8].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[8].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[8].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[8].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[8].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|wr_en~0 , tdc_inst_0|gen[8].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|wr_en , tdc_inst_0|gen[8].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[8][0]~feeder , tdc_inst_0|fr_sync|lr_clear[8][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[8][0] , tdc_inst_0|fr_sync|lr_clear[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[8][1]~feeder , tdc_inst_0|fr_sync|lr_clear[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[8][1] , tdc_inst_0|fr_sync|lr_clear[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[8][0]~14 , tdc_inst_0|fr_sync|lr_ena[8][0]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[8][0] , tdc_inst_0|fr_sync|lr_ena[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[8][1]~feeder , tdc_inst_0|fr_sync|lr_ena[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[8][1] , tdc_inst_0|fr_sync|lr_ena[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~18 , tdc_inst_0|fr_sync|data_wr~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[8] , tdc_inst_0|fr_sync|data_wr[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[3][0]~feeder , tdc_inst_0|lr_mod[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[3][0] , tdc_inst_0|lr_mod[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[3][1]~feeder , tdc_inst_0|lr_mod[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[3][1] , tdc_inst_0|lr_mod[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|mod_d , tdc_inst_0|gen[3].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[3][0]~feeder , tdc_inst_0|lr_signal[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[3][0] , tdc_inst_0|lr_signal[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[3][1] , tdc_inst_0|lr_signal[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|signal_d , tdc_inst_0|gen[3].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|signal_xor , tdc_inst_0|gen[3].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|mod_posedge , tdc_inst_0|gen[3].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[3].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[3].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[3].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[3].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|mod_negedge , tdc_inst_0|gen[3].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[3].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[3].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_valid~0 , tdc_inst_0|gen[3].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[3].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[3].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[3].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|wr_en~0 , tdc_inst_0|gen[3].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|wr_en~feeder , tdc_inst_0|gen[3].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|wr_en , tdc_inst_0|gen[3].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[3][0]~feeder , tdc_inst_0|fr_sync|lr_clear[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[3][0] , tdc_inst_0|fr_sync|lr_clear[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[3][1]~feeder , tdc_inst_0|fr_sync|lr_clear[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[3][1] , tdc_inst_0|fr_sync|lr_clear[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[3][0]~3 , tdc_inst_0|fr_sync|lr_ena[3][0]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[3][0] , tdc_inst_0|fr_sync|lr_ena[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[3][1] , tdc_inst_0|fr_sync|lr_ena[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~17 , tdc_inst_0|fr_sync|data_wr~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[3] , tdc_inst_0|fr_sync|data_wr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][0] , tdc_inst_0|fr_sync|lr_clear[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][1]~feeder , tdc_inst_0|fr_sync|lr_clear[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][1] , tdc_inst_0|fr_sync|lr_clear[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|wr_en , tdc_inst_0|gen[0].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~14 , tdc_inst_0|fr_sync|data_wr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[0] , tdc_inst_0|fr_sync|data_wr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[2][0]~feeder , tdc_inst_0|lr_mod[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[2][0] , tdc_inst_0|lr_mod[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[2][1] , tdc_inst_0|lr_mod[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|mod_d~feeder , tdc_inst_0|gen[2].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|mod_d , tdc_inst_0|gen[2].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|mod_negedge , tdc_inst_0|gen[2].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[2].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[2].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|mod_posedge , tdc_inst_0|gen[2].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[2][0] , tdc_inst_0|lr_signal[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[2][1] , tdc_inst_0|lr_signal[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|signal_d~feeder , tdc_inst_0|gen[2].tc_inst|signal_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|signal_d , tdc_inst_0|gen[2].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|signal_xor , tdc_inst_0|gen[2].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[2].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[2].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[2].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[2].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_valid~0 , tdc_inst_0|gen[2].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[2].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[2].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[2].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|wr_en~0 , tdc_inst_0|gen[2].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|wr_en , tdc_inst_0|gen[2].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[2][0]~2 , tdc_inst_0|fr_sync|lr_ena[2][0]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[2][0] , tdc_inst_0|fr_sync|lr_ena[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[2][1] , tdc_inst_0|fr_sync|lr_ena[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[2][0]~feeder , tdc_inst_0|fr_sync|lr_clear[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[2][0] , tdc_inst_0|fr_sync|lr_clear[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[2][1] , tdc_inst_0|fr_sync|lr_clear[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~16 , tdc_inst_0|fr_sync|data_wr~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[2] , tdc_inst_0|fr_sync|data_wr[2], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][0]~feeder , tdc_inst_0|fr_sync|lr_clear[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][0] , tdc_inst_0|fr_sync|lr_clear[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][1]~feeder , tdc_inst_0|fr_sync|lr_clear[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][1] , tdc_inst_0|fr_sync|lr_clear[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[1][0] , tdc_inst_0|lr_signal[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[1][1]~feeder , tdc_inst_0|lr_signal[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[1][1] , tdc_inst_0|lr_signal[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|signal_d~feeder , tdc_inst_0|gen[1].tc_inst|signal_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|signal_d , tdc_inst_0|gen[1].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|signal_xor , tdc_inst_0|gen[1].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[1][0]~feeder , tdc_inst_0|lr_mod[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[1][0] , tdc_inst_0|lr_mod[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[1][1] , tdc_inst_0|lr_mod[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|mod_d , tdc_inst_0|gen[1].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|mod_posedge , tdc_inst_0|gen[1].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[1].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[1].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|mod_negedge , tdc_inst_0|gen[1].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[1].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[1].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[1].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[1].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_valid~0 , tdc_inst_0|gen[1].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[1].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[1].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[1].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|wr_en~0 , tdc_inst_0|gen[1].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|wr_en~feeder , tdc_inst_0|gen[1].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|wr_en , tdc_inst_0|gen[1].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[1][0]~1 , tdc_inst_0|fr_sync|lr_ena[1][0]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[1][0] , tdc_inst_0|fr_sync|lr_ena[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[1][1] , tdc_inst_0|fr_sync|lr_ena[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~15 , tdc_inst_0|fr_sync|data_wr~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[1] , tdc_inst_0|fr_sync|data_wr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~0 , tdc_inst_0|fr_sync|WideAnd0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[9][0]~feeder , tdc_inst_0|fr_sync|lr_clear[9][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[9][0] , tdc_inst_0|fr_sync|lr_clear[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[9][1]~feeder , tdc_inst_0|fr_sync|lr_clear[9][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[9][1] , tdc_inst_0|fr_sync|lr_clear[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[9][0]~feeder , tdc_inst_0|lr_mod[9][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[9][0] , tdc_inst_0|lr_mod[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[9][1]~feeder , tdc_inst_0|lr_mod[9][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[9][1] , tdc_inst_0|lr_mod[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[9][0]~feeder , tdc_inst_0|lr_signal[9][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[9][0] , tdc_inst_0|lr_signal[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[9][1]~feeder , tdc_inst_0|lr_signal[9][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[9][1] , tdc_inst_0|lr_signal[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|signal_d , tdc_inst_0|gen[9].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|signal_xor , tdc_inst_0|gen[9].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|mod_d~feeder , tdc_inst_0|gen[9].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|mod_d , tdc_inst_0|gen[9].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|mod_posedge , tdc_inst_0|gen[9].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|mod_negedge , tdc_inst_0|gen[9].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[9].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[9].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[9].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[9].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[9].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[9].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|n_data_valid~0 , tdc_inst_0|gen[9].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[9].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[9].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[9].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|wr_en~0 , tdc_inst_0|gen[9].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|wr_en , tdc_inst_0|gen[9].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[9][0]~15 , tdc_inst_0|fr_sync|lr_ena[9][0]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[9][0] , tdc_inst_0|fr_sync|lr_ena[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[9][1]~feeder , tdc_inst_0|fr_sync|lr_ena[9][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[9][1] , tdc_inst_0|fr_sync|lr_ena[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~19 , tdc_inst_0|fr_sync|data_wr~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[9] , tdc_inst_0|fr_sync|data_wr[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~2 , tdc_inst_0|fr_sync|WideAnd0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[12][0]~feeder , tdc_inst_0|lr_mod[12][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[12][0] , tdc_inst_0|lr_mod[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[12][1]~feeder , tdc_inst_0|lr_mod[12][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[12][1] , tdc_inst_0|lr_mod[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|mod_d , tdc_inst_0|gen[12].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|mod_negedge , tdc_inst_0|gen[12].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[12].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[12].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[12][0]~feeder , tdc_inst_0|lr_signal[12][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[12][0] , tdc_inst_0|lr_signal[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[12][1]~feeder , tdc_inst_0|lr_signal[12][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[12][1] , tdc_inst_0|lr_signal[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|signal_d , tdc_inst_0|gen[12].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|signal_xor , tdc_inst_0|gen[12].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|mod_posedge , tdc_inst_0|gen[12].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[12].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[12].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[12].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[12].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|n_data_valid~0 , tdc_inst_0|gen[12].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[12].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[12].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[12].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|wr_en~0 , tdc_inst_0|gen[12].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|wr_en , tdc_inst_0|gen[12].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[12][0]~feeder , tdc_inst_0|fr_sync|lr_clear[12][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[12][0] , tdc_inst_0|fr_sync|lr_clear[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[12][1]~feeder , tdc_inst_0|fr_sync|lr_clear[12][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[12][1] , tdc_inst_0|fr_sync|lr_clear[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[12][0]~11 , tdc_inst_0|fr_sync|lr_ena[12][0]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[12][0] , tdc_inst_0|fr_sync|lr_ena[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[12][1]~feeder , tdc_inst_0|fr_sync|lr_ena[12][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[12][1] , tdc_inst_0|fr_sync|lr_ena[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~11 , tdc_inst_0|fr_sync|data_wr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[12] , tdc_inst_0|fr_sync|data_wr[12], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~3 , tdc_inst_0|fr_sync|WideAnd0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[13][0]~feeder , tdc_inst_0|fr_sync|lr_clear[13][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[13][0] , tdc_inst_0|fr_sync|lr_clear[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[13][1] , tdc_inst_0|fr_sync|lr_clear[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[13][0] , tdc_inst_0|lr_mod[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[13][1]~feeder , tdc_inst_0|lr_mod[13][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[13][1] , tdc_inst_0|lr_mod[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|mod_d~feeder , tdc_inst_0|gen[13].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|mod_d , tdc_inst_0|gen[13].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|mod_negedge , tdc_inst_0|gen[13].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[13][0]~feeder , tdc_inst_0|lr_signal[13][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[13][0] , tdc_inst_0|lr_signal[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[13][1]~feeder , tdc_inst_0|lr_signal[13][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[13][1] , tdc_inst_0|lr_signal[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|signal_d , tdc_inst_0|gen[13].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|signal_xor , tdc_inst_0|gen[13].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|mod_posedge , tdc_inst_0|gen[13].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[13].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[13].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[13].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[13].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|n_data_valid~0 , tdc_inst_0|gen[13].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[13].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[13].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[13].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[13].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[13].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|wr_en~0 , tdc_inst_0|gen[13].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|wr_en , tdc_inst_0|gen[13].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[13][0]~8 , tdc_inst_0|fr_sync|lr_ena[13][0]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[13][0] , tdc_inst_0|fr_sync|lr_ena[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[13][1]~feeder , tdc_inst_0|fr_sync|lr_ena[13][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[13][1] , tdc_inst_0|fr_sync|lr_ena[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~8 , tdc_inst_0|fr_sync|data_wr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[13] , tdc_inst_0|fr_sync|data_wr[13], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[14][0]~feeder , tdc_inst_0|fr_sync|lr_clear[14][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[14][0] , tdc_inst_0|fr_sync|lr_clear[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[14][1]~feeder , tdc_inst_0|fr_sync|lr_clear[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[14][1] , tdc_inst_0|fr_sync|lr_clear[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[14][0]~feeder , tdc_inst_0|lr_mod[14][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[14][0] , tdc_inst_0|lr_mod[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[14][1]~feeder , tdc_inst_0|lr_mod[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[14][1] , tdc_inst_0|lr_mod[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|mod_d~feeder , tdc_inst_0|gen[14].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|mod_d , tdc_inst_0|gen[14].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|mod_negedge , tdc_inst_0|gen[14].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[14][0]~feeder , tdc_inst_0|lr_signal[14][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[14][0] , tdc_inst_0|lr_signal[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[14][1]~feeder , tdc_inst_0|lr_signal[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[14][1] , tdc_inst_0|lr_signal[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|signal_d , tdc_inst_0|gen[14].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|signal_xor , tdc_inst_0|gen[14].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[14].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[14].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|mod_posedge , tdc_inst_0|gen[14].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[14].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[14].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|n_data_valid~0 , tdc_inst_0|gen[14].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[14].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[14].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[14].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[14].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[14].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|wr_en~0 , tdc_inst_0|gen[14].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|wr_en , tdc_inst_0|gen[14].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[14][0]~9 , tdc_inst_0|fr_sync|lr_ena[14][0]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[14][0] , tdc_inst_0|fr_sync|lr_ena[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[14][1]~feeder , tdc_inst_0|fr_sync|lr_ena[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[14][1] , tdc_inst_0|fr_sync|lr_ena[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~9 , tdc_inst_0|fr_sync|data_wr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[14] , tdc_inst_0|fr_sync|data_wr[14], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[15][0]~feeder , tdc_inst_0|lr_mod[15][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[15][0] , tdc_inst_0|lr_mod[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[15][1]~feeder , tdc_inst_0|lr_mod[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[15][1] , tdc_inst_0|lr_mod[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|mod_d~feeder , tdc_inst_0|gen[15].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|mod_d , tdc_inst_0|gen[15].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|mod_posedge , tdc_inst_0|gen[15].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[15].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[15].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[15][0]~feeder , tdc_inst_0|lr_signal[15][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[15][0] , tdc_inst_0|lr_signal[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[15][1]~feeder , tdc_inst_0|lr_signal[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[15][1] , tdc_inst_0|lr_signal[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|signal_d , tdc_inst_0|gen[15].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|signal_xor , tdc_inst_0|gen[15].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|mod_negedge , tdc_inst_0|gen[15].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[15].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[15].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|n_data_valid~0 , tdc_inst_0|gen[15].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[15].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[15].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[15].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[15].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[15].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|wr_en~0 , tdc_inst_0|gen[15].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|wr_en , tdc_inst_0|gen[15].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[15][0]~10 , tdc_inst_0|fr_sync|lr_ena[15][0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[15][0] , tdc_inst_0|fr_sync|lr_ena[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[15][1]~feeder , tdc_inst_0|fr_sync|lr_ena[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[15][1] , tdc_inst_0|fr_sync|lr_ena[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[15][0]~feeder , tdc_inst_0|fr_sync|lr_clear[15][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[15][0] , tdc_inst_0|fr_sync|lr_clear[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[15][1]~feeder , tdc_inst_0|fr_sync|lr_clear[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[15][1] , tdc_inst_0|fr_sync|lr_clear[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~10 , tdc_inst_0|fr_sync|data_wr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[15] , tdc_inst_0|fr_sync|data_wr[15], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~4 , tdc_inst_0|fr_sync|WideAnd0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_wrdata[0] , tdc_inst_0|fr_sync|lr_wrdata[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_wrdata[1]~feeder , tdc_inst_0|fr_sync|lr_wrdata[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_wrdata[1] , tdc_inst_0|fr_sync|lr_wrdata[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|Selector1~0 , tdc_inst_0|fr_sync|Selector1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_ena_on , tdc_inst_0|fr_sync|state.st_ena_on, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|Selector0~0 , tdc_inst_0|fr_sync|Selector0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_wait , tdc_inst_0|fr_sync|state.st_wait, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][0]~0 , tdc_inst_0|fr_sync|lr_ena[0][0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][0] , tdc_inst_0|fr_sync|lr_ena[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][1] , tdc_inst_0|fr_sync|lr_ena[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~0 , tdc_inst_0|fr_sync|data_wr~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][4] , tdc_inst_0|i_sync|data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][4] , tdc_inst_0|i_sync|sync_data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][4] , tdc_inst_0|int_sync_out[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[6] , tdc_inst_0|gen[0].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[6] , tdc_inst_0|gen[0].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~6 , tdc_inst_0|gen[0].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[5] , tdc_inst_0|gen[0].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[5] , tdc_inst_0|gen[0].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~5 , tdc_inst_0|gen[0].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[5]~20 , tdc_inst_0|gen[0].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[6]~22 , tdc_inst_0|gen[0].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[6] , tdc_inst_0|gen[0].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][6]~feeder , tdc_inst_0|i_sync|data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][6] , tdc_inst_0|i_sync|data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][6] , tdc_inst_0|i_sync|sync_data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][6] , tdc_inst_0|int_sync_out[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[2] , tdc_inst_0|gen[0].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][2]~feeder , tdc_inst_0|i_sync|data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][2] , tdc_inst_0|i_sync|data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][2]~feeder , tdc_inst_0|i_sync|sync_data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][2] , tdc_inst_0|i_sync|sync_data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][2] , tdc_inst_0|int_sync_out[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[3] , tdc_inst_0|gen[0].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][3] , tdc_inst_0|i_sync|data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][3]~feeder , tdc_inst_0|i_sync|sync_data[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][3] , tdc_inst_0|i_sync|sync_data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][3] , tdc_inst_0|int_sync_out[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[0] , tdc_inst_0|gen[0].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][0]~feeder , tdc_inst_0|i_sync|data[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][0] , tdc_inst_0|i_sync|data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][0] , tdc_inst_0|i_sync|sync_data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][0] , tdc_inst_0|int_sync_out[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[1] , tdc_inst_0|gen[0].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][1] , tdc_inst_0|i_sync|data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][1]~feeder , tdc_inst_0|i_sync|sync_data[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][1] , tdc_inst_0|i_sync|sync_data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][1]~feeder , tdc_inst_0|int_sync_out[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][1] , tdc_inst_0|int_sync_out[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[5] , tdc_inst_0|gen[0].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][5] , tdc_inst_0|i_sync|data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][5]~feeder , tdc_inst_0|i_sync|sync_data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][5] , tdc_inst_0|i_sync|sync_data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][5] , tdc_inst_0|int_sync_out[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|s_out_fr~0 , tdc_inst_0|s_out_fr~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|s_out_fr , tdc_inst_0|s_out_fr, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_wr , tdc_inst_0|mlt_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~9 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~11 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~13 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~15 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~17 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~1 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[5] , tdc_inst_0|gen[0].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~8 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~9 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~11 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~13 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~15 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~17 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~1 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[5] , tdc_inst_0|gen[0].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~3 , tdc_inst_0|gen[0].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[5] , tdc_inst_0|gen[0].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[5] , tdc_inst_0|gen[0].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~2 , tdc_inst_0|gen[0].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[4] , tdc_inst_0|gen[0].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[4] , tdc_inst_0|gen[0].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~4 , tdc_inst_0|gen[0].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~2 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[4] , tdc_inst_0|gen[0].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~2 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[4] , tdc_inst_0|gen[0].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~5 , tdc_inst_0|gen[0].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[3] , tdc_inst_0|gen[0].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[3] , tdc_inst_0|gen[0].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~6 , tdc_inst_0|gen[0].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~3 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[3] , tdc_inst_0|gen[0].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~3 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[3] , tdc_inst_0|gen[0].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~7 , tdc_inst_0|gen[0].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[2] , tdc_inst_0|gen[0].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[2] , tdc_inst_0|gen[0].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~9 , tdc_inst_0|gen[0].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[2] , tdc_inst_0|gen[0].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[2] , tdc_inst_0|gen[0].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~8 , tdc_inst_0|gen[0].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~5 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[1] , tdc_inst_0|gen[0].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~5 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[1] , tdc_inst_0|gen[0].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~11 , tdc_inst_0|gen[0].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[1] , tdc_inst_0|gen[0].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[1] , tdc_inst_0|gen[0].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~10 , tdc_inst_0|gen[0].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[0] , tdc_inst_0|gen[0].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[0] , tdc_inst_0|gen[0].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~1 , tdc_inst_0|gen[0].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[0] , tdc_inst_0|gen[0].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[0] , tdc_inst_0|gen[0].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~0 , tdc_inst_0|gen[0].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[6] , tdc_inst_0|gen[0].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][6]~feeder , tdc_inst_0|fr_sync|data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][6] , tdc_inst_0|fr_sync|data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][6]~feeder , tdc_inst_0|fr_sync|sync_data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][6] , tdc_inst_0|fr_sync|sync_data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][6]~feeder , tdc_inst_0|frac_sync_out[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][6] , tdc_inst_0|frac_sync_out[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~8 , tdc_inst_0|mlt_inst|frac_delay~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][6] , tdc_inst_0|mlt_inst|frac_delay[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[5] , tdc_inst_0|gen[0].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][5]~feeder , tdc_inst_0|fr_sync|data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][5] , tdc_inst_0|fr_sync|data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][5]~feeder , tdc_inst_0|fr_sync|sync_data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][5] , tdc_inst_0|fr_sync|sync_data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][5] , tdc_inst_0|frac_sync_out[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~9 , tdc_inst_0|mlt_inst|frac_delay~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][5] , tdc_inst_0|mlt_inst|frac_delay[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[4] , tdc_inst_0|gen[0].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][4]~feeder , tdc_inst_0|fr_sync|data[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][4] , tdc_inst_0|fr_sync|data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][4]~feeder , tdc_inst_0|fr_sync|sync_data[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][4] , tdc_inst_0|fr_sync|sync_data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][4]~feeder , tdc_inst_0|frac_sync_out[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][4] , tdc_inst_0|frac_sync_out[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~10 , tdc_inst_0|mlt_inst|frac_delay~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][4] , tdc_inst_0|mlt_inst|frac_delay[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[3] , tdc_inst_0|gen[0].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][3]~feeder , tdc_inst_0|fr_sync|data[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][3] , tdc_inst_0|fr_sync|data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][3]~feeder , tdc_inst_0|fr_sync|sync_data[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][3] , tdc_inst_0|fr_sync|sync_data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][3]~feeder , tdc_inst_0|frac_sync_out[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][3] , tdc_inst_0|frac_sync_out[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~11 , tdc_inst_0|mlt_inst|frac_delay~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][3] , tdc_inst_0|mlt_inst|frac_delay[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[2] , tdc_inst_0|gen[0].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][2]~feeder , tdc_inst_0|fr_sync|data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][2] , tdc_inst_0|fr_sync|data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][2] , tdc_inst_0|fr_sync|sync_data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][2]~feeder , tdc_inst_0|frac_sync_out[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][2] , tdc_inst_0|frac_sync_out[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~12 , tdc_inst_0|mlt_inst|frac_delay~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][2]~feeder , tdc_inst_0|mlt_inst|frac_delay[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][2] , tdc_inst_0|mlt_inst|frac_delay[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][2]~112 , tdc_inst_0|mlt_inst|sum_st_1[0][2]~112, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][3]~114 , tdc_inst_0|mlt_inst|sum_st_1[0][3]~114, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][4]~116 , tdc_inst_0|mlt_inst|sum_st_1[0][4]~116, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][5]~118 , tdc_inst_0|mlt_inst|sum_st_1[0][5]~118, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][6]~120 , tdc_inst_0|mlt_inst|sum_st_1[0][6]~120, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][7]~122 , tdc_inst_0|mlt_inst|sum_st_1[0][7]~122, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][8]~124 , tdc_inst_0|mlt_inst|sum_st_1[0][8]~124, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[0]~feeder , tdc_inst_0|mlt_inst|lr_ena[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[0] , tdc_inst_0|mlt_inst|lr_ena[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][8] , tdc_inst_0|mlt_inst|sum_st_1[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[1]~20 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[1]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[3] , tdc_inst_0|gen[1].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[5]~20 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[3] , tdc_inst_0|gen[1].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~1 , tdc_inst_0|gen[1].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[2] , tdc_inst_0|gen[1].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[2] , tdc_inst_0|gen[1].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~2 , tdc_inst_0|gen[1].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[1] , tdc_inst_0|gen[1].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[1] , tdc_inst_0|gen[1].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~3 , tdc_inst_0|gen[1].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[0] , tdc_inst_0|gen[1].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[0] , tdc_inst_0|gen[1].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~4 , tdc_inst_0|gen[1].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[0]~10 , tdc_inst_0|gen[1].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[1]~12 , tdc_inst_0|gen[1].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[2]~14 , tdc_inst_0|gen[1].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[3]~16 , tdc_inst_0|gen[1].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[3] , tdc_inst_0|gen[1].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][3]~feeder , tdc_inst_0|i_sync|data[1][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~1 , tdc_inst_0|fr_sync|data_wr~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][3] , tdc_inst_0|i_sync|data[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][3]~feeder , tdc_inst_0|i_sync|sync_data[1][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][3] , tdc_inst_0|i_sync|sync_data[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][3] , tdc_inst_0|int_sync_out[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[1] , tdc_inst_0|gen[1].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][1]~feeder , tdc_inst_0|i_sync|data[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][1] , tdc_inst_0|i_sync|data[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][1] , tdc_inst_0|i_sync|sync_data[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][1] , tdc_inst_0|int_sync_out[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[0] , tdc_inst_0|gen[1].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][0]~feeder , tdc_inst_0|i_sync|data[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][0] , tdc_inst_0|i_sync|data[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][0]~feeder , tdc_inst_0|i_sync|sync_data[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][0] , tdc_inst_0|i_sync|sync_data[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][0] , tdc_inst_0|int_sync_out[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[2] , tdc_inst_0|gen[1].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][2]~feeder , tdc_inst_0|i_sync|data[1][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][2] , tdc_inst_0|i_sync|data[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][2]~feeder , tdc_inst_0|i_sync|sync_data[1][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][2] , tdc_inst_0|i_sync|sync_data[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][2]~feeder , tdc_inst_0|int_sync_out[1][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][2] , tdc_inst_0|int_sync_out[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[4] , tdc_inst_0|gen[1].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[4] , tdc_inst_0|gen[1].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~0 , tdc_inst_0|gen[1].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[4]~18 , tdc_inst_0|gen[1].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[4] , tdc_inst_0|gen[1].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][4] , tdc_inst_0|i_sync|data[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][4] , tdc_inst_0|i_sync|sync_data[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][4] , tdc_inst_0|int_sync_out[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[6] , tdc_inst_0|gen[1].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[6] , tdc_inst_0|gen[1].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~6 , tdc_inst_0|gen[1].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[5] , tdc_inst_0|gen[1].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[5] , tdc_inst_0|gen[1].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~5 , tdc_inst_0|gen[1].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[5]~20 , tdc_inst_0|gen[1].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[6]~22 , tdc_inst_0|gen[1].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[6] , tdc_inst_0|gen[1].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][6]~feeder , tdc_inst_0|i_sync|data[1][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][6] , tdc_inst_0|i_sync|data[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][6]~feeder , tdc_inst_0|i_sync|sync_data[1][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][6] , tdc_inst_0|i_sync|sync_data[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][6] , tdc_inst_0|int_sync_out[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[5] , tdc_inst_0|gen[1].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][5] , tdc_inst_0|i_sync|data[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][5]~feeder , tdc_inst_0|i_sync|sync_data[1][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][5] , tdc_inst_0|i_sync|sync_data[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][5]~feeder , tdc_inst_0|int_sync_out[1][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][5] , tdc_inst_0|int_sync_out[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[5] , tdc_inst_0|gen[1].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[5] , tdc_inst_0|gen[1].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~2 , tdc_inst_0|gen[1].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[0]~8 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[0]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[1]~9 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[2]~11 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[3]~13 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[4]~15 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[5]~17 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[5]~1 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[5] , tdc_inst_0|gen[1].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[2]~8 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[1]~9 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[2]~11 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[3]~13 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[4]~15 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[5]~17 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[5]~1 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[5] , tdc_inst_0|gen[1].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~3 , tdc_inst_0|gen[1].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[4]~2 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[4] , tdc_inst_0|gen[1].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[4]~2 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[4] , tdc_inst_0|gen[1].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~5 , tdc_inst_0|gen[1].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[4] , tdc_inst_0|gen[1].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[4] , tdc_inst_0|gen[1].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~4 , tdc_inst_0|gen[1].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[3]~3 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[3] , tdc_inst_0|gen[1].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[3]~3 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[3] , tdc_inst_0|gen[1].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~7 , tdc_inst_0|gen[1].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[3] , tdc_inst_0|gen[1].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[3] , tdc_inst_0|gen[1].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~6 , tdc_inst_0|gen[1].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[2] , tdc_inst_0|gen[1].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[2] , tdc_inst_0|gen[1].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~8 , tdc_inst_0|gen[1].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[2]~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[2] , tdc_inst_0|gen[1].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[2]~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[2] , tdc_inst_0|gen[1].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~9 , tdc_inst_0|gen[1].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[1] , tdc_inst_0|gen[1].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[1] , tdc_inst_0|gen[1].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~10 , tdc_inst_0|gen[1].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[1]~5 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[1] , tdc_inst_0|gen[1].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[1]~5 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[1] , tdc_inst_0|gen[1].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~11 , tdc_inst_0|gen[1].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[0]~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[0] , tdc_inst_0|gen[1].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[0]~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[0] , tdc_inst_0|gen[1].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~1 , tdc_inst_0|gen[1].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[0] , tdc_inst_0|gen[1].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[0] , tdc_inst_0|gen[1].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~0 , tdc_inst_0|gen[1].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[1].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[1].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[1].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[1].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[1].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[1].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[1].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[6] , tdc_inst_0|gen[1].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][6]~feeder , tdc_inst_0|fr_sync|data[1][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][6] , tdc_inst_0|fr_sync|data[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][6]~feeder , tdc_inst_0|fr_sync|sync_data[1][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][6] , tdc_inst_0|fr_sync|sync_data[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][6]~feeder , tdc_inst_0|frac_sync_out[1][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][6] , tdc_inst_0|frac_sync_out[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~13 , tdc_inst_0|mlt_inst|frac_delay~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][6] , tdc_inst_0|mlt_inst|frac_delay[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[5] , tdc_inst_0|gen[1].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][5]~feeder , tdc_inst_0|fr_sync|data[1][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][5] , tdc_inst_0|fr_sync|data[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][5] , tdc_inst_0|fr_sync|sync_data[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][5] , tdc_inst_0|frac_sync_out[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~14 , tdc_inst_0|mlt_inst|frac_delay~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][5] , tdc_inst_0|mlt_inst|frac_delay[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[4] , tdc_inst_0|gen[1].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][4] , tdc_inst_0|fr_sync|data[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][4]~feeder , tdc_inst_0|fr_sync|sync_data[1][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][4] , tdc_inst_0|fr_sync|sync_data[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][4]~feeder , tdc_inst_0|frac_sync_out[1][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][4] , tdc_inst_0|frac_sync_out[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~15 , tdc_inst_0|mlt_inst|frac_delay~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][4] , tdc_inst_0|mlt_inst|frac_delay[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[3] , tdc_inst_0|gen[1].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][3]~feeder , tdc_inst_0|fr_sync|data[1][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][3] , tdc_inst_0|fr_sync|data[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][3] , tdc_inst_0|fr_sync|sync_data[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][3]~feeder , tdc_inst_0|frac_sync_out[1][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][3] , tdc_inst_0|frac_sync_out[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~16 , tdc_inst_0|mlt_inst|frac_delay~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][3] , tdc_inst_0|mlt_inst|frac_delay[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[2] , tdc_inst_0|gen[1].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][2]~feeder , tdc_inst_0|fr_sync|data[1][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][2] , tdc_inst_0|fr_sync|data[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][2]~feeder , tdc_inst_0|fr_sync|sync_data[1][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][2] , tdc_inst_0|fr_sync|sync_data[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][2]~feeder , tdc_inst_0|frac_sync_out[1][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][2] , tdc_inst_0|frac_sync_out[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~17 , tdc_inst_0|mlt_inst|frac_delay~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][2] , tdc_inst_0|mlt_inst|frac_delay[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][2]~130 , tdc_inst_0|mlt_inst|sum_st_1[1][2]~130, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][3]~132 , tdc_inst_0|mlt_inst|sum_st_1[1][3]~132, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][4]~134 , tdc_inst_0|mlt_inst|sum_st_1[1][4]~134, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][5]~136 , tdc_inst_0|mlt_inst|sum_st_1[1][5]~136, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][6]~138 , tdc_inst_0|mlt_inst|sum_st_1[1][6]~138, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][7]~140 , tdc_inst_0|mlt_inst|sum_st_1[1][7]~140, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][8]~142 , tdc_inst_0|mlt_inst|sum_st_1[1][8]~142, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][8] , tdc_inst_0|mlt_inst|sum_st_1[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][7] , tdc_inst_0|mlt_inst|sum_st_1[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][7] , tdc_inst_0|mlt_inst|sum_st_1[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][6] , tdc_inst_0|mlt_inst|sum_st_1[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][6] , tdc_inst_0|mlt_inst|sum_st_1[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][5] , tdc_inst_0|mlt_inst|sum_st_1[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][5] , tdc_inst_0|mlt_inst|sum_st_1[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][4] , tdc_inst_0|mlt_inst|sum_st_1[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][4] , tdc_inst_0|mlt_inst|sum_st_1[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][3] , tdc_inst_0|mlt_inst|sum_st_1[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][3] , tdc_inst_0|mlt_inst|sum_st_1[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][2] , tdc_inst_0|mlt_inst|sum_st_1[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][2] , tdc_inst_0|mlt_inst|sum_st_1[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[1] , tdc_inst_0|gen[1].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][1]~feeder , tdc_inst_0|fr_sync|data[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][1] , tdc_inst_0|fr_sync|data[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][1]~feeder , tdc_inst_0|fr_sync|sync_data[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][1] , tdc_inst_0|fr_sync|sync_data[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][1]~feeder , tdc_inst_0|frac_sync_out[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][1] , tdc_inst_0|frac_sync_out[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~19 , tdc_inst_0|mlt_inst|frac_delay~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][1] , tdc_inst_0|mlt_inst|frac_delay[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~149 , tdc_inst_0|mlt_inst|sum_st_1~149, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][1] , tdc_inst_0|mlt_inst|sum_st_1[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[1] , tdc_inst_0|gen[0].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][1]~feeder , tdc_inst_0|fr_sync|data[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][1] , tdc_inst_0|fr_sync|data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][1]~feeder , tdc_inst_0|fr_sync|sync_data[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][1] , tdc_inst_0|fr_sync|sync_data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][1]~feeder , tdc_inst_0|frac_sync_out[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][1] , tdc_inst_0|frac_sync_out[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~18 , tdc_inst_0|mlt_inst|frac_delay~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][1] , tdc_inst_0|mlt_inst|frac_delay[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~148 , tdc_inst_0|mlt_inst|sum_st_1~148, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][1] , tdc_inst_0|mlt_inst|sum_st_1[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[0] , tdc_inst_0|gen[1].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][0]~feeder , tdc_inst_0|fr_sync|data[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][0] , tdc_inst_0|fr_sync|data[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][0]~feeder , tdc_inst_0|fr_sync|sync_data[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][0] , tdc_inst_0|fr_sync|sync_data[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][0]~feeder , tdc_inst_0|frac_sync_out[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][0] , tdc_inst_0|frac_sync_out[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~1 , tdc_inst_0|mlt_inst|frac_delay~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][0] , tdc_inst_0|mlt_inst|frac_delay[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~105 , tdc_inst_0|mlt_inst|sum_st_1~105, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][0] , tdc_inst_0|mlt_inst|sum_st_1[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[0] , tdc_inst_0|gen[0].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][0]~feeder , tdc_inst_0|fr_sync|data[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][0] , tdc_inst_0|fr_sync|data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][0] , tdc_inst_0|fr_sync|sync_data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][0]~feeder , tdc_inst_0|frac_sync_out[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][0] , tdc_inst_0|frac_sync_out[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~0 , tdc_inst_0|mlt_inst|frac_delay~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][0] , tdc_inst_0|mlt_inst|frac_delay[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~104 , tdc_inst_0|mlt_inst|sum_st_1~104, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][0] , tdc_inst_0|mlt_inst|sum_st_1[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][0]~64 , tdc_inst_0|mlt_inst|sum_st_2[0][0]~64, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][1]~72 , tdc_inst_0|mlt_inst|sum_st_2[0][1]~72, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][2]~74 , tdc_inst_0|mlt_inst|sum_st_2[0][2]~74, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][3]~76 , tdc_inst_0|mlt_inst|sum_st_2[0][3]~76, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][4]~78 , tdc_inst_0|mlt_inst|sum_st_2[0][4]~78, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][5]~80 , tdc_inst_0|mlt_inst|sum_st_2[0][5]~80, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][6]~82 , tdc_inst_0|mlt_inst|sum_st_2[0][6]~82, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][7]~84 , tdc_inst_0|mlt_inst|sum_st_2[0][7]~84, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][8]~86 , tdc_inst_0|mlt_inst|sum_st_2[0][8]~86, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[1]~feeder , tdc_inst_0|mlt_inst|lr_ena[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[1] , tdc_inst_0|mlt_inst|lr_ena[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][8] , tdc_inst_0|mlt_inst|sum_st_2[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0]~20 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[4] , tdc_inst_0|gen[3].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[0]~20 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[0]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[4] , tdc_inst_0|gen[3].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~0 , tdc_inst_0|gen[3].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[3] , tdc_inst_0|gen[3].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[3] , tdc_inst_0|gen[3].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~1 , tdc_inst_0|gen[3].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[2] , tdc_inst_0|gen[3].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[2] , tdc_inst_0|gen[3].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~2 , tdc_inst_0|gen[3].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[1] , tdc_inst_0|gen[3].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[1] , tdc_inst_0|gen[3].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~3 , tdc_inst_0|gen[3].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[0] , tdc_inst_0|gen[3].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[0] , tdc_inst_0|gen[3].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~4 , tdc_inst_0|gen[3].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[0]~10 , tdc_inst_0|gen[3].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[1]~12 , tdc_inst_0|gen[3].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[2]~14 , tdc_inst_0|gen[3].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[3]~16 , tdc_inst_0|gen[3].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[4]~18 , tdc_inst_0|gen[3].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[4] , tdc_inst_0|gen[3].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][4]~feeder , tdc_inst_0|i_sync|data[3][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~3 , tdc_inst_0|fr_sync|data_wr~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][4] , tdc_inst_0|i_sync|data[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][4]~feeder , tdc_inst_0|i_sync|sync_data[3][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][4] , tdc_inst_0|i_sync|sync_data[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][4] , tdc_inst_0|int_sync_out[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[6] , tdc_inst_0|gen[3].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[6] , tdc_inst_0|gen[3].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~6 , tdc_inst_0|gen[3].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[5] , tdc_inst_0|gen[3].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[5] , tdc_inst_0|gen[3].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~5 , tdc_inst_0|gen[3].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[5]~20 , tdc_inst_0|gen[3].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[6]~22 , tdc_inst_0|gen[3].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[6] , tdc_inst_0|gen[3].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][6] , tdc_inst_0|i_sync|data[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][6]~feeder , tdc_inst_0|i_sync|sync_data[3][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][6] , tdc_inst_0|i_sync|sync_data[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][6] , tdc_inst_0|int_sync_out[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[3] , tdc_inst_0|gen[3].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][3]~feeder , tdc_inst_0|i_sync|data[3][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][3] , tdc_inst_0|i_sync|data[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][3]~feeder , tdc_inst_0|i_sync|sync_data[3][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][3] , tdc_inst_0|i_sync|sync_data[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][3] , tdc_inst_0|int_sync_out[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[2] , tdc_inst_0|gen[3].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][2]~feeder , tdc_inst_0|i_sync|data[3][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][2] , tdc_inst_0|i_sync|data[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][2] , tdc_inst_0|i_sync|sync_data[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][2] , tdc_inst_0|int_sync_out[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[0] , tdc_inst_0|gen[3].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][0] , tdc_inst_0|i_sync|data[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][0]~feeder , tdc_inst_0|i_sync|sync_data[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][0] , tdc_inst_0|i_sync|sync_data[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][0] , tdc_inst_0|int_sync_out[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[1] , tdc_inst_0|gen[3].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][1] , tdc_inst_0|i_sync|data[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][1] , tdc_inst_0|i_sync|sync_data[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][1]~feeder , tdc_inst_0|int_sync_out[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][1] , tdc_inst_0|int_sync_out[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[5] , tdc_inst_0|gen[3].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][5]~feeder , tdc_inst_0|i_sync|data[3][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][5] , tdc_inst_0|i_sync|data[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][5]~feeder , tdc_inst_0|i_sync|sync_data[3][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][5] , tdc_inst_0|i_sync|sync_data[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][5]~feeder , tdc_inst_0|int_sync_out[3][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][5] , tdc_inst_0|int_sync_out[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[4]~8 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[4]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[1]~9 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[2]~11 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[3]~13 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[4]~15 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[5]~17 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[5]~1 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[5] , tdc_inst_0|gen[3].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0]~8 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[1]~9 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[2]~11 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[3]~13 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[4]~15 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[5]~17 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[5]~1 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[5] , tdc_inst_0|gen[3].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~3 , tdc_inst_0|gen[3].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[5] , tdc_inst_0|gen[3].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[5] , tdc_inst_0|gen[3].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~2 , tdc_inst_0|gen[3].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[3].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[4] , tdc_inst_0|gen[3].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[4] , tdc_inst_0|gen[3].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~4 , tdc_inst_0|gen[3].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[4]~2 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[4] , tdc_inst_0|gen[3].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[4]~2 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[4] , tdc_inst_0|gen[3].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~5 , tdc_inst_0|gen[3].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[3].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[3] , tdc_inst_0|gen[3].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[3] , tdc_inst_0|gen[3].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~6 , tdc_inst_0|gen[3].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[3]~3 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[3] , tdc_inst_0|gen[3].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[3]~3 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[3] , tdc_inst_0|gen[3].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~7 , tdc_inst_0|gen[3].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[2]~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[2] , tdc_inst_0|gen[3].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[2]~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[2] , tdc_inst_0|gen[3].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~9 , tdc_inst_0|gen[3].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[3].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[2] , tdc_inst_0|gen[3].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[2] , tdc_inst_0|gen[3].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~8 , tdc_inst_0|gen[3].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[1]~5 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[1] , tdc_inst_0|gen[3].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[1]~5 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[1] , tdc_inst_0|gen[3].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~11 , tdc_inst_0|gen[3].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[3].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[1] , tdc_inst_0|gen[3].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[1] , tdc_inst_0|gen[3].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~10 , tdc_inst_0|gen[3].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[0]~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[0] , tdc_inst_0|gen[3].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[0]~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[0] , tdc_inst_0|gen[3].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~1 , tdc_inst_0|gen[3].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[3].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[0] , tdc_inst_0|gen[3].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[0] , tdc_inst_0|gen[3].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~0 , tdc_inst_0|gen[3].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[3].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[3].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[3].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[3].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[3].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[3].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[3].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[6] , tdc_inst_0|gen[3].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][6]~feeder , tdc_inst_0|fr_sync|data[3][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][6] , tdc_inst_0|fr_sync|data[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][6]~feeder , tdc_inst_0|fr_sync|sync_data[3][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][6] , tdc_inst_0|fr_sync|sync_data[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][6]~feeder , tdc_inst_0|frac_sync_out[3][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][6] , tdc_inst_0|frac_sync_out[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~25 , tdc_inst_0|mlt_inst|frac_delay~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][6] , tdc_inst_0|mlt_inst|frac_delay[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[5] , tdc_inst_0|gen[3].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][5]~feeder , tdc_inst_0|fr_sync|data[3][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][5] , tdc_inst_0|fr_sync|data[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][5]~feeder , tdc_inst_0|fr_sync|sync_data[3][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][5] , tdc_inst_0|fr_sync|sync_data[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][5]~feeder , tdc_inst_0|frac_sync_out[3][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][5] , tdc_inst_0|frac_sync_out[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~26 , tdc_inst_0|mlt_inst|frac_delay~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][5] , tdc_inst_0|mlt_inst|frac_delay[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[4] , tdc_inst_0|gen[3].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][4] , tdc_inst_0|fr_sync|data[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][4]~feeder , tdc_inst_0|fr_sync|sync_data[3][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][4] , tdc_inst_0|fr_sync|sync_data[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][4]~feeder , tdc_inst_0|frac_sync_out[3][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][4] , tdc_inst_0|frac_sync_out[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~27 , tdc_inst_0|mlt_inst|frac_delay~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][4] , tdc_inst_0|mlt_inst|frac_delay[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[3] , tdc_inst_0|gen[3].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][3]~feeder , tdc_inst_0|fr_sync|data[3][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][3] , tdc_inst_0|fr_sync|data[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][3]~feeder , tdc_inst_0|fr_sync|sync_data[3][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][3] , tdc_inst_0|fr_sync|sync_data[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][3]~feeder , tdc_inst_0|frac_sync_out[3][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][3] , tdc_inst_0|frac_sync_out[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~28 , tdc_inst_0|mlt_inst|frac_delay~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][3] , tdc_inst_0|mlt_inst|frac_delay[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[2] , tdc_inst_0|gen[3].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][2] , tdc_inst_0|fr_sync|data[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][2]~feeder , tdc_inst_0|fr_sync|sync_data[3][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][2] , tdc_inst_0|fr_sync|sync_data[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][2]~feeder , tdc_inst_0|frac_sync_out[3][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][2] , tdc_inst_0|frac_sync_out[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~29 , tdc_inst_0|mlt_inst|frac_delay~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][2] , tdc_inst_0|mlt_inst|frac_delay[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][2]~168 , tdc_inst_0|mlt_inst|sum_st_1[3][2]~168, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][3]~170 , tdc_inst_0|mlt_inst|sum_st_1[3][3]~170, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][4]~172 , tdc_inst_0|mlt_inst|sum_st_1[3][4]~172, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][5]~174 , tdc_inst_0|mlt_inst|sum_st_1[3][5]~174, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][6]~176 , tdc_inst_0|mlt_inst|sum_st_1[3][6]~176, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][7]~178 , tdc_inst_0|mlt_inst|sum_st_1[3][7]~178, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][8]~180 , tdc_inst_0|mlt_inst|sum_st_1[3][8]~180, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][8] , tdc_inst_0|mlt_inst|sum_st_1[3][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[1]~20 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[1]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[4] , tdc_inst_0|gen[2].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[9]~20 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[9]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[4] , tdc_inst_0|gen[2].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~0 , tdc_inst_0|gen[2].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[3] , tdc_inst_0|gen[2].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[3] , tdc_inst_0|gen[2].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~1 , tdc_inst_0|gen[2].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[2] , tdc_inst_0|gen[2].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[2] , tdc_inst_0|gen[2].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~2 , tdc_inst_0|gen[2].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[1] , tdc_inst_0|gen[2].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[1] , tdc_inst_0|gen[2].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~3 , tdc_inst_0|gen[2].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[0] , tdc_inst_0|gen[2].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[0] , tdc_inst_0|gen[2].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~4 , tdc_inst_0|gen[2].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[0]~10 , tdc_inst_0|gen[2].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[1]~12 , tdc_inst_0|gen[2].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[2]~14 , tdc_inst_0|gen[2].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[3]~16 , tdc_inst_0|gen[2].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[4]~18 , tdc_inst_0|gen[2].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[4] , tdc_inst_0|gen[2].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~2 , tdc_inst_0|fr_sync|data_wr~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][4] , tdc_inst_0|i_sync|data[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][4]~feeder , tdc_inst_0|i_sync|sync_data[2][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][4] , tdc_inst_0|i_sync|sync_data[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][4] , tdc_inst_0|int_sync_out[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[6] , tdc_inst_0|gen[2].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[6] , tdc_inst_0|gen[2].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~6 , tdc_inst_0|gen[2].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[5] , tdc_inst_0|gen[2].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[5] , tdc_inst_0|gen[2].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~5 , tdc_inst_0|gen[2].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[5]~20 , tdc_inst_0|gen[2].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[6]~22 , tdc_inst_0|gen[2].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[6] , tdc_inst_0|gen[2].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][6]~feeder , tdc_inst_0|i_sync|data[2][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][6] , tdc_inst_0|i_sync|data[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][6]~feeder , tdc_inst_0|i_sync|sync_data[2][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][6] , tdc_inst_0|i_sync|sync_data[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][6] , tdc_inst_0|int_sync_out[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[1] , tdc_inst_0|gen[2].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][1]~feeder , tdc_inst_0|i_sync|data[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][1] , tdc_inst_0|i_sync|data[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][1]~feeder , tdc_inst_0|i_sync|sync_data[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][1] , tdc_inst_0|i_sync|sync_data[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][1] , tdc_inst_0|int_sync_out[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[3] , tdc_inst_0|gen[2].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][3]~feeder , tdc_inst_0|i_sync|data[2][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][3] , tdc_inst_0|i_sync|data[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][3]~feeder , tdc_inst_0|i_sync|sync_data[2][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][3] , tdc_inst_0|i_sync|sync_data[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][3] , tdc_inst_0|int_sync_out[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[0] , tdc_inst_0|gen[2].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][0]~feeder , tdc_inst_0|i_sync|data[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][0] , tdc_inst_0|i_sync|data[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][0]~feeder , tdc_inst_0|i_sync|sync_data[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][0] , tdc_inst_0|i_sync|sync_data[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][0] , tdc_inst_0|int_sync_out[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[2] , tdc_inst_0|gen[2].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][2]~feeder , tdc_inst_0|i_sync|data[2][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][2] , tdc_inst_0|i_sync|data[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][2] , tdc_inst_0|i_sync|sync_data[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][2] , tdc_inst_0|int_sync_out[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[5] , tdc_inst_0|gen[2].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][5] , tdc_inst_0|i_sync|data[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][5]~feeder , tdc_inst_0|i_sync|sync_data[2][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][5] , tdc_inst_0|i_sync|sync_data[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][5]~feeder , tdc_inst_0|int_sync_out[2][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][5] , tdc_inst_0|int_sync_out[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[2].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[5] , tdc_inst_0|gen[2].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[5] , tdc_inst_0|gen[2].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~2 , tdc_inst_0|gen[2].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[4]~8 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[4]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[1]~9 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[2]~11 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[3]~13 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[4]~15 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[5]~17 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[5]~1 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[5] , tdc_inst_0|gen[2].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[4]~8 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[4]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[1]~9 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[2]~11 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[3]~13 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[4]~15 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[5]~17 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[5]~1 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[5] , tdc_inst_0|gen[2].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~3 , tdc_inst_0|gen[2].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[4]~2 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[4] , tdc_inst_0|gen[2].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[4]~2 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[4] , tdc_inst_0|gen[2].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~5 , tdc_inst_0|gen[2].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[4] , tdc_inst_0|gen[2].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[2].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[4] , tdc_inst_0|gen[2].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~4 , tdc_inst_0|gen[2].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[2].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[3] , tdc_inst_0|gen[2].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[3] , tdc_inst_0|gen[2].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~6 , tdc_inst_0|gen[2].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[3]~3 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[3] , tdc_inst_0|gen[2].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[3]~3 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[3] , tdc_inst_0|gen[2].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~7 , tdc_inst_0|gen[2].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[2]~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[2] , tdc_inst_0|gen[2].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[2]~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[2] , tdc_inst_0|gen[2].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~9 , tdc_inst_0|gen[2].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[2].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[2] , tdc_inst_0|gen[2].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[2] , tdc_inst_0|gen[2].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~8 , tdc_inst_0|gen[2].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[1]~5 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[1] , tdc_inst_0|gen[2].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[1]~5 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[1] , tdc_inst_0|gen[2].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~11 , tdc_inst_0|gen[2].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[2].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[1] , tdc_inst_0|gen[2].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[1] , tdc_inst_0|gen[2].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~10 , tdc_inst_0|gen[2].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[0]~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[0] , tdc_inst_0|gen[2].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[0]~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[0] , tdc_inst_0|gen[2].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~1 , tdc_inst_0|gen[2].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[0] , tdc_inst_0|gen[2].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[0] , tdc_inst_0|gen[2].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~0 , tdc_inst_0|gen[2].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[2].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[2].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[2].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[2].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[2].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[2].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[2].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[6] , tdc_inst_0|gen[2].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][6]~feeder , tdc_inst_0|fr_sync|data[2][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][6] , tdc_inst_0|fr_sync|data[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][6]~feeder , tdc_inst_0|fr_sync|sync_data[2][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][6] , tdc_inst_0|fr_sync|sync_data[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][6]~feeder , tdc_inst_0|frac_sync_out[2][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][6] , tdc_inst_0|frac_sync_out[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~20 , tdc_inst_0|mlt_inst|frac_delay~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][6] , tdc_inst_0|mlt_inst|frac_delay[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[5] , tdc_inst_0|gen[2].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][5]~feeder , tdc_inst_0|fr_sync|data[2][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][5] , tdc_inst_0|fr_sync|data[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][5] , tdc_inst_0|fr_sync|sync_data[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][5] , tdc_inst_0|frac_sync_out[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~21 , tdc_inst_0|mlt_inst|frac_delay~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][5] , tdc_inst_0|mlt_inst|frac_delay[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[4] , tdc_inst_0|gen[2].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][4]~feeder , tdc_inst_0|fr_sync|data[2][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][4] , tdc_inst_0|fr_sync|data[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][4]~feeder , tdc_inst_0|fr_sync|sync_data[2][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][4] , tdc_inst_0|fr_sync|sync_data[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][4]~feeder , tdc_inst_0|frac_sync_out[2][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][4] , tdc_inst_0|frac_sync_out[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~22 , tdc_inst_0|mlt_inst|frac_delay~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][4] , tdc_inst_0|mlt_inst|frac_delay[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[3] , tdc_inst_0|gen[2].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][3]~feeder , tdc_inst_0|fr_sync|data[2][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][3] , tdc_inst_0|fr_sync|data[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][3] , tdc_inst_0|fr_sync|sync_data[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][3] , tdc_inst_0|frac_sync_out[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~23 , tdc_inst_0|mlt_inst|frac_delay~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][3] , tdc_inst_0|mlt_inst|frac_delay[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[2] , tdc_inst_0|gen[2].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][2] , tdc_inst_0|fr_sync|data[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][2]~feeder , tdc_inst_0|fr_sync|sync_data[2][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][2] , tdc_inst_0|fr_sync|sync_data[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][2]~feeder , tdc_inst_0|frac_sync_out[2][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][2] , tdc_inst_0|frac_sync_out[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~24 , tdc_inst_0|mlt_inst|frac_delay~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][2] , tdc_inst_0|mlt_inst|frac_delay[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][2]~150 , tdc_inst_0|mlt_inst|sum_st_1[2][2]~150, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][3]~152 , tdc_inst_0|mlt_inst|sum_st_1[2][3]~152, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][4]~154 , tdc_inst_0|mlt_inst|sum_st_1[2][4]~154, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][5]~156 , tdc_inst_0|mlt_inst|sum_st_1[2][5]~156, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][6]~158 , tdc_inst_0|mlt_inst|sum_st_1[2][6]~158, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][7]~160 , tdc_inst_0|mlt_inst|sum_st_1[2][7]~160, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][8]~162 , tdc_inst_0|mlt_inst|sum_st_1[2][8]~162, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][8] , tdc_inst_0|mlt_inst|sum_st_1[2][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][7] , tdc_inst_0|mlt_inst|sum_st_1[3][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][7] , tdc_inst_0|mlt_inst|sum_st_1[2][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][6] , tdc_inst_0|mlt_inst|sum_st_1[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][6] , tdc_inst_0|mlt_inst|sum_st_1[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][5] , tdc_inst_0|mlt_inst|sum_st_1[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][5] , tdc_inst_0|mlt_inst|sum_st_1[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][4] , tdc_inst_0|mlt_inst|sum_st_1[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][4] , tdc_inst_0|mlt_inst|sum_st_1[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][3] , tdc_inst_0|mlt_inst|sum_st_1[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][3] , tdc_inst_0|mlt_inst|sum_st_1[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][2] , tdc_inst_0|mlt_inst|sum_st_1[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][2] , tdc_inst_0|mlt_inst|sum_st_1[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[1] , tdc_inst_0|gen[2].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][1] , tdc_inst_0|fr_sync|data[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][1]~feeder , tdc_inst_0|fr_sync|sync_data[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][1] , tdc_inst_0|fr_sync|sync_data[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][1]~feeder , tdc_inst_0|frac_sync_out[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][1] , tdc_inst_0|frac_sync_out[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~30 , tdc_inst_0|mlt_inst|frac_delay~30, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][1] , tdc_inst_0|mlt_inst|frac_delay[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~186 , tdc_inst_0|mlt_inst|sum_st_1~186, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][1] , tdc_inst_0|mlt_inst|sum_st_1[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[1] , tdc_inst_0|gen[3].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][1] , tdc_inst_0|fr_sync|data[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][1] , tdc_inst_0|fr_sync|sync_data[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][1]~feeder , tdc_inst_0|frac_sync_out[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][1] , tdc_inst_0|frac_sync_out[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~31 , tdc_inst_0|mlt_inst|frac_delay~31, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][1] , tdc_inst_0|mlt_inst|frac_delay[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~187 , tdc_inst_0|mlt_inst|sum_st_1~187, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][1] , tdc_inst_0|mlt_inst|sum_st_1[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[0] , tdc_inst_0|gen[2].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][0]~feeder , tdc_inst_0|fr_sync|data[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][0] , tdc_inst_0|fr_sync|data[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][0]~feeder , tdc_inst_0|fr_sync|sync_data[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][0] , tdc_inst_0|fr_sync|sync_data[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][0]~feeder , tdc_inst_0|frac_sync_out[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][0] , tdc_inst_0|frac_sync_out[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~2 , tdc_inst_0|mlt_inst|frac_delay~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][0] , tdc_inst_0|mlt_inst|frac_delay[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~106 , tdc_inst_0|mlt_inst|sum_st_1~106, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][0] , tdc_inst_0|mlt_inst|sum_st_1[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[0] , tdc_inst_0|gen[3].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][0]~feeder , tdc_inst_0|fr_sync|data[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][0] , tdc_inst_0|fr_sync|data[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][0]~feeder , tdc_inst_0|fr_sync|sync_data[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][0] , tdc_inst_0|fr_sync|sync_data[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][0]~feeder , tdc_inst_0|frac_sync_out[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][0] , tdc_inst_0|frac_sync_out[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~3 , tdc_inst_0|mlt_inst|frac_delay~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][0] , tdc_inst_0|mlt_inst|frac_delay[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~107 , tdc_inst_0|mlt_inst|sum_st_1~107, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][0]~feeder , tdc_inst_0|mlt_inst|sum_st_1[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][0] , tdc_inst_0|mlt_inst|sum_st_1[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][0]~66 , tdc_inst_0|mlt_inst|sum_st_2[1][0]~66, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][1]~92 , tdc_inst_0|mlt_inst|sum_st_2[1][1]~92, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][2]~94 , tdc_inst_0|mlt_inst|sum_st_2[1][2]~94, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][3]~96 , tdc_inst_0|mlt_inst|sum_st_2[1][3]~96, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][4]~98 , tdc_inst_0|mlt_inst|sum_st_2[1][4]~98, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][5]~100 , tdc_inst_0|mlt_inst|sum_st_2[1][5]~100, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][6]~102 , tdc_inst_0|mlt_inst|sum_st_2[1][6]~102, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][7]~104 , tdc_inst_0|mlt_inst|sum_st_2[1][7]~104, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][8]~106 , tdc_inst_0|mlt_inst|sum_st_2[1][8]~106, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][8] , tdc_inst_0|mlt_inst|sum_st_2[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][7] , tdc_inst_0|mlt_inst|sum_st_2[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][7] , tdc_inst_0|mlt_inst|sum_st_2[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][6] , tdc_inst_0|mlt_inst|sum_st_2[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][6] , tdc_inst_0|mlt_inst|sum_st_2[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][5] , tdc_inst_0|mlt_inst|sum_st_2[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][5] , tdc_inst_0|mlt_inst|sum_st_2[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][4] , tdc_inst_0|mlt_inst|sum_st_2[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][4] , tdc_inst_0|mlt_inst|sum_st_2[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][3] , tdc_inst_0|mlt_inst|sum_st_2[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][3] , tdc_inst_0|mlt_inst|sum_st_2[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][2] , tdc_inst_0|mlt_inst|sum_st_2[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][2] , tdc_inst_0|mlt_inst|sum_st_2[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][1] , tdc_inst_0|mlt_inst|sum_st_2[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][1] , tdc_inst_0|mlt_inst|sum_st_2[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][0] , tdc_inst_0|mlt_inst|sum_st_2[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][0] , tdc_inst_0|mlt_inst|sum_st_2[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][0]~34 , tdc_inst_0|mlt_inst|sum_st_3[0][0]~34, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][1]~38 , tdc_inst_0|mlt_inst|sum_st_3[0][1]~38, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][2]~40 , tdc_inst_0|mlt_inst|sum_st_3[0][2]~40, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][3]~42 , tdc_inst_0|mlt_inst|sum_st_3[0][3]~42, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][4]~44 , tdc_inst_0|mlt_inst|sum_st_3[0][4]~44, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][5]~46 , tdc_inst_0|mlt_inst|sum_st_3[0][5]~46, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][6]~48 , tdc_inst_0|mlt_inst|sum_st_3[0][6]~48, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][7]~50 , tdc_inst_0|mlt_inst|sum_st_3[0][7]~50, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][8]~52 , tdc_inst_0|mlt_inst|sum_st_3[0][8]~52, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[2]~feeder , tdc_inst_0|mlt_inst|lr_ena[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[2] , tdc_inst_0|mlt_inst|lr_ena[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][8] , tdc_inst_0|mlt_inst|sum_st_3[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[3]~20 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[3]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[2] , tdc_inst_0|gen[6].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[2]~20 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[2]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[2] , tdc_inst_0|gen[6].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~2 , tdc_inst_0|gen[6].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[1] , tdc_inst_0|gen[6].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[1] , tdc_inst_0|gen[6].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~3 , tdc_inst_0|gen[6].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[0] , tdc_inst_0|gen[6].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[0] , tdc_inst_0|gen[6].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~4 , tdc_inst_0|gen[6].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[0]~10 , tdc_inst_0|gen[6].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[1]~12 , tdc_inst_0|gen[6].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[2]~14 , tdc_inst_0|gen[6].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[2] , tdc_inst_0|gen[6].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~6 , tdc_inst_0|fr_sync|data_wr~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][2] , tdc_inst_0|i_sync|data[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][2]~feeder , tdc_inst_0|i_sync|sync_data[6][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][2] , tdc_inst_0|i_sync|sync_data[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][2] , tdc_inst_0|int_sync_out[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[3] , tdc_inst_0|gen[6].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[3] , tdc_inst_0|gen[6].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~1 , tdc_inst_0|gen[6].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[3]~16 , tdc_inst_0|gen[6].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[3] , tdc_inst_0|gen[6].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][3] , tdc_inst_0|i_sync|data[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][3]~feeder , tdc_inst_0|i_sync|sync_data[6][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][3] , tdc_inst_0|i_sync|sync_data[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][3] , tdc_inst_0|int_sync_out[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[0] , tdc_inst_0|gen[6].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][0]~feeder , tdc_inst_0|i_sync|data[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][0] , tdc_inst_0|i_sync|data[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][0]~feeder , tdc_inst_0|i_sync|sync_data[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][0] , tdc_inst_0|i_sync|sync_data[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][0] , tdc_inst_0|int_sync_out[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[1] , tdc_inst_0|gen[6].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][1]~feeder , tdc_inst_0|i_sync|data[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][1] , tdc_inst_0|i_sync|data[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][1] , tdc_inst_0|i_sync|sync_data[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][1]~feeder , tdc_inst_0|int_sync_out[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][1] , tdc_inst_0|int_sync_out[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[6] , tdc_inst_0|gen[6].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[6] , tdc_inst_0|gen[6].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~6 , tdc_inst_0|gen[6].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[5] , tdc_inst_0|gen[6].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[5] , tdc_inst_0|gen[6].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~5 , tdc_inst_0|gen[6].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[4] , tdc_inst_0|gen[6].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[4] , tdc_inst_0|gen[6].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~0 , tdc_inst_0|gen[6].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[4]~18 , tdc_inst_0|gen[6].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[5]~20 , tdc_inst_0|gen[6].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[6]~22 , tdc_inst_0|gen[6].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[6] , tdc_inst_0|gen[6].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][6]~feeder , tdc_inst_0|i_sync|data[6][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][6] , tdc_inst_0|i_sync|data[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][6] , tdc_inst_0|i_sync|sync_data[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][6] , tdc_inst_0|int_sync_out[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[4] , tdc_inst_0|gen[6].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][4]~feeder , tdc_inst_0|i_sync|data[6][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][4] , tdc_inst_0|i_sync|data[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][4]~feeder , tdc_inst_0|i_sync|sync_data[6][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][4] , tdc_inst_0|i_sync|sync_data[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][4] , tdc_inst_0|int_sync_out[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[5] , tdc_inst_0|gen[6].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][5]~feeder , tdc_inst_0|i_sync|data[6][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][5] , tdc_inst_0|i_sync|data[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][5] , tdc_inst_0|i_sync|sync_data[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][5] , tdc_inst_0|int_sync_out[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[5] , tdc_inst_0|gen[6].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[6].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[5] , tdc_inst_0|gen[6].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~2 , tdc_inst_0|gen[6].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[2]~8 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[1]~9 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[2]~11 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[3]~13 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[4]~15 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[5]~17 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[5]~1 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[5] , tdc_inst_0|gen[6].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[2]~8 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[1]~9 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[2]~11 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[3]~13 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[4]~15 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[5]~17 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[5]~1 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[5] , tdc_inst_0|gen[6].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~3 , tdc_inst_0|gen[6].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[4]~2 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[4] , tdc_inst_0|gen[6].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[4]~2 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[4] , tdc_inst_0|gen[6].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~5 , tdc_inst_0|gen[6].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[6].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[4] , tdc_inst_0|gen[6].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[4] , tdc_inst_0|gen[6].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~4 , tdc_inst_0|gen[6].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[3]~3 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[3] , tdc_inst_0|gen[6].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[3]~3 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[3] , tdc_inst_0|gen[6].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~7 , tdc_inst_0|gen[6].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[3] , tdc_inst_0|gen[6].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[3] , tdc_inst_0|gen[6].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~6 , tdc_inst_0|gen[6].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[2]~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[2] , tdc_inst_0|gen[6].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[2]~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[2] , tdc_inst_0|gen[6].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~9 , tdc_inst_0|gen[6].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[6].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[2] , tdc_inst_0|gen[6].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[2] , tdc_inst_0|gen[6].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~8 , tdc_inst_0|gen[6].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[1]~5 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[1] , tdc_inst_0|gen[6].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[1]~5 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[1] , tdc_inst_0|gen[6].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~11 , tdc_inst_0|gen[6].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[6].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[1] , tdc_inst_0|gen[6].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[1] , tdc_inst_0|gen[6].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~10 , tdc_inst_0|gen[6].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[6].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[0] , tdc_inst_0|gen[6].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[0] , tdc_inst_0|gen[6].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~0 , tdc_inst_0|gen[6].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[0]~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[0] , tdc_inst_0|gen[6].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[0]~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[0] , tdc_inst_0|gen[6].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~1 , tdc_inst_0|gen[6].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[6].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[6].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[6].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[6].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[6].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[6].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[6].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[6] , tdc_inst_0|gen[6].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][6]~feeder , tdc_inst_0|fr_sync|data[6][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][6] , tdc_inst_0|fr_sync|data[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][6]~feeder , tdc_inst_0|fr_sync|sync_data[6][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][6] , tdc_inst_0|fr_sync|sync_data[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][6]~feeder , tdc_inst_0|frac_sync_out[6][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][6] , tdc_inst_0|frac_sync_out[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~44 , tdc_inst_0|mlt_inst|frac_delay~44, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][6] , tdc_inst_0|mlt_inst|frac_delay[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[5] , tdc_inst_0|gen[6].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][5]~feeder , tdc_inst_0|fr_sync|data[6][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][5] , tdc_inst_0|fr_sync|data[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][5]~feeder , tdc_inst_0|fr_sync|sync_data[6][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][5] , tdc_inst_0|fr_sync|sync_data[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][5]~feeder , tdc_inst_0|frac_sync_out[6][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][5] , tdc_inst_0|frac_sync_out[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~45 , tdc_inst_0|mlt_inst|frac_delay~45, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][5] , tdc_inst_0|mlt_inst|frac_delay[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[4] , tdc_inst_0|gen[6].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][4]~feeder , tdc_inst_0|fr_sync|data[6][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][4] , tdc_inst_0|fr_sync|data[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][4]~feeder , tdc_inst_0|fr_sync|sync_data[6][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][4] , tdc_inst_0|fr_sync|sync_data[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][4]~feeder , tdc_inst_0|frac_sync_out[6][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][4] , tdc_inst_0|frac_sync_out[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~46 , tdc_inst_0|mlt_inst|frac_delay~46, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][4] , tdc_inst_0|mlt_inst|frac_delay[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[3] , tdc_inst_0|gen[6].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][3]~feeder , tdc_inst_0|fr_sync|data[6][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][3] , tdc_inst_0|fr_sync|data[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][3]~feeder , tdc_inst_0|fr_sync|sync_data[6][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][3] , tdc_inst_0|fr_sync|sync_data[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][3]~feeder , tdc_inst_0|frac_sync_out[6][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][3] , tdc_inst_0|frac_sync_out[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~47 , tdc_inst_0|mlt_inst|frac_delay~47, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][3] , tdc_inst_0|mlt_inst|frac_delay[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[2] , tdc_inst_0|gen[6].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][2]~feeder , tdc_inst_0|fr_sync|data[6][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][2] , tdc_inst_0|fr_sync|data[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][2]~feeder , tdc_inst_0|fr_sync|sync_data[6][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][2] , tdc_inst_0|fr_sync|sync_data[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][2]~feeder , tdc_inst_0|frac_sync_out[6][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][2] , tdc_inst_0|frac_sync_out[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~48 , tdc_inst_0|mlt_inst|frac_delay~48, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][2] , tdc_inst_0|mlt_inst|frac_delay[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][2]~226 , tdc_inst_0|mlt_inst|sum_st_1[6][2]~226, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][3]~228 , tdc_inst_0|mlt_inst|sum_st_1[6][3]~228, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][4]~230 , tdc_inst_0|mlt_inst|sum_st_1[6][4]~230, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][5]~232 , tdc_inst_0|mlt_inst|sum_st_1[6][5]~232, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][6]~234 , tdc_inst_0|mlt_inst|sum_st_1[6][6]~234, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][7]~236 , tdc_inst_0|mlt_inst|sum_st_1[6][7]~236, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][8]~238 , tdc_inst_0|mlt_inst|sum_st_1[6][8]~238, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][8] , tdc_inst_0|mlt_inst|sum_st_1[6][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6]~20 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[6] , tdc_inst_0|gen[7].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3]~20 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[6] , tdc_inst_0|gen[7].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~6 , tdc_inst_0|gen[7].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[5] , tdc_inst_0|gen[7].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[5] , tdc_inst_0|gen[7].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~5 , tdc_inst_0|gen[7].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[4] , tdc_inst_0|gen[7].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[4] , tdc_inst_0|gen[7].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~0 , tdc_inst_0|gen[7].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[3] , tdc_inst_0|gen[7].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[3] , tdc_inst_0|gen[7].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~1 , tdc_inst_0|gen[7].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[2] , tdc_inst_0|gen[7].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[2] , tdc_inst_0|gen[7].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~2 , tdc_inst_0|gen[7].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[1] , tdc_inst_0|gen[7].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[1] , tdc_inst_0|gen[7].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~3 , tdc_inst_0|gen[7].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[0] , tdc_inst_0|gen[7].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[0] , tdc_inst_0|gen[7].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~4 , tdc_inst_0|gen[7].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[0]~10 , tdc_inst_0|gen[7].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[1]~12 , tdc_inst_0|gen[7].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[2]~14 , tdc_inst_0|gen[7].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[3]~16 , tdc_inst_0|gen[7].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[4]~18 , tdc_inst_0|gen[7].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[5]~20 , tdc_inst_0|gen[7].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[6]~22 , tdc_inst_0|gen[7].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[6] , tdc_inst_0|gen[7].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][6]~feeder , tdc_inst_0|i_sync|data[7][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~7 , tdc_inst_0|fr_sync|data_wr~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][6] , tdc_inst_0|i_sync|data[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][6]~feeder , tdc_inst_0|i_sync|sync_data[7][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][6] , tdc_inst_0|i_sync|sync_data[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][6] , tdc_inst_0|int_sync_out[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[4] , tdc_inst_0|gen[7].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][4]~feeder , tdc_inst_0|i_sync|data[7][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][4] , tdc_inst_0|i_sync|data[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][4]~feeder , tdc_inst_0|i_sync|sync_data[7][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][4] , tdc_inst_0|i_sync|sync_data[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][4] , tdc_inst_0|int_sync_out[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[2] , tdc_inst_0|gen[7].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][2]~feeder , tdc_inst_0|i_sync|data[7][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][2] , tdc_inst_0|i_sync|data[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][2]~feeder , tdc_inst_0|i_sync|sync_data[7][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][2] , tdc_inst_0|i_sync|sync_data[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][2]~feeder , tdc_inst_0|int_sync_out[7][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][2] , tdc_inst_0|int_sync_out[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[1] , tdc_inst_0|gen[7].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][1]~feeder , tdc_inst_0|i_sync|data[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][1] , tdc_inst_0|i_sync|data[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][1] , tdc_inst_0|i_sync|sync_data[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][1]~feeder , tdc_inst_0|int_sync_out[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][1] , tdc_inst_0|int_sync_out[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[3] , tdc_inst_0|gen[7].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][3]~feeder , tdc_inst_0|i_sync|data[7][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][3] , tdc_inst_0|i_sync|data[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][3]~feeder , tdc_inst_0|i_sync|sync_data[7][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][3] , tdc_inst_0|i_sync|sync_data[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][3] , tdc_inst_0|int_sync_out[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[0] , tdc_inst_0|gen[7].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][0]~feeder , tdc_inst_0|i_sync|data[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][0] , tdc_inst_0|i_sync|data[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][0]~feeder , tdc_inst_0|i_sync|sync_data[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][0] , tdc_inst_0|i_sync|sync_data[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][0]~feeder , tdc_inst_0|int_sync_out[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][0] , tdc_inst_0|int_sync_out[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[5] , tdc_inst_0|gen[7].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][5]~feeder , tdc_inst_0|i_sync|data[7][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][5] , tdc_inst_0|i_sync|data[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][5]~feeder , tdc_inst_0|i_sync|sync_data[7][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][5] , tdc_inst_0|i_sync|sync_data[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][5] , tdc_inst_0|int_sync_out[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[7].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[5] , tdc_inst_0|gen[7].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[5] , tdc_inst_0|gen[7].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~2 , tdc_inst_0|gen[7].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[3]~8 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[3]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[1]~9 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[2]~11 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[3]~13 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[4]~15 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[5]~17 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[5]~1 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[5] , tdc_inst_0|gen[7].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[3]~8 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[3]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[1]~9 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[2]~11 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[3]~13 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[4]~15 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[5]~17 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[5]~1 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[5] , tdc_inst_0|gen[7].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~3 , tdc_inst_0|gen[7].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[7].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[4] , tdc_inst_0|gen[7].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[4] , tdc_inst_0|gen[7].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~4 , tdc_inst_0|gen[7].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[4]~2 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[4] , tdc_inst_0|gen[7].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[4]~2 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[4] , tdc_inst_0|gen[7].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~5 , tdc_inst_0|gen[7].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[7].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[3] , tdc_inst_0|gen[7].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[3] , tdc_inst_0|gen[7].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~6 , tdc_inst_0|gen[7].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[3]~3 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[3] , tdc_inst_0|gen[7].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[3]~3 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[3] , tdc_inst_0|gen[7].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~7 , tdc_inst_0|gen[7].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[2]~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[2] , tdc_inst_0|gen[7].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[2]~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[2] , tdc_inst_0|gen[7].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~9 , tdc_inst_0|gen[7].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[2] , tdc_inst_0|gen[7].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[7].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[2] , tdc_inst_0|gen[7].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~8 , tdc_inst_0|gen[7].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[1]~5 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[1] , tdc_inst_0|gen[7].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[1]~5 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[1] , tdc_inst_0|gen[7].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~11 , tdc_inst_0|gen[7].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[7].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[1] , tdc_inst_0|gen[7].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[1] , tdc_inst_0|gen[7].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~10 , tdc_inst_0|gen[7].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[7].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[0] , tdc_inst_0|gen[7].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[0] , tdc_inst_0|gen[7].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~0 , tdc_inst_0|gen[7].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[0]~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[0] , tdc_inst_0|gen[7].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[0]~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[0] , tdc_inst_0|gen[7].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~1 , tdc_inst_0|gen[7].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[7].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[7].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[7].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[7].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[7].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[7].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[7].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[6] , tdc_inst_0|gen[7].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][6]~feeder , tdc_inst_0|fr_sync|data[7][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][6] , tdc_inst_0|fr_sync|data[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][6]~feeder , tdc_inst_0|fr_sync|sync_data[7][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][6] , tdc_inst_0|fr_sync|sync_data[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][6]~feeder , tdc_inst_0|frac_sync_out[7][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][6] , tdc_inst_0|frac_sync_out[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~49 , tdc_inst_0|mlt_inst|frac_delay~49, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][6] , tdc_inst_0|mlt_inst|frac_delay[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[5] , tdc_inst_0|gen[7].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][5]~feeder , tdc_inst_0|fr_sync|data[7][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][5] , tdc_inst_0|fr_sync|data[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][5]~feeder , tdc_inst_0|fr_sync|sync_data[7][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][5] , tdc_inst_0|fr_sync|sync_data[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][5]~feeder , tdc_inst_0|frac_sync_out[7][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][5] , tdc_inst_0|frac_sync_out[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~50 , tdc_inst_0|mlt_inst|frac_delay~50, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][5] , tdc_inst_0|mlt_inst|frac_delay[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[4] , tdc_inst_0|gen[7].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][4]~feeder , tdc_inst_0|fr_sync|data[7][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][4] , tdc_inst_0|fr_sync|data[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][4]~feeder , tdc_inst_0|fr_sync|sync_data[7][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][4] , tdc_inst_0|fr_sync|sync_data[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][4] , tdc_inst_0|frac_sync_out[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~51 , tdc_inst_0|mlt_inst|frac_delay~51, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][4] , tdc_inst_0|mlt_inst|frac_delay[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[3] , tdc_inst_0|gen[7].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][3]~feeder , tdc_inst_0|fr_sync|data[7][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][3] , tdc_inst_0|fr_sync|data[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][3]~feeder , tdc_inst_0|fr_sync|sync_data[7][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][3] , tdc_inst_0|fr_sync|sync_data[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][3]~feeder , tdc_inst_0|frac_sync_out[7][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][3] , tdc_inst_0|frac_sync_out[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~52 , tdc_inst_0|mlt_inst|frac_delay~52, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][3] , tdc_inst_0|mlt_inst|frac_delay[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[2] , tdc_inst_0|gen[7].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][2]~feeder , tdc_inst_0|fr_sync|data[7][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][2] , tdc_inst_0|fr_sync|data[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][2]~feeder , tdc_inst_0|fr_sync|sync_data[7][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][2] , tdc_inst_0|fr_sync|sync_data[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][2]~feeder , tdc_inst_0|frac_sync_out[7][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][2] , tdc_inst_0|frac_sync_out[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~53 , tdc_inst_0|mlt_inst|frac_delay~53, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][2] , tdc_inst_0|mlt_inst|frac_delay[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][2]~244 , tdc_inst_0|mlt_inst|sum_st_1[7][2]~244, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][3]~246 , tdc_inst_0|mlt_inst|sum_st_1[7][3]~246, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][4]~248 , tdc_inst_0|mlt_inst|sum_st_1[7][4]~248, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][5]~250 , tdc_inst_0|mlt_inst|sum_st_1[7][5]~250, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][6]~252 , tdc_inst_0|mlt_inst|sum_st_1[7][6]~252, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][7]~254 , tdc_inst_0|mlt_inst|sum_st_1[7][7]~254, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][8]~256 , tdc_inst_0|mlt_inst|sum_st_1[7][8]~256, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][8] , tdc_inst_0|mlt_inst|sum_st_1[7][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][7] , tdc_inst_0|mlt_inst|sum_st_1[6][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][7] , tdc_inst_0|mlt_inst|sum_st_1[7][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][6] , tdc_inst_0|mlt_inst|sum_st_1[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][6] , tdc_inst_0|mlt_inst|sum_st_1[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][5] , tdc_inst_0|mlt_inst|sum_st_1[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][5] , tdc_inst_0|mlt_inst|sum_st_1[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][4] , tdc_inst_0|mlt_inst|sum_st_1[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][4] , tdc_inst_0|mlt_inst|sum_st_1[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][3] , tdc_inst_0|mlt_inst|sum_st_1[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][3] , tdc_inst_0|mlt_inst|sum_st_1[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][2] , tdc_inst_0|mlt_inst|sum_st_1[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][2] , tdc_inst_0|mlt_inst|sum_st_1[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[1] , tdc_inst_0|gen[7].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][1] , tdc_inst_0|fr_sync|data[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][1]~feeder , tdc_inst_0|fr_sync|sync_data[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][1] , tdc_inst_0|fr_sync|sync_data[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][1]~feeder , tdc_inst_0|frac_sync_out[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][1] , tdc_inst_0|frac_sync_out[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~55 , tdc_inst_0|mlt_inst|frac_delay~55, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][1] , tdc_inst_0|mlt_inst|frac_delay[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~263 , tdc_inst_0|mlt_inst|sum_st_1~263, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][1] , tdc_inst_0|mlt_inst|sum_st_1[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[1] , tdc_inst_0|gen[6].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][1]~feeder , tdc_inst_0|fr_sync|data[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][1] , tdc_inst_0|fr_sync|data[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][1]~feeder , tdc_inst_0|fr_sync|sync_data[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][1] , tdc_inst_0|fr_sync|sync_data[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][1]~feeder , tdc_inst_0|frac_sync_out[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][1] , tdc_inst_0|frac_sync_out[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~54 , tdc_inst_0|mlt_inst|frac_delay~54, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][1] , tdc_inst_0|mlt_inst|frac_delay[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~262 , tdc_inst_0|mlt_inst|sum_st_1~262, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][1] , tdc_inst_0|mlt_inst|sum_st_1[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[0] , tdc_inst_0|gen[7].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][0]~feeder , tdc_inst_0|fr_sync|data[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][0] , tdc_inst_0|fr_sync|data[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][0]~feeder , tdc_inst_0|fr_sync|sync_data[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][0] , tdc_inst_0|fr_sync|sync_data[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][0]~feeder , tdc_inst_0|frac_sync_out[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][0] , tdc_inst_0|frac_sync_out[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~7 , tdc_inst_0|mlt_inst|frac_delay~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][0] , tdc_inst_0|mlt_inst|frac_delay[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~111 , tdc_inst_0|mlt_inst|sum_st_1~111, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][0] , tdc_inst_0|mlt_inst|sum_st_1[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[0] , tdc_inst_0|gen[6].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][0]~feeder , tdc_inst_0|fr_sync|data[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][0] , tdc_inst_0|fr_sync|data[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][0]~feeder , tdc_inst_0|fr_sync|sync_data[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][0] , tdc_inst_0|fr_sync|sync_data[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][0]~feeder , tdc_inst_0|frac_sync_out[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][0] , tdc_inst_0|frac_sync_out[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~6 , tdc_inst_0|mlt_inst|frac_delay~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][0] , tdc_inst_0|mlt_inst|frac_delay[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~110 , tdc_inst_0|mlt_inst|sum_st_1~110, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][0] , tdc_inst_0|mlt_inst|sum_st_1[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][0]~70 , tdc_inst_0|mlt_inst|sum_st_2[3][0]~70, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][1]~132 , tdc_inst_0|mlt_inst|sum_st_2[3][1]~132, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][2]~134 , tdc_inst_0|mlt_inst|sum_st_2[3][2]~134, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][3]~136 , tdc_inst_0|mlt_inst|sum_st_2[3][3]~136, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][4]~138 , tdc_inst_0|mlt_inst|sum_st_2[3][4]~138, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][5]~140 , tdc_inst_0|mlt_inst|sum_st_2[3][5]~140, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][6]~142 , tdc_inst_0|mlt_inst|sum_st_2[3][6]~142, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][7]~144 , tdc_inst_0|mlt_inst|sum_st_2[3][7]~144, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][8]~146 , tdc_inst_0|mlt_inst|sum_st_2[3][8]~146, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][8] , tdc_inst_0|mlt_inst|sum_st_2[3][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[7]~20 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[7]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[2] , tdc_inst_0|gen[5].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[1]~20 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[1]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[2] , tdc_inst_0|gen[5].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~2 , tdc_inst_0|gen[5].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[1] , tdc_inst_0|gen[5].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[1] , tdc_inst_0|gen[5].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~3 , tdc_inst_0|gen[5].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[0]~feeder , tdc_inst_0|gen[5].tc_inst|ip_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[0] , tdc_inst_0|gen[5].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[0] , tdc_inst_0|gen[5].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~4 , tdc_inst_0|gen[5].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[0]~10 , tdc_inst_0|gen[5].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[1]~12 , tdc_inst_0|gen[5].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[2]~14 , tdc_inst_0|gen[5].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[2] , tdc_inst_0|gen[5].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][2]~feeder , tdc_inst_0|i_sync|data[5][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~5 , tdc_inst_0|fr_sync|data_wr~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][2] , tdc_inst_0|i_sync|data[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][2]~feeder , tdc_inst_0|i_sync|sync_data[5][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][2] , tdc_inst_0|i_sync|sync_data[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][2]~feeder , tdc_inst_0|int_sync_out[5][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][2] , tdc_inst_0|int_sync_out[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[1] , tdc_inst_0|gen[5].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][1]~feeder , tdc_inst_0|i_sync|data[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][1] , tdc_inst_0|i_sync|data[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][1]~feeder , tdc_inst_0|i_sync|sync_data[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][1] , tdc_inst_0|i_sync|sync_data[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][1]~feeder , tdc_inst_0|int_sync_out[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][1] , tdc_inst_0|int_sync_out[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[0] , tdc_inst_0|gen[5].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][0]~feeder , tdc_inst_0|i_sync|data[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][0] , tdc_inst_0|i_sync|data[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][0]~feeder , tdc_inst_0|i_sync|sync_data[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][0] , tdc_inst_0|i_sync|sync_data[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][0] , tdc_inst_0|int_sync_out[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[3] , tdc_inst_0|gen[5].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[3] , tdc_inst_0|gen[5].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~1 , tdc_inst_0|gen[5].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[3]~16 , tdc_inst_0|gen[5].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[3] , tdc_inst_0|gen[5].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][3]~feeder , tdc_inst_0|i_sync|data[5][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][3] , tdc_inst_0|i_sync|data[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][3]~feeder , tdc_inst_0|i_sync|sync_data[5][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][3] , tdc_inst_0|i_sync|sync_data[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][3]~feeder , tdc_inst_0|int_sync_out[5][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][3] , tdc_inst_0|int_sync_out[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[6] , tdc_inst_0|gen[5].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[6] , tdc_inst_0|gen[5].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~6 , tdc_inst_0|gen[5].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[5] , tdc_inst_0|gen[5].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[5] , tdc_inst_0|gen[5].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~5 , tdc_inst_0|gen[5].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[4] , tdc_inst_0|gen[5].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[4] , tdc_inst_0|gen[5].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~0 , tdc_inst_0|gen[5].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[4]~18 , tdc_inst_0|gen[5].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[5]~20 , tdc_inst_0|gen[5].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[6]~22 , tdc_inst_0|gen[5].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[6] , tdc_inst_0|gen[5].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][6] , tdc_inst_0|i_sync|data[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][6] , tdc_inst_0|i_sync|sync_data[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][6] , tdc_inst_0|int_sync_out[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[4] , tdc_inst_0|gen[5].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][4]~feeder , tdc_inst_0|i_sync|data[5][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][4] , tdc_inst_0|i_sync|data[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][4]~feeder , tdc_inst_0|i_sync|sync_data[5][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][4] , tdc_inst_0|i_sync|sync_data[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][4]~feeder , tdc_inst_0|int_sync_out[5][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][4] , tdc_inst_0|int_sync_out[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[5] , tdc_inst_0|gen[5].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][5]~feeder , tdc_inst_0|i_sync|data[5][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][5] , tdc_inst_0|i_sync|data[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][5]~feeder , tdc_inst_0|i_sync|sync_data[5][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][5] , tdc_inst_0|i_sync|sync_data[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][5] , tdc_inst_0|int_sync_out[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[1]~9 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[2]~11 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[3]~13 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[4]~15 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[5]~17 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[5]~1 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[5] , tdc_inst_0|gen[5].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[4]~8 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[4]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[1]~9 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[2]~11 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[3]~13 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[4]~15 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[5]~17 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[5]~1 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[5] , tdc_inst_0|gen[5].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~3 , tdc_inst_0|gen[5].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[5] , tdc_inst_0|gen[5].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[5].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[5] , tdc_inst_0|gen[5].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~2 , tdc_inst_0|gen[5].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[4] , tdc_inst_0|gen[5].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[5].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[4] , tdc_inst_0|gen[5].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~4 , tdc_inst_0|gen[5].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[4]~2 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[4] , tdc_inst_0|gen[5].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[4]~2 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[4] , tdc_inst_0|gen[5].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~5 , tdc_inst_0|gen[5].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[3]~3 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[3] , tdc_inst_0|gen[5].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[3]~3 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[3] , tdc_inst_0|gen[5].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~7 , tdc_inst_0|gen[5].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[3] , tdc_inst_0|gen[5].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[5].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[3] , tdc_inst_0|gen[5].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~6 , tdc_inst_0|gen[5].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[2] , tdc_inst_0|gen[5].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[2] , tdc_inst_0|gen[5].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~8 , tdc_inst_0|gen[5].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[2]~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[2] , tdc_inst_0|gen[5].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[2]~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[2] , tdc_inst_0|gen[5].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~9 , tdc_inst_0|gen[5].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[5].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[1] , tdc_inst_0|gen[5].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[1] , tdc_inst_0|gen[5].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~10 , tdc_inst_0|gen[5].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[1]~5 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[1] , tdc_inst_0|gen[5].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[1]~5 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[1] , tdc_inst_0|gen[5].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~11 , tdc_inst_0|gen[5].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[0]~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[0] , tdc_inst_0|gen[5].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[0]~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[0] , tdc_inst_0|gen[5].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~1 , tdc_inst_0|gen[5].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[5].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[0] , tdc_inst_0|gen[5].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[0] , tdc_inst_0|gen[5].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~0 , tdc_inst_0|gen[5].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[5].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[5].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[5].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[5].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[5].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[5].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[5].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[6] , tdc_inst_0|gen[5].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][6]~feeder , tdc_inst_0|fr_sync|data[5][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][6] , tdc_inst_0|fr_sync|data[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][6]~feeder , tdc_inst_0|fr_sync|sync_data[5][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][6] , tdc_inst_0|fr_sync|sync_data[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][6]~feeder , tdc_inst_0|frac_sync_out[5][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][6] , tdc_inst_0|frac_sync_out[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~37 , tdc_inst_0|mlt_inst|frac_delay~37, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][6] , tdc_inst_0|mlt_inst|frac_delay[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[5] , tdc_inst_0|gen[5].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][5] , tdc_inst_0|fr_sync|data[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][5]~feeder , tdc_inst_0|fr_sync|sync_data[5][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][5] , tdc_inst_0|fr_sync|sync_data[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][5]~feeder , tdc_inst_0|frac_sync_out[5][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][5] , tdc_inst_0|frac_sync_out[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~38 , tdc_inst_0|mlt_inst|frac_delay~38, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][5] , tdc_inst_0|mlt_inst|frac_delay[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[4] , tdc_inst_0|gen[5].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][4] , tdc_inst_0|fr_sync|data[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][4]~feeder , tdc_inst_0|fr_sync|sync_data[5][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][4] , tdc_inst_0|fr_sync|sync_data[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][4]~feeder , tdc_inst_0|frac_sync_out[5][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][4] , tdc_inst_0|frac_sync_out[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~39 , tdc_inst_0|mlt_inst|frac_delay~39, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][4] , tdc_inst_0|mlt_inst|frac_delay[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[3] , tdc_inst_0|gen[5].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][3]~feeder , tdc_inst_0|fr_sync|data[5][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][3] , tdc_inst_0|fr_sync|data[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][3]~feeder , tdc_inst_0|fr_sync|sync_data[5][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][3] , tdc_inst_0|fr_sync|sync_data[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][3]~feeder , tdc_inst_0|frac_sync_out[5][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][3] , tdc_inst_0|frac_sync_out[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~40 , tdc_inst_0|mlt_inst|frac_delay~40, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][3] , tdc_inst_0|mlt_inst|frac_delay[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[2] , tdc_inst_0|gen[5].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][2]~feeder , tdc_inst_0|fr_sync|data[5][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][2] , tdc_inst_0|fr_sync|data[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][2]~feeder , tdc_inst_0|fr_sync|sync_data[5][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][2] , tdc_inst_0|fr_sync|sync_data[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][2]~feeder , tdc_inst_0|frac_sync_out[5][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][2] , tdc_inst_0|frac_sync_out[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~41 , tdc_inst_0|mlt_inst|frac_delay~41, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][2] , tdc_inst_0|mlt_inst|frac_delay[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][2]~206 , tdc_inst_0|mlt_inst|sum_st_1[5][2]~206, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][3]~208 , tdc_inst_0|mlt_inst|sum_st_1[5][3]~208, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][4]~210 , tdc_inst_0|mlt_inst|sum_st_1[5][4]~210, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][5]~212 , tdc_inst_0|mlt_inst|sum_st_1[5][5]~212, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][6]~214 , tdc_inst_0|mlt_inst|sum_st_1[5][6]~214, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][7]~216 , tdc_inst_0|mlt_inst|sum_st_1[5][7]~216, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][8]~218 , tdc_inst_0|mlt_inst|sum_st_1[5][8]~218, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][8] , tdc_inst_0|mlt_inst|sum_st_1[5][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[3]~20 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[3]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[1] , tdc_inst_0|gen[4].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[4]~20 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[4]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[1] , tdc_inst_0|gen[4].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~3 , tdc_inst_0|gen[4].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[0] , tdc_inst_0|gen[4].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[0] , tdc_inst_0|gen[4].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~4 , tdc_inst_0|gen[4].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[0]~10 , tdc_inst_0|gen[4].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[1]~12 , tdc_inst_0|gen[4].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[1] , tdc_inst_0|gen[4].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][1]~feeder , tdc_inst_0|i_sync|data[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~4 , tdc_inst_0|fr_sync|data_wr~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][1] , tdc_inst_0|i_sync|data[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][1]~feeder , tdc_inst_0|i_sync|sync_data[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][1] , tdc_inst_0|i_sync|sync_data[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][1]~feeder , tdc_inst_0|int_sync_out[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][1] , tdc_inst_0|int_sync_out[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[3] , tdc_inst_0|gen[4].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[3] , tdc_inst_0|gen[4].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~1 , tdc_inst_0|gen[4].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[2] , tdc_inst_0|gen[4].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[2] , tdc_inst_0|gen[4].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~2 , tdc_inst_0|gen[4].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[2]~14 , tdc_inst_0|gen[4].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[3]~16 , tdc_inst_0|gen[4].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[3] , tdc_inst_0|gen[4].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][3]~feeder , tdc_inst_0|i_sync|data[4][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][3] , tdc_inst_0|i_sync|data[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][3]~feeder , tdc_inst_0|i_sync|sync_data[4][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][3] , tdc_inst_0|i_sync|sync_data[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][3] , tdc_inst_0|int_sync_out[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[0] , tdc_inst_0|gen[4].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][0]~feeder , tdc_inst_0|i_sync|data[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][0] , tdc_inst_0|i_sync|data[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][0] , tdc_inst_0|i_sync|sync_data[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][0] , tdc_inst_0|int_sync_out[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[2] , tdc_inst_0|gen[4].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][2]~feeder , tdc_inst_0|i_sync|data[4][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][2] , tdc_inst_0|i_sync|data[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][2]~feeder , tdc_inst_0|i_sync|sync_data[4][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][2] , tdc_inst_0|i_sync|sync_data[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][2] , tdc_inst_0|int_sync_out[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[4] , tdc_inst_0|gen[4].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[4] , tdc_inst_0|gen[4].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~0 , tdc_inst_0|gen[4].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[4]~18 , tdc_inst_0|gen[4].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[4] , tdc_inst_0|gen[4].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][4]~feeder , tdc_inst_0|i_sync|data[4][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][4] , tdc_inst_0|i_sync|data[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][4] , tdc_inst_0|i_sync|sync_data[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][4]~feeder , tdc_inst_0|int_sync_out[4][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][4] , tdc_inst_0|int_sync_out[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[6] , tdc_inst_0|gen[4].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[6] , tdc_inst_0|gen[4].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~6 , tdc_inst_0|gen[4].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[5] , tdc_inst_0|gen[4].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[5] , tdc_inst_0|gen[4].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~5 , tdc_inst_0|gen[4].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[5]~20 , tdc_inst_0|gen[4].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[6]~22 , tdc_inst_0|gen[4].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[6] , tdc_inst_0|gen[4].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][6]~feeder , tdc_inst_0|i_sync|data[4][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][6] , tdc_inst_0|i_sync|data[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][6]~feeder , tdc_inst_0|i_sync|sync_data[4][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][6] , tdc_inst_0|i_sync|sync_data[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][6]~feeder , tdc_inst_0|int_sync_out[4][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][6] , tdc_inst_0|int_sync_out[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[5] , tdc_inst_0|gen[4].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][5]~feeder , tdc_inst_0|i_sync|data[4][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][5] , tdc_inst_0|i_sync|data[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][5]~feeder , tdc_inst_0|i_sync|sync_data[4][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][5] , tdc_inst_0|i_sync|sync_data[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][5]~feeder , tdc_inst_0|int_sync_out[4][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][5] , tdc_inst_0|int_sync_out[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2]~8 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[1]~9 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2]~11 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[3]~13 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[4]~15 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[5]~17 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[5]~1 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[5] , tdc_inst_0|gen[4].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[2]~8 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[1]~9 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[2]~11 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[3]~13 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[4]~15 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[5]~17 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[5]~1 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[5] , tdc_inst_0|gen[4].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~3 , tdc_inst_0|gen[4].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[5] , tdc_inst_0|gen[4].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[4].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[5] , tdc_inst_0|gen[4].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~2 , tdc_inst_0|gen[4].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[4] , tdc_inst_0|gen[4].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[4].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[4] , tdc_inst_0|gen[4].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~4 , tdc_inst_0|gen[4].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[4]~2 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[4] , tdc_inst_0|gen[4].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[4]~2 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[4] , tdc_inst_0|gen[4].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~5 , tdc_inst_0|gen[4].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[3]~3 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[3] , tdc_inst_0|gen[4].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[3]~3 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[3]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[3] , tdc_inst_0|gen[4].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~7 , tdc_inst_0|gen[4].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[3] , tdc_inst_0|gen[4].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[4].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[3] , tdc_inst_0|gen[4].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~6 , tdc_inst_0|gen[4].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[2]~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[2] , tdc_inst_0|gen[4].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[2]~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[2]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[2] , tdc_inst_0|gen[4].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~9 , tdc_inst_0|gen[4].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[2] , tdc_inst_0|gen[4].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[2] , tdc_inst_0|gen[4].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~8 , tdc_inst_0|gen[4].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[1]~5 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[1] , tdc_inst_0|gen[4].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[1]~5 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[1]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[1] , tdc_inst_0|gen[4].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~11 , tdc_inst_0|gen[4].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[1] , tdc_inst_0|gen[4].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[4].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[1] , tdc_inst_0|gen[4].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~10 , tdc_inst_0|gen[4].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[0] , tdc_inst_0|gen[4].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[4].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[0] , tdc_inst_0|gen[4].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~0 , tdc_inst_0|gen[4].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[0]~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[0] , tdc_inst_0|gen[4].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[0]~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[0] , tdc_inst_0|gen[4].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~1 , tdc_inst_0|gen[4].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[4].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[4].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[4].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[4].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[4].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[4].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[4].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[6] , tdc_inst_0|gen[4].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][6] , tdc_inst_0|fr_sync|data[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][6]~feeder , tdc_inst_0|fr_sync|sync_data[4][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][6] , tdc_inst_0|fr_sync|sync_data[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][6]~feeder , tdc_inst_0|frac_sync_out[4][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][6] , tdc_inst_0|frac_sync_out[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~32 , tdc_inst_0|mlt_inst|frac_delay~32, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][6] , tdc_inst_0|mlt_inst|frac_delay[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[5] , tdc_inst_0|gen[4].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][5]~feeder , tdc_inst_0|fr_sync|data[4][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][5] , tdc_inst_0|fr_sync|data[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][5] , tdc_inst_0|fr_sync|sync_data[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][5]~feeder , tdc_inst_0|frac_sync_out[4][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][5] , tdc_inst_0|frac_sync_out[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~33 , tdc_inst_0|mlt_inst|frac_delay~33, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][5] , tdc_inst_0|mlt_inst|frac_delay[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[4] , tdc_inst_0|gen[4].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][4]~feeder , tdc_inst_0|fr_sync|data[4][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][4] , tdc_inst_0|fr_sync|data[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][4] , tdc_inst_0|fr_sync|sync_data[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][4]~feeder , tdc_inst_0|frac_sync_out[4][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][4] , tdc_inst_0|frac_sync_out[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~34 , tdc_inst_0|mlt_inst|frac_delay~34, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][4] , tdc_inst_0|mlt_inst|frac_delay[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[3] , tdc_inst_0|gen[4].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][3]~feeder , tdc_inst_0|fr_sync|data[4][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][3] , tdc_inst_0|fr_sync|data[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][3] , tdc_inst_0|fr_sync|sync_data[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][3]~feeder , tdc_inst_0|frac_sync_out[4][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][3] , tdc_inst_0|frac_sync_out[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~35 , tdc_inst_0|mlt_inst|frac_delay~35, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][3] , tdc_inst_0|mlt_inst|frac_delay[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[2] , tdc_inst_0|gen[4].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][2] , tdc_inst_0|fr_sync|data[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][2]~feeder , tdc_inst_0|fr_sync|sync_data[4][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][2] , tdc_inst_0|fr_sync|sync_data[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][2] , tdc_inst_0|frac_sync_out[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~36 , tdc_inst_0|mlt_inst|frac_delay~36, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][2] , tdc_inst_0|mlt_inst|frac_delay[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][2]~188 , tdc_inst_0|mlt_inst|sum_st_1[4][2]~188, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][3]~190 , tdc_inst_0|mlt_inst|sum_st_1[4][3]~190, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][4]~192 , tdc_inst_0|mlt_inst|sum_st_1[4][4]~192, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][5]~194 , tdc_inst_0|mlt_inst|sum_st_1[4][5]~194, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][6]~196 , tdc_inst_0|mlt_inst|sum_st_1[4][6]~196, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][7]~198 , tdc_inst_0|mlt_inst|sum_st_1[4][7]~198, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][8]~200 , tdc_inst_0|mlt_inst|sum_st_1[4][8]~200, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][8] , tdc_inst_0|mlt_inst|sum_st_1[4][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][7] , tdc_inst_0|mlt_inst|sum_st_1[4][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][7] , tdc_inst_0|mlt_inst|sum_st_1[5][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][6] , tdc_inst_0|mlt_inst|sum_st_1[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][6] , tdc_inst_0|mlt_inst|sum_st_1[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][5] , tdc_inst_0|mlt_inst|sum_st_1[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][5] , tdc_inst_0|mlt_inst|sum_st_1[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][4] , tdc_inst_0|mlt_inst|sum_st_1[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][4] , tdc_inst_0|mlt_inst|sum_st_1[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][3] , tdc_inst_0|mlt_inst|sum_st_1[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][3] , tdc_inst_0|mlt_inst|sum_st_1[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][2] , tdc_inst_0|mlt_inst|sum_st_1[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][2] , tdc_inst_0|mlt_inst|sum_st_1[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[1] , tdc_inst_0|gen[5].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][1]~feeder , tdc_inst_0|fr_sync|data[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][1] , tdc_inst_0|fr_sync|data[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][1]~feeder , tdc_inst_0|fr_sync|sync_data[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][1] , tdc_inst_0|fr_sync|sync_data[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][1]~feeder , tdc_inst_0|frac_sync_out[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][1] , tdc_inst_0|frac_sync_out[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~43 , tdc_inst_0|mlt_inst|frac_delay~43, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][1] , tdc_inst_0|mlt_inst|frac_delay[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~225 , tdc_inst_0|mlt_inst|sum_st_1~225, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][1] , tdc_inst_0|mlt_inst|sum_st_1[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[1] , tdc_inst_0|gen[4].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][1]~feeder , tdc_inst_0|fr_sync|data[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][1] , tdc_inst_0|fr_sync|data[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][1]~feeder , tdc_inst_0|fr_sync|sync_data[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][1] , tdc_inst_0|fr_sync|sync_data[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][1]~feeder , tdc_inst_0|frac_sync_out[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][1] , tdc_inst_0|frac_sync_out[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~42 , tdc_inst_0|mlt_inst|frac_delay~42, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][1] , tdc_inst_0|mlt_inst|frac_delay[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~224 , tdc_inst_0|mlt_inst|sum_st_1~224, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][1] , tdc_inst_0|mlt_inst|sum_st_1[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[0] , tdc_inst_0|gen[4].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][0]~feeder , tdc_inst_0|fr_sync|data[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][0] , tdc_inst_0|fr_sync|data[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][0] , tdc_inst_0|fr_sync|sync_data[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][0]~feeder , tdc_inst_0|frac_sync_out[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][0] , tdc_inst_0|frac_sync_out[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~4 , tdc_inst_0|mlt_inst|frac_delay~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][0] , tdc_inst_0|mlt_inst|frac_delay[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~108 , tdc_inst_0|mlt_inst|sum_st_1~108, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][0] , tdc_inst_0|mlt_inst|sum_st_1[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[0] , tdc_inst_0|gen[5].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][0]~feeder , tdc_inst_0|fr_sync|data[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][0] , tdc_inst_0|fr_sync|data[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][0]~feeder , tdc_inst_0|fr_sync|sync_data[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][0] , tdc_inst_0|fr_sync|sync_data[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][0]~feeder , tdc_inst_0|frac_sync_out[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][0] , tdc_inst_0|frac_sync_out[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~5 , tdc_inst_0|mlt_inst|frac_delay~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][0] , tdc_inst_0|mlt_inst|frac_delay[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~109 , tdc_inst_0|mlt_inst|sum_st_1~109, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][0] , tdc_inst_0|mlt_inst|sum_st_1[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][0]~68 , tdc_inst_0|mlt_inst|sum_st_2[2][0]~68, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][1]~112 , tdc_inst_0|mlt_inst|sum_st_2[2][1]~112, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][2]~114 , tdc_inst_0|mlt_inst|sum_st_2[2][2]~114, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][3]~116 , tdc_inst_0|mlt_inst|sum_st_2[2][3]~116, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][4]~118 , tdc_inst_0|mlt_inst|sum_st_2[2][4]~118, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][5]~120 , tdc_inst_0|mlt_inst|sum_st_2[2][5]~120, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][6]~122 , tdc_inst_0|mlt_inst|sum_st_2[2][6]~122, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][7]~124 , tdc_inst_0|mlt_inst|sum_st_2[2][7]~124, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][8]~126 , tdc_inst_0|mlt_inst|sum_st_2[2][8]~126, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][8] , tdc_inst_0|mlt_inst|sum_st_2[2][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][7] , tdc_inst_0|mlt_inst|sum_st_2[2][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][7] , tdc_inst_0|mlt_inst|sum_st_2[3][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][6] , tdc_inst_0|mlt_inst|sum_st_2[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][6] , tdc_inst_0|mlt_inst|sum_st_2[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][5] , tdc_inst_0|mlt_inst|sum_st_2[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][5] , tdc_inst_0|mlt_inst|sum_st_2[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][4] , tdc_inst_0|mlt_inst|sum_st_2[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][4] , tdc_inst_0|mlt_inst|sum_st_2[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][3] , tdc_inst_0|mlt_inst|sum_st_2[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][3] , tdc_inst_0|mlt_inst|sum_st_2[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][2] , tdc_inst_0|mlt_inst|sum_st_2[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][2] , tdc_inst_0|mlt_inst|sum_st_2[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][1] , tdc_inst_0|mlt_inst|sum_st_2[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][1] , tdc_inst_0|mlt_inst|sum_st_2[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][0] , tdc_inst_0|mlt_inst|sum_st_2[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][0] , tdc_inst_0|mlt_inst|sum_st_2[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][0]~36 , tdc_inst_0|mlt_inst|sum_st_3[1][0]~36, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][1]~58 , tdc_inst_0|mlt_inst|sum_st_3[1][1]~58, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][2]~60 , tdc_inst_0|mlt_inst|sum_st_3[1][2]~60, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][3]~62 , tdc_inst_0|mlt_inst|sum_st_3[1][3]~62, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][4]~64 , tdc_inst_0|mlt_inst|sum_st_3[1][4]~64, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][5]~66 , tdc_inst_0|mlt_inst|sum_st_3[1][5]~66, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][6]~68 , tdc_inst_0|mlt_inst|sum_st_3[1][6]~68, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][7]~70 , tdc_inst_0|mlt_inst|sum_st_3[1][7]~70, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][8]~72 , tdc_inst_0|mlt_inst|sum_st_3[1][8]~72, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][8] , tdc_inst_0|mlt_inst|sum_st_3[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][7] , tdc_inst_0|mlt_inst|sum_st_3[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][7] , tdc_inst_0|mlt_inst|sum_st_3[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][6] , tdc_inst_0|mlt_inst|sum_st_3[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][6] , tdc_inst_0|mlt_inst|sum_st_3[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][5] , tdc_inst_0|mlt_inst|sum_st_3[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][5] , tdc_inst_0|mlt_inst|sum_st_3[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][4] , tdc_inst_0|mlt_inst|sum_st_3[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][4] , tdc_inst_0|mlt_inst|sum_st_3[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][3] , tdc_inst_0|mlt_inst|sum_st_3[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][3] , tdc_inst_0|mlt_inst|sum_st_3[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][2] , tdc_inst_0|mlt_inst|sum_st_3[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][2] , tdc_inst_0|mlt_inst|sum_st_3[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][1] , tdc_inst_0|mlt_inst|sum_st_3[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][1] , tdc_inst_0|mlt_inst|sum_st_3[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][0] , tdc_inst_0|mlt_inst|sum_st_3[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][0] , tdc_inst_0|mlt_inst|sum_st_3[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][0]~18 , tdc_inst_0|mlt_inst|sum_st_4[0][0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][1]~20 , tdc_inst_0|mlt_inst|sum_st_4[0][1]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][2]~22 , tdc_inst_0|mlt_inst|sum_st_4[0][2]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][3]~24 , tdc_inst_0|mlt_inst|sum_st_4[0][3]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][4]~26 , tdc_inst_0|mlt_inst|sum_st_4[0][4]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][5]~28 , tdc_inst_0|mlt_inst|sum_st_4[0][5]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][6]~30 , tdc_inst_0|mlt_inst|sum_st_4[0][6]~30, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][7]~32 , tdc_inst_0|mlt_inst|sum_st_4[0][7]~32, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][8]~34 , tdc_inst_0|mlt_inst|sum_st_4[0][8]~34, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[3]~feeder , tdc_inst_0|mlt_inst|lr_ena[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[3] , tdc_inst_0|mlt_inst|lr_ena[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][8] , tdc_inst_0|mlt_inst|sum_st_4[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[8]~feeder , tdc_inst_0|mlt_inst|sum_st_5[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[8] , tdc_inst_0|mlt_inst|sum_st_5[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[4]~feeder , tdc_inst_0|mlt_inst|lr_ena[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[4] , tdc_inst_0|mlt_inst|lr_ena[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[5] , tdc_inst_0|mlt_inst|lr_ena[5], DE0_TDC, 1
instance = comp, \diff_inst|recv~0 , diff_inst|recv~0, DE0_TDC, 1
instance = comp, \diff_inst|recv , diff_inst|recv, DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy~1 , diff_inst|buf1_rdy~1, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[8] , diff_inst|in_buf_1[8], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[8]~feeder , diff_inst|in_buf_2[8]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy~1 , diff_inst|buf2_rdy~1, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[8] , diff_inst|in_buf_2[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][7] , tdc_inst_0|mlt_inst|sum_st_4[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[7]~feeder , tdc_inst_0|mlt_inst|sum_st_5[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[7] , tdc_inst_0|mlt_inst|sum_st_5[7], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[7]~feeder , diff_inst|in_buf_2[7]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[7] , diff_inst|in_buf_2[7], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[7] , diff_inst|in_buf_1[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][6] , tdc_inst_0|mlt_inst|sum_st_4[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[6]~feeder , tdc_inst_0|mlt_inst|sum_st_5[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[6] , tdc_inst_0|mlt_inst|sum_st_5[6], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[6] , diff_inst|in_buf_1[6], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[6]~feeder , diff_inst|in_buf_2[6]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[6] , diff_inst|in_buf_2[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][5] , tdc_inst_0|mlt_inst|sum_st_4[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[5]~feeder , tdc_inst_0|mlt_inst|sum_st_5[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[5] , tdc_inst_0|mlt_inst|sum_st_5[5], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[5]~feeder , diff_inst|in_buf_2[5]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[5] , diff_inst|in_buf_2[5], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[5] , diff_inst|in_buf_1[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][4] , tdc_inst_0|mlt_inst|sum_st_4[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[4]~feeder , tdc_inst_0|mlt_inst|sum_st_5[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[4] , tdc_inst_0|mlt_inst|sum_st_5[4], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[4] , diff_inst|in_buf_1[4], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[4] , diff_inst|in_buf_2[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][3] , tdc_inst_0|mlt_inst|sum_st_4[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[3]~feeder , tdc_inst_0|mlt_inst|sum_st_5[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[3] , tdc_inst_0|mlt_inst|sum_st_5[3], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[3]~feeder , diff_inst|in_buf_1[3]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[3] , diff_inst|in_buf_1[3], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[3]~feeder , diff_inst|in_buf_2[3]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[3] , diff_inst|in_buf_2[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][2] , tdc_inst_0|mlt_inst|sum_st_4[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[2]~feeder , tdc_inst_0|mlt_inst|sum_st_5[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[2] , tdc_inst_0|mlt_inst|sum_st_5[2], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[2]~feeder , diff_inst|in_buf_2[2]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[2] , diff_inst|in_buf_2[2], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[2] , diff_inst|in_buf_1[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][1] , tdc_inst_0|mlt_inst|sum_st_4[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[1]~feeder , tdc_inst_0|mlt_inst|sum_st_5[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[1] , tdc_inst_0|mlt_inst|sum_st_5[1], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[1] , diff_inst|in_buf_2[1], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[1] , diff_inst|in_buf_1[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][0] , tdc_inst_0|mlt_inst|sum_st_4[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[0]~feeder , tdc_inst_0|mlt_inst|sum_st_5[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[0] , tdc_inst_0|mlt_inst|sum_st_5[0], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[0] , diff_inst|in_buf_2[0], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[0]~feeder , diff_inst|in_buf_1[0]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[0] , diff_inst|in_buf_1[0], DE0_TDC, 1
instance = comp, \diff_inst|Add0~0 , diff_inst|Add0~0, DE0_TDC, 1
instance = comp, \diff_inst|Add0~2 , diff_inst|Add0~2, DE0_TDC, 1
instance = comp, \diff_inst|Add0~4 , diff_inst|Add0~4, DE0_TDC, 1
instance = comp, \diff_inst|Add0~6 , diff_inst|Add0~6, DE0_TDC, 1
instance = comp, \diff_inst|Add0~8 , diff_inst|Add0~8, DE0_TDC, 1
instance = comp, \diff_inst|Add0~10 , diff_inst|Add0~10, DE0_TDC, 1
instance = comp, \diff_inst|Add0~12 , diff_inst|Add0~12, DE0_TDC, 1
instance = comp, \diff_inst|Add0~14 , diff_inst|Add0~14, DE0_TDC, 1
instance = comp, \diff_inst|Add0~16 , diff_inst|Add0~16, DE0_TDC, 1
instance = comp, \diff_inst|diff[4]~16 , diff_inst|diff[4]~16, DE0_TDC, 1
instance = comp, \diff_inst|diff[5]~18 , diff_inst|diff[5]~18, DE0_TDC, 1
instance = comp, \diff_inst|diff[6]~20 , diff_inst|diff[6]~20, DE0_TDC, 1
instance = comp, \diff_inst|diff[7]~22 , diff_inst|diff[7]~22, DE0_TDC, 1
instance = comp, \diff_inst|diff[8]~24 , diff_inst|diff[8]~24, DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy~0 , diff_inst|buf1_rdy~0, DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy , diff_inst|buf1_rdy, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy~0 , diff_inst|buf2_rdy~0, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy , diff_inst|buf2_rdy, DE0_TDC, 1
instance = comp, \diff_inst|always0~0 , diff_inst|always0~0, DE0_TDC, 1
instance = comp, \diff_inst|diff[8] , diff_inst|diff[8], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[8] , diff_inst|diff_1[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[7] , tdc_inst_0|gen[0].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[7] , tdc_inst_0|gen[0].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~7 , tdc_inst_0|gen[0].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[7]~24 , tdc_inst_0|gen[0].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[7] , tdc_inst_0|gen[0].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][7] , tdc_inst_0|i_sync|data[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][7]~feeder , tdc_inst_0|i_sync|sync_data[0][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][7] , tdc_inst_0|i_sync|sync_data[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][7] , tdc_inst_0|int_sync_out[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][9]~126 , tdc_inst_0|mlt_inst|sum_st_1[0][9]~126, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][9] , tdc_inst_0|mlt_inst|sum_st_1[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[7] , tdc_inst_0|gen[1].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[7] , tdc_inst_0|gen[1].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~7 , tdc_inst_0|gen[1].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[7]~24 , tdc_inst_0|gen[1].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[7] , tdc_inst_0|gen[1].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][7] , tdc_inst_0|i_sync|data[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][7]~feeder , tdc_inst_0|i_sync|sync_data[1][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][7] , tdc_inst_0|i_sync|sync_data[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][7] , tdc_inst_0|int_sync_out[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][9]~144 , tdc_inst_0|mlt_inst|sum_st_1[1][9]~144, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][9] , tdc_inst_0|mlt_inst|sum_st_1[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][9]~88 , tdc_inst_0|mlt_inst|sum_st_2[0][9]~88, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][9] , tdc_inst_0|mlt_inst|sum_st_2[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[7] , tdc_inst_0|gen[3].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[7] , tdc_inst_0|gen[3].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~7 , tdc_inst_0|gen[3].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[7]~24 , tdc_inst_0|gen[3].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[7] , tdc_inst_0|gen[3].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][7]~feeder , tdc_inst_0|i_sync|data[3][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][7] , tdc_inst_0|i_sync|data[3][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][7]~feeder , tdc_inst_0|i_sync|sync_data[3][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][7] , tdc_inst_0|i_sync|sync_data[3][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][7] , tdc_inst_0|int_sync_out[3][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][9]~182 , tdc_inst_0|mlt_inst|sum_st_1[3][9]~182, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][9] , tdc_inst_0|mlt_inst|sum_st_1[3][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[7] , tdc_inst_0|gen[2].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[7] , tdc_inst_0|gen[2].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~7 , tdc_inst_0|gen[2].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[7]~24 , tdc_inst_0|gen[2].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[7] , tdc_inst_0|gen[2].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][7]~feeder , tdc_inst_0|i_sync|data[2][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][7] , tdc_inst_0|i_sync|data[2][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][7]~feeder , tdc_inst_0|i_sync|sync_data[2][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][7] , tdc_inst_0|i_sync|sync_data[2][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][7] , tdc_inst_0|int_sync_out[2][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][9]~164 , tdc_inst_0|mlt_inst|sum_st_1[2][9]~164, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][9] , tdc_inst_0|mlt_inst|sum_st_1[2][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][9]~108 , tdc_inst_0|mlt_inst|sum_st_2[1][9]~108, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][9] , tdc_inst_0|mlt_inst|sum_st_2[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][9]~54 , tdc_inst_0|mlt_inst|sum_st_3[0][9]~54, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][9] , tdc_inst_0|mlt_inst|sum_st_3[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[7] , tdc_inst_0|gen[7].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[7] , tdc_inst_0|gen[7].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~7 , tdc_inst_0|gen[7].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[7]~24 , tdc_inst_0|gen[7].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[7] , tdc_inst_0|gen[7].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][7]~feeder , tdc_inst_0|i_sync|data[7][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][7] , tdc_inst_0|i_sync|data[7][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][7]~feeder , tdc_inst_0|i_sync|sync_data[7][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][7] , tdc_inst_0|i_sync|sync_data[7][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][7] , tdc_inst_0|int_sync_out[7][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][9]~258 , tdc_inst_0|mlt_inst|sum_st_1[7][9]~258, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][9] , tdc_inst_0|mlt_inst|sum_st_1[7][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[7] , tdc_inst_0|gen[6].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[7] , tdc_inst_0|gen[6].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~7 , tdc_inst_0|gen[6].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[7]~24 , tdc_inst_0|gen[6].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[7] , tdc_inst_0|gen[6].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][7]~feeder , tdc_inst_0|i_sync|data[6][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][7] , tdc_inst_0|i_sync|data[6][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][7]~feeder , tdc_inst_0|i_sync|sync_data[6][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][7] , tdc_inst_0|i_sync|sync_data[6][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][7] , tdc_inst_0|int_sync_out[6][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][9]~240 , tdc_inst_0|mlt_inst|sum_st_1[6][9]~240, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][9] , tdc_inst_0|mlt_inst|sum_st_1[6][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][9]~148 , tdc_inst_0|mlt_inst|sum_st_2[3][9]~148, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][9] , tdc_inst_0|mlt_inst|sum_st_2[3][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[7] , tdc_inst_0|gen[4].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[7] , tdc_inst_0|gen[4].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~7 , tdc_inst_0|gen[4].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[7]~24 , tdc_inst_0|gen[4].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[7] , tdc_inst_0|gen[4].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][7]~feeder , tdc_inst_0|i_sync|data[4][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][7] , tdc_inst_0|i_sync|data[4][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][7]~feeder , tdc_inst_0|i_sync|sync_data[4][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][7] , tdc_inst_0|i_sync|sync_data[4][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][7] , tdc_inst_0|int_sync_out[4][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][9]~202 , tdc_inst_0|mlt_inst|sum_st_1[4][9]~202, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][9] , tdc_inst_0|mlt_inst|sum_st_1[4][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[7] , tdc_inst_0|gen[5].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[7] , tdc_inst_0|gen[5].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~7 , tdc_inst_0|gen[5].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[7]~24 , tdc_inst_0|gen[5].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[7] , tdc_inst_0|gen[5].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][7]~feeder , tdc_inst_0|i_sync|data[5][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][7] , tdc_inst_0|i_sync|data[5][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][7]~feeder , tdc_inst_0|i_sync|sync_data[5][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][7] , tdc_inst_0|i_sync|sync_data[5][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][7] , tdc_inst_0|int_sync_out[5][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][9]~220 , tdc_inst_0|mlt_inst|sum_st_1[5][9]~220, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][9] , tdc_inst_0|mlt_inst|sum_st_1[5][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][9]~128 , tdc_inst_0|mlt_inst|sum_st_2[2][9]~128, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][9] , tdc_inst_0|mlt_inst|sum_st_2[2][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][9]~74 , tdc_inst_0|mlt_inst|sum_st_3[1][9]~74, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][9] , tdc_inst_0|mlt_inst|sum_st_3[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][9]~36 , tdc_inst_0|mlt_inst|sum_st_4[0][9]~36, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][9] , tdc_inst_0|mlt_inst|sum_st_4[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[9]~feeder , tdc_inst_0|mlt_inst|sum_st_5[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[9] , tdc_inst_0|mlt_inst|sum_st_5[9], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[9] , diff_inst|in_buf_2[9], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[9] , diff_inst|in_buf_1[9], DE0_TDC, 1
instance = comp, \diff_inst|Add0~18 , diff_inst|Add0~18, DE0_TDC, 1
instance = comp, \diff_inst|diff[9]~26 , diff_inst|diff[9]~26, DE0_TDC, 1
instance = comp, \diff_inst|diff[9] , diff_inst|diff[9], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[9] , diff_inst|diff_1[9], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~1 , byass_data1|Mux7~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[8] , tdc_inst_0|gen[6].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[8] , tdc_inst_0|gen[6].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~8 , tdc_inst_0|gen[6].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[8]~26 , tdc_inst_0|gen[6].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[8] , tdc_inst_0|gen[6].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][8]~feeder , tdc_inst_0|i_sync|data[6][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][8] , tdc_inst_0|i_sync|data[6][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][8]~feeder , tdc_inst_0|i_sync|sync_data[6][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][8] , tdc_inst_0|i_sync|sync_data[6][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][8] , tdc_inst_0|int_sync_out[6][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][10]~242 , tdc_inst_0|mlt_inst|sum_st_1[6][10]~242, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][10] , tdc_inst_0|mlt_inst|sum_st_1[6][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[8] , tdc_inst_0|gen[7].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[8] , tdc_inst_0|gen[7].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~8 , tdc_inst_0|gen[7].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[8]~26 , tdc_inst_0|gen[7].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[8] , tdc_inst_0|gen[7].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][8]~feeder , tdc_inst_0|i_sync|data[7][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][8] , tdc_inst_0|i_sync|data[7][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][8]~feeder , tdc_inst_0|i_sync|sync_data[7][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][8] , tdc_inst_0|i_sync|sync_data[7][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][8] , tdc_inst_0|int_sync_out[7][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][10]~260 , tdc_inst_0|mlt_inst|sum_st_1[7][10]~260, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][10] , tdc_inst_0|mlt_inst|sum_st_1[7][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][10]~150 , tdc_inst_0|mlt_inst|sum_st_2[3][10]~150, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][10] , tdc_inst_0|mlt_inst|sum_st_2[3][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[8] , tdc_inst_0|gen[4].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[8] , tdc_inst_0|gen[4].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~8 , tdc_inst_0|gen[4].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[8]~26 , tdc_inst_0|gen[4].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[8] , tdc_inst_0|gen[4].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][8]~feeder , tdc_inst_0|i_sync|data[4][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][8] , tdc_inst_0|i_sync|data[4][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][8]~feeder , tdc_inst_0|i_sync|sync_data[4][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][8] , tdc_inst_0|i_sync|sync_data[4][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][8] , tdc_inst_0|int_sync_out[4][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][10]~204 , tdc_inst_0|mlt_inst|sum_st_1[4][10]~204, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][10] , tdc_inst_0|mlt_inst|sum_st_1[4][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[8] , tdc_inst_0|gen[5].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[8] , tdc_inst_0|gen[5].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~8 , tdc_inst_0|gen[5].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[8]~26 , tdc_inst_0|gen[5].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[8] , tdc_inst_0|gen[5].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][8]~feeder , tdc_inst_0|i_sync|data[5][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][8] , tdc_inst_0|i_sync|data[5][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][8]~feeder , tdc_inst_0|i_sync|sync_data[5][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][8] , tdc_inst_0|i_sync|sync_data[5][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][8] , tdc_inst_0|int_sync_out[5][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][10]~222 , tdc_inst_0|mlt_inst|sum_st_1[5][10]~222, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][10] , tdc_inst_0|mlt_inst|sum_st_1[5][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][10]~130 , tdc_inst_0|mlt_inst|sum_st_2[2][10]~130, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][10] , tdc_inst_0|mlt_inst|sum_st_2[2][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][10]~76 , tdc_inst_0|mlt_inst|sum_st_3[1][10]~76, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][10] , tdc_inst_0|mlt_inst|sum_st_3[1][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[8] , tdc_inst_0|gen[3].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[8] , tdc_inst_0|gen[3].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~8 , tdc_inst_0|gen[3].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[8]~26 , tdc_inst_0|gen[3].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[8] , tdc_inst_0|gen[3].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][8] , tdc_inst_0|i_sync|data[3][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][8]~feeder , tdc_inst_0|i_sync|sync_data[3][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][8] , tdc_inst_0|i_sync|sync_data[3][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][8] , tdc_inst_0|int_sync_out[3][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][10]~184 , tdc_inst_0|mlt_inst|sum_st_1[3][10]~184, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][10] , tdc_inst_0|mlt_inst|sum_st_1[3][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[8] , tdc_inst_0|gen[2].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[8] , tdc_inst_0|gen[2].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~8 , tdc_inst_0|gen[2].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[8]~26 , tdc_inst_0|gen[2].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[8] , tdc_inst_0|gen[2].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][8]~feeder , tdc_inst_0|i_sync|data[2][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][8] , tdc_inst_0|i_sync|data[2][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][8]~feeder , tdc_inst_0|i_sync|sync_data[2][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][8] , tdc_inst_0|i_sync|sync_data[2][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][8] , tdc_inst_0|int_sync_out[2][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][10]~166 , tdc_inst_0|mlt_inst|sum_st_1[2][10]~166, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][10] , tdc_inst_0|mlt_inst|sum_st_1[2][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][10]~110 , tdc_inst_0|mlt_inst|sum_st_2[1][10]~110, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][10] , tdc_inst_0|mlt_inst|sum_st_2[1][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[8] , tdc_inst_0|gen[1].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[8] , tdc_inst_0|gen[1].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~8 , tdc_inst_0|gen[1].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[8]~26 , tdc_inst_0|gen[1].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[8] , tdc_inst_0|gen[1].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][8] , tdc_inst_0|i_sync|data[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][8]~feeder , tdc_inst_0|i_sync|sync_data[1][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][8] , tdc_inst_0|i_sync|sync_data[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][8] , tdc_inst_0|int_sync_out[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][10]~146 , tdc_inst_0|mlt_inst|sum_st_1[1][10]~146, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][10] , tdc_inst_0|mlt_inst|sum_st_1[1][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[8] , tdc_inst_0|gen[0].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[8] , tdc_inst_0|gen[0].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~8 , tdc_inst_0|gen[0].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[8]~26 , tdc_inst_0|gen[0].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[8] , tdc_inst_0|gen[0].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][8]~feeder , tdc_inst_0|i_sync|data[0][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][8] , tdc_inst_0|i_sync|data[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][8]~feeder , tdc_inst_0|i_sync|sync_data[0][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][8] , tdc_inst_0|i_sync|sync_data[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][8] , tdc_inst_0|int_sync_out[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][10]~128 , tdc_inst_0|mlt_inst|sum_st_1[0][10]~128, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][10] , tdc_inst_0|mlt_inst|sum_st_1[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][10]~90 , tdc_inst_0|mlt_inst|sum_st_2[0][10]~90, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][10] , tdc_inst_0|mlt_inst|sum_st_2[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][10]~56 , tdc_inst_0|mlt_inst|sum_st_3[0][10]~56, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][10] , tdc_inst_0|mlt_inst|sum_st_3[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][10]~38 , tdc_inst_0|mlt_inst|sum_st_4[0][10]~38, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][10] , tdc_inst_0|mlt_inst|sum_st_4[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[10]~feeder , tdc_inst_0|mlt_inst|sum_st_5[10]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[10] , tdc_inst_0|mlt_inst|sum_st_5[10], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[10]~feeder , diff_inst|in_buf_2[10]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[10] , diff_inst|in_buf_2[10], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[10] , diff_inst|in_buf_1[10], DE0_TDC, 1
instance = comp, \diff_inst|Add0~20 , diff_inst|Add0~20, DE0_TDC, 1
instance = comp, \diff_inst|diff[10]~28 , diff_inst|diff[10]~28, DE0_TDC, 1
instance = comp, \diff_inst|diff[10] , diff_inst|diff[10], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[10] , diff_inst|diff_1[10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[9] , tdc_inst_0|gen[3].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[9] , tdc_inst_0|gen[3].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~9 , tdc_inst_0|gen[3].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[9]~28 , tdc_inst_0|gen[3].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[9] , tdc_inst_0|gen[3].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][9]~feeder , tdc_inst_0|i_sync|data[3][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][9] , tdc_inst_0|i_sync|data[3][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][9]~feeder , tdc_inst_0|i_sync|sync_data[3][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][9] , tdc_inst_0|i_sync|sync_data[3][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][9]~feeder , tdc_inst_0|int_sync_out[3][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][9] , tdc_inst_0|int_sync_out[3][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][11]~270 , tdc_inst_0|mlt_inst|sum_st_1[3][11]~270, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][11] , tdc_inst_0|mlt_inst|sum_st_1[3][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[9] , tdc_inst_0|gen[2].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[9] , tdc_inst_0|gen[2].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~9 , tdc_inst_0|gen[2].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[9]~28 , tdc_inst_0|gen[2].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[9] , tdc_inst_0|gen[2].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][9]~feeder , tdc_inst_0|i_sync|data[2][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][9] , tdc_inst_0|i_sync|data[2][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][9]~feeder , tdc_inst_0|i_sync|sync_data[2][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][9] , tdc_inst_0|i_sync|sync_data[2][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][9]~feeder , tdc_inst_0|int_sync_out[2][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][9] , tdc_inst_0|int_sync_out[2][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][11]~268 , tdc_inst_0|mlt_inst|sum_st_1[2][11]~268, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][11] , tdc_inst_0|mlt_inst|sum_st_1[2][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][11]~154 , tdc_inst_0|mlt_inst|sum_st_2[1][11]~154, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][11] , tdc_inst_0|mlt_inst|sum_st_2[1][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[9] , tdc_inst_0|gen[1].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[9] , tdc_inst_0|gen[1].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~9 , tdc_inst_0|gen[1].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[9]~28 , tdc_inst_0|gen[1].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[9] , tdc_inst_0|gen[1].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][9] , tdc_inst_0|i_sync|data[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][9]~feeder , tdc_inst_0|i_sync|sync_data[1][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][9] , tdc_inst_0|i_sync|sync_data[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][9] , tdc_inst_0|int_sync_out[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][11]~266 , tdc_inst_0|mlt_inst|sum_st_1[1][11]~266, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][11] , tdc_inst_0|mlt_inst|sum_st_1[1][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[9] , tdc_inst_0|gen[0].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[9] , tdc_inst_0|gen[0].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~9 , tdc_inst_0|gen[0].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[9]~28 , tdc_inst_0|gen[0].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[9] , tdc_inst_0|gen[0].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][9]~feeder , tdc_inst_0|i_sync|data[0][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][9] , tdc_inst_0|i_sync|data[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][9]~feeder , tdc_inst_0|i_sync|sync_data[0][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][9] , tdc_inst_0|i_sync|sync_data[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][9]~feeder , tdc_inst_0|int_sync_out[0][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][9] , tdc_inst_0|int_sync_out[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][11]~264 , tdc_inst_0|mlt_inst|sum_st_1[0][11]~264, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][11] , tdc_inst_0|mlt_inst|sum_st_1[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][11]~152 , tdc_inst_0|mlt_inst|sum_st_2[0][11]~152, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][11] , tdc_inst_0|mlt_inst|sum_st_2[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][11]~78 , tdc_inst_0|mlt_inst|sum_st_3[0][11]~78, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][11] , tdc_inst_0|mlt_inst|sum_st_3[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[9] , tdc_inst_0|gen[7].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[9] , tdc_inst_0|gen[7].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~9 , tdc_inst_0|gen[7].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[9]~28 , tdc_inst_0|gen[7].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[9] , tdc_inst_0|gen[7].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][9]~feeder , tdc_inst_0|i_sync|data[7][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][9] , tdc_inst_0|i_sync|data[7][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][9] , tdc_inst_0|i_sync|sync_data[7][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][9] , tdc_inst_0|int_sync_out[7][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][11]~278 , tdc_inst_0|mlt_inst|sum_st_1[7][11]~278, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][11] , tdc_inst_0|mlt_inst|sum_st_1[7][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[9] , tdc_inst_0|gen[6].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[9] , tdc_inst_0|gen[6].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~9 , tdc_inst_0|gen[6].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[9]~28 , tdc_inst_0|gen[6].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[9] , tdc_inst_0|gen[6].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][9]~feeder , tdc_inst_0|i_sync|data[6][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][9] , tdc_inst_0|i_sync|data[6][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][9]~feeder , tdc_inst_0|i_sync|sync_data[6][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][9] , tdc_inst_0|i_sync|sync_data[6][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][9]~feeder , tdc_inst_0|int_sync_out[6][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][9] , tdc_inst_0|int_sync_out[6][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][11]~276 , tdc_inst_0|mlt_inst|sum_st_1[6][11]~276, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][11] , tdc_inst_0|mlt_inst|sum_st_1[6][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][11]~158 , tdc_inst_0|mlt_inst|sum_st_2[3][11]~158, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][11] , tdc_inst_0|mlt_inst|sum_st_2[3][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[9] , tdc_inst_0|gen[4].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[9] , tdc_inst_0|gen[4].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~9 , tdc_inst_0|gen[4].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[9]~28 , tdc_inst_0|gen[4].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[9] , tdc_inst_0|gen[4].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][9]~feeder , tdc_inst_0|i_sync|data[4][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][9] , tdc_inst_0|i_sync|data[4][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][9]~feeder , tdc_inst_0|i_sync|sync_data[4][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][9] , tdc_inst_0|i_sync|sync_data[4][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][9] , tdc_inst_0|int_sync_out[4][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][11]~272 , tdc_inst_0|mlt_inst|sum_st_1[4][11]~272, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][11] , tdc_inst_0|mlt_inst|sum_st_1[4][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[9] , tdc_inst_0|gen[5].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[9] , tdc_inst_0|gen[5].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~9 , tdc_inst_0|gen[5].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[9]~28 , tdc_inst_0|gen[5].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[9] , tdc_inst_0|gen[5].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][9] , tdc_inst_0|i_sync|data[5][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][9]~feeder , tdc_inst_0|i_sync|sync_data[5][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][9] , tdc_inst_0|i_sync|sync_data[5][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][9] , tdc_inst_0|int_sync_out[5][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][11]~274 , tdc_inst_0|mlt_inst|sum_st_1[5][11]~274, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][11] , tdc_inst_0|mlt_inst|sum_st_1[5][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][11]~156 , tdc_inst_0|mlt_inst|sum_st_2[2][11]~156, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][11] , tdc_inst_0|mlt_inst|sum_st_2[2][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][11]~80 , tdc_inst_0|mlt_inst|sum_st_3[1][11]~80, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][11] , tdc_inst_0|mlt_inst|sum_st_3[1][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][11]~40 , tdc_inst_0|mlt_inst|sum_st_4[0][11]~40, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][11] , tdc_inst_0|mlt_inst|sum_st_4[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[11]~feeder , tdc_inst_0|mlt_inst|sum_st_5[11]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[11] , tdc_inst_0|mlt_inst|sum_st_5[11], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[11] , diff_inst|in_buf_2[11], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[11] , diff_inst|in_buf_1[11], DE0_TDC, 1
instance = comp, \diff_inst|Add0~22 , diff_inst|Add0~22, DE0_TDC, 1
instance = comp, \diff_inst|diff[11]~30 , diff_inst|diff[11]~30, DE0_TDC, 1
instance = comp, \diff_inst|diff[11] , diff_inst|diff[11], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[11] , diff_inst|diff_1[11], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~0 , byass_data1|Mux7~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~2 , byass_data1|Mux7~2, DE0_TDC, 1
instance = comp, \diff_inst|diff[1] , diff_inst|diff[1], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[1] , diff_inst|diff_1[1], DE0_TDC, 1
instance = comp, \diff_inst|diff[0] , diff_inst|diff[0], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[0] , diff_inst|diff_1[0], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~5 , byass_data1|Mux7~5, DE0_TDC, 1
instance = comp, \diff_inst|diff[3] , diff_inst|diff[3], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[3] , diff_inst|diff_1[3], DE0_TDC, 1
instance = comp, \diff_inst|diff[2] , diff_inst|diff[2], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[2]~feeder , diff_inst|diff_1[2]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[2] , diff_inst|diff_1[2], DE0_TDC, 1
instance = comp, \byass_data1|Mux5~3 , byass_data1|Mux5~3, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~6 , byass_data1|Mux7~6, DE0_TDC, 1
instance = comp, \diff_inst|diff[7] , diff_inst|diff[7], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[7] , diff_inst|diff_1[7], DE0_TDC, 1
instance = comp, \diff_inst|diff[6] , diff_inst|diff[6], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[6] , diff_inst|diff_1[6], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~3 , byass_data1|Mux7~3, DE0_TDC, 1
instance = comp, \diff_inst|diff[5] , diff_inst|diff[5], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[5] , diff_inst|diff_1[5], DE0_TDC, 1
instance = comp, \diff_inst|diff[4] , diff_inst|diff[4], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[4] , diff_inst|diff_1[4], DE0_TDC, 1
instance = comp, \byass_data1|Mux5~2 , byass_data1|Mux5~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~4 , byass_data1|Mux7~4, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~7 , byass_data1|Mux7~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][12]~280 , tdc_inst_0|mlt_inst|sum_st_1[0][12]~280, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][12] , tdc_inst_0|mlt_inst|sum_st_1[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][12]~282 , tdc_inst_0|mlt_inst|sum_st_1[1][12]~282, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][12] , tdc_inst_0|mlt_inst|sum_st_1[1][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][12]~160 , tdc_inst_0|mlt_inst|sum_st_2[0][12]~160, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][12] , tdc_inst_0|mlt_inst|sum_st_2[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][12]~284 , tdc_inst_0|mlt_inst|sum_st_1[2][12]~284, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][12] , tdc_inst_0|mlt_inst|sum_st_1[2][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][12]~286 , tdc_inst_0|mlt_inst|sum_st_1[3][12]~286, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][12] , tdc_inst_0|mlt_inst|sum_st_1[3][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][12]~162 , tdc_inst_0|mlt_inst|sum_st_2[1][12]~162, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][12] , tdc_inst_0|mlt_inst|sum_st_2[1][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][12]~82 , tdc_inst_0|mlt_inst|sum_st_3[0][12]~82, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][12] , tdc_inst_0|mlt_inst|sum_st_3[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][12]~292 , tdc_inst_0|mlt_inst|sum_st_1[6][12]~292, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][12] , tdc_inst_0|mlt_inst|sum_st_1[6][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][12]~294 , tdc_inst_0|mlt_inst|sum_st_1[7][12]~294, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][12] , tdc_inst_0|mlt_inst|sum_st_1[7][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][12]~166 , tdc_inst_0|mlt_inst|sum_st_2[3][12]~166, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][12] , tdc_inst_0|mlt_inst|sum_st_2[3][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][12]~290 , tdc_inst_0|mlt_inst|sum_st_1[5][12]~290, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][12] , tdc_inst_0|mlt_inst|sum_st_1[5][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][12]~288 , tdc_inst_0|mlt_inst|sum_st_1[4][12]~288, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][12] , tdc_inst_0|mlt_inst|sum_st_1[4][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][12]~164 , tdc_inst_0|mlt_inst|sum_st_2[2][12]~164, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][12] , tdc_inst_0|mlt_inst|sum_st_2[2][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][12]~84 , tdc_inst_0|mlt_inst|sum_st_3[1][12]~84, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][12] , tdc_inst_0|mlt_inst|sum_st_3[1][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][12]~42 , tdc_inst_0|mlt_inst|sum_st_4[0][12]~42, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][12] , tdc_inst_0|mlt_inst|sum_st_4[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[12]~feeder , tdc_inst_0|mlt_inst|sum_st_5[12]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[12] , tdc_inst_0|mlt_inst|sum_st_5[12], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[12] , diff_inst|in_buf_1[12], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[12]~feeder , diff_inst|in_buf_2[12]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[12] , diff_inst|in_buf_2[12], DE0_TDC, 1
instance = comp, \diff_inst|Add0~24 , diff_inst|Add0~24, DE0_TDC, 1
instance = comp, \diff_inst|diff[12]~32 , diff_inst|diff[12]~32, DE0_TDC, 1
instance = comp, \diff_inst|diff[12] , diff_inst|diff[12], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[12] , diff_inst|diff_1[12], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~8 , byass_data1|Mux7~8, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~9 , byass_data1|Mux7~9, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[0] , byass_data1|output_buf[0], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~11 , byass_data1|Mux7~11, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~10 , byass_data1|Mux7~10, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~12 , byass_data1|Mux7~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][13]~304 , tdc_inst_0|mlt_inst|sum_st_1[4][13]~304, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][13] , tdc_inst_0|mlt_inst|sum_st_1[4][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][13]~306 , tdc_inst_0|mlt_inst|sum_st_1[5][13]~306, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][13] , tdc_inst_0|mlt_inst|sum_st_1[5][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][13]~172 , tdc_inst_0|mlt_inst|sum_st_2[2][13]~172, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][13] , tdc_inst_0|mlt_inst|sum_st_2[2][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][13]~308 , tdc_inst_0|mlt_inst|sum_st_1[6][13]~308, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][13] , tdc_inst_0|mlt_inst|sum_st_1[6][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][13]~310 , tdc_inst_0|mlt_inst|sum_st_1[7][13]~310, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][13] , tdc_inst_0|mlt_inst|sum_st_1[7][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][13]~174 , tdc_inst_0|mlt_inst|sum_st_2[3][13]~174, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][13] , tdc_inst_0|mlt_inst|sum_st_2[3][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][13]~88 , tdc_inst_0|mlt_inst|sum_st_3[1][13]~88, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][13] , tdc_inst_0|mlt_inst|sum_st_3[1][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][13]~302 , tdc_inst_0|mlt_inst|sum_st_1[3][13]~302, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][13] , tdc_inst_0|mlt_inst|sum_st_1[3][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][13]~300 , tdc_inst_0|mlt_inst|sum_st_1[2][13]~300, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][13] , tdc_inst_0|mlt_inst|sum_st_1[2][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][13]~170 , tdc_inst_0|mlt_inst|sum_st_2[1][13]~170, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][13] , tdc_inst_0|mlt_inst|sum_st_2[1][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][13]~296 , tdc_inst_0|mlt_inst|sum_st_1[0][13]~296, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][13] , tdc_inst_0|mlt_inst|sum_st_1[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][13]~298 , tdc_inst_0|mlt_inst|sum_st_1[1][13]~298, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][13] , tdc_inst_0|mlt_inst|sum_st_1[1][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][13]~168 , tdc_inst_0|mlt_inst|sum_st_2[0][13]~168, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][13] , tdc_inst_0|mlt_inst|sum_st_2[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][13]~86 , tdc_inst_0|mlt_inst|sum_st_3[0][13]~86, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][13] , tdc_inst_0|mlt_inst|sum_st_3[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][13]~44 , tdc_inst_0|mlt_inst|sum_st_4[0][13]~44, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][13] , tdc_inst_0|mlt_inst|sum_st_4[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[13]~feeder , tdc_inst_0|mlt_inst|sum_st_5[13]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[13] , tdc_inst_0|mlt_inst|sum_st_5[13], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[13] , diff_inst|in_buf_1[13], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[13]~feeder , diff_inst|in_buf_2[13]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[13] , diff_inst|in_buf_2[13], DE0_TDC, 1
instance = comp, \diff_inst|Add0~26 , diff_inst|Add0~26, DE0_TDC, 1
instance = comp, \diff_inst|diff[13]~34 , diff_inst|diff[13]~34, DE0_TDC, 1
instance = comp, \diff_inst|diff[13] , diff_inst|diff[13], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[13] , diff_inst|diff_1[13], DE0_TDC, 1
instance = comp, \byass_data1|output_buf[3]~0 , byass_data1|output_buf[3]~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~14 , byass_data1|Mux7~14, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~13 , byass_data1|Mux7~13, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~15 , byass_data1|Mux7~15, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~0 , byass_data1|Mux6~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~1 , byass_data1|Mux6~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~3 , byass_data1|Mux6~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[3]~2 , byass_data1|output_buf[3]~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~2 , byass_data1|Mux6~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~4 , byass_data1|Mux6~4, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[1] , byass_data1|output_buf[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][14]~326 , tdc_inst_0|mlt_inst|sum_st_1[7][14]~326, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][14] , tdc_inst_0|mlt_inst|sum_st_1[7][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][14]~324 , tdc_inst_0|mlt_inst|sum_st_1[6][14]~324, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][14] , tdc_inst_0|mlt_inst|sum_st_1[6][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][14]~182 , tdc_inst_0|mlt_inst|sum_st_2[3][14]~182, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][14] , tdc_inst_0|mlt_inst|sum_st_2[3][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][14]~322 , tdc_inst_0|mlt_inst|sum_st_1[5][14]~322, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][14] , tdc_inst_0|mlt_inst|sum_st_1[5][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][14]~320 , tdc_inst_0|mlt_inst|sum_st_1[4][14]~320, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][14] , tdc_inst_0|mlt_inst|sum_st_1[4][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][14]~180 , tdc_inst_0|mlt_inst|sum_st_2[2][14]~180, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][14] , tdc_inst_0|mlt_inst|sum_st_2[2][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][14]~92 , tdc_inst_0|mlt_inst|sum_st_3[1][14]~92, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][14] , tdc_inst_0|mlt_inst|sum_st_3[1][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][14]~312 , tdc_inst_0|mlt_inst|sum_st_1[0][14]~312, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][14] , tdc_inst_0|mlt_inst|sum_st_1[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][14]~314 , tdc_inst_0|mlt_inst|sum_st_1[1][14]~314, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][14] , tdc_inst_0|mlt_inst|sum_st_1[1][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][14]~176 , tdc_inst_0|mlt_inst|sum_st_2[0][14]~176, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][14] , tdc_inst_0|mlt_inst|sum_st_2[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][14]~316 , tdc_inst_0|mlt_inst|sum_st_1[2][14]~316, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][14] , tdc_inst_0|mlt_inst|sum_st_1[2][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][14]~318 , tdc_inst_0|mlt_inst|sum_st_1[3][14]~318, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][14] , tdc_inst_0|mlt_inst|sum_st_1[3][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][14]~178 , tdc_inst_0|mlt_inst|sum_st_2[1][14]~178, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][14] , tdc_inst_0|mlt_inst|sum_st_2[1][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][14]~90 , tdc_inst_0|mlt_inst|sum_st_3[0][14]~90, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][14] , tdc_inst_0|mlt_inst|sum_st_3[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][14]~46 , tdc_inst_0|mlt_inst|sum_st_4[0][14]~46, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][14] , tdc_inst_0|mlt_inst|sum_st_4[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[14]~feeder , tdc_inst_0|mlt_inst|sum_st_5[14]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[14] , tdc_inst_0|mlt_inst|sum_st_5[14], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[14] , diff_inst|in_buf_1[14], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[14] , diff_inst|in_buf_2[14], DE0_TDC, 1
instance = comp, \diff_inst|Add0~28 , diff_inst|Add0~28, DE0_TDC, 1
instance = comp, \diff_inst|diff[14]~36 , diff_inst|diff[14]~36, DE0_TDC, 1
instance = comp, \diff_inst|diff[14] , diff_inst|diff[14], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[14] , diff_inst|diff_1[14], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~16 , byass_data1|Mux7~16, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~17 , byass_data1|Mux7~17, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~18 , byass_data1|Mux7~18, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~5 , byass_data1|Mux5~5, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~6 , byass_data1|Mux5~6, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~4 , byass_data1|Mux5~4, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~7 , byass_data1|Mux5~7, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[2] , byass_data1|output_buf[2], DE0_TDC, 1
instance = comp, \byass_data1|Mux4~2 , byass_data1|Mux4~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~19 , byass_data1|Mux7~19, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~20 , byass_data1|Mux7~20, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~21 , byass_data1|Mux7~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][15]~188 , tdc_inst_0|mlt_inst|sum_st_2[2][15]~188, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][15] , tdc_inst_0|mlt_inst|sum_st_2[2][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][15]~190 , tdc_inst_0|mlt_inst|sum_st_2[3][15]~190, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][15] , tdc_inst_0|mlt_inst|sum_st_2[3][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][15]~96 , tdc_inst_0|mlt_inst|sum_st_3[1][15]~96, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][15] , tdc_inst_0|mlt_inst|sum_st_3[1][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][15]~186 , tdc_inst_0|mlt_inst|sum_st_2[1][15]~186, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][15] , tdc_inst_0|mlt_inst|sum_st_2[1][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][15]~184 , tdc_inst_0|mlt_inst|sum_st_2[0][15]~184, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][15] , tdc_inst_0|mlt_inst|sum_st_2[0][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][15]~94 , tdc_inst_0|mlt_inst|sum_st_3[0][15]~94, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][15] , tdc_inst_0|mlt_inst|sum_st_3[0][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][15]~48 , tdc_inst_0|mlt_inst|sum_st_4[0][15]~48, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][15] , tdc_inst_0|mlt_inst|sum_st_4[0][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[15]~feeder , tdc_inst_0|mlt_inst|sum_st_5[15]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[15] , tdc_inst_0|mlt_inst|sum_st_5[15], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[15] , diff_inst|in_buf_1[15], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[15]~feeder , diff_inst|in_buf_2[15]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[15] , diff_inst|in_buf_2[15], DE0_TDC, 1
instance = comp, \diff_inst|Add0~30 , diff_inst|Add0~30, DE0_TDC, 1
instance = comp, \diff_inst|diff[15]~38 , diff_inst|diff[15]~38, DE0_TDC, 1
instance = comp, \diff_inst|diff[15] , diff_inst|diff[15], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[15]~feeder , diff_inst|diff_1[15]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[15] , diff_inst|diff_1[15], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~22 , byass_data1|Mux7~22, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~0 , byass_data1|Mux4~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~1 , byass_data1|Mux4~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~3 , byass_data1|Mux4~3, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~4 , byass_data1|Mux4~4, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[3] , byass_data1|output_buf[3], DE0_TDC, 1
instance = comp, \byass_data1|Mux3~0 , byass_data1|Mux3~0, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[6]~3 , byass_data1|output_buf[6]~3, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~23 , byass_data1|Mux7~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][16]~100 , tdc_inst_0|mlt_inst|sum_st_3[1][16]~100, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][16] , tdc_inst_0|mlt_inst|sum_st_3[1][16], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][16]~98 , tdc_inst_0|mlt_inst|sum_st_3[0][16]~98, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][16] , tdc_inst_0|mlt_inst|sum_st_3[0][16], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][16]~50 , tdc_inst_0|mlt_inst|sum_st_4[0][16]~50, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][16] , tdc_inst_0|mlt_inst|sum_st_4[0][16], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[16]~feeder , tdc_inst_0|mlt_inst|sum_st_5[16]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[16] , tdc_inst_0|mlt_inst|sum_st_5[16], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[16] , diff_inst|in_buf_1[16], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[16] , diff_inst|in_buf_2[16], DE0_TDC, 1
instance = comp, \diff_inst|Add0~32 , diff_inst|Add0~32, DE0_TDC, 1
instance = comp, \diff_inst|diff[16]~40 , diff_inst|diff[16]~40, DE0_TDC, 1
instance = comp, \diff_inst|diff[16] , diff_inst|diff[16], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[16] , diff_inst|diff_1[16], DE0_TDC, 1
instance = comp, \byass_data1|Mux3~1 , byass_data1|Mux3~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux3~2 , byass_data1|Mux3~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux3~3 , byass_data1|Mux3~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[4] , byass_data1|output_buf[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][17]~52 , tdc_inst_0|mlt_inst|sum_st_4[0][17]~52, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][17] , tdc_inst_0|mlt_inst|sum_st_4[0][17], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[17]~feeder , tdc_inst_0|mlt_inst|sum_st_5[17]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[17] , tdc_inst_0|mlt_inst|sum_st_5[17], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[17]~feeder , diff_inst|in_buf_2[17]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[17] , diff_inst|in_buf_2[17], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[17] , diff_inst|in_buf_1[17], DE0_TDC, 1
instance = comp, \diff_inst|Add0~34 , diff_inst|Add0~34, DE0_TDC, 1
instance = comp, \diff_inst|diff[17]~42 , diff_inst|diff[17]~42, DE0_TDC, 1
instance = comp, \diff_inst|diff[17] , diff_inst|diff[17], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[17] , diff_inst|diff_1[17], DE0_TDC, 1
instance = comp, \byass_data1|Mux2~1 , byass_data1|Mux2~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~24 , byass_data1|Mux7~24, DE0_TDC, 1
instance = comp, \byass_data1|Mux2~2 , byass_data1|Mux2~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux2~0 , byass_data1|Mux2~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux2~3 , byass_data1|Mux2~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[5] , byass_data1|output_buf[5], DE0_TDC, 1
instance = comp, \byass_data1|Mux1~0 , byass_data1|Mux1~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~25 , byass_data1|Mux7~25, DE0_TDC, 1
instance = comp, \diff_inst|Add0~36 , diff_inst|Add0~36, DE0_TDC, 1
instance = comp, \diff_inst|diff[18]~44 , diff_inst|diff[18]~44, DE0_TDC, 1
instance = comp, \diff_inst|diff[18] , diff_inst|diff[18], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[18]~feeder , diff_inst|diff_1[18]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[18] , diff_inst|diff_1[18], DE0_TDC, 1
instance = comp, \byass_data1|Mux1~1 , byass_data1|Mux1~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux1~2 , byass_data1|Mux1~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux1~3 , byass_data1|Mux1~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[6] , byass_data1|output_buf[6], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~26 , byass_data1|Mux7~26, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~27 , byass_data1|Mux7~27, DE0_TDC, 1
instance = comp, \byass_data1|Mux0~0 , byass_data1|Mux0~0, DE0_TDC, 1
instance = comp, \diff_inst|diff[19]~46 , diff_inst|diff[19]~46, DE0_TDC, 1
instance = comp, \diff_inst|diff[19] , diff_inst|diff[19], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[19] , diff_inst|diff_1[19], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~28 , byass_data1|Mux7~28, DE0_TDC, 1
instance = comp, \byass_data1|Mux0~1 , byass_data1|Mux0~1, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[7] , byass_data1|output_buf[7], DE0_TDC, 1
instance = comp, \diff_inst|out_valid , diff_inst|out_valid, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[0]~0 , diff_inst|wr_delay[0]~0, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[0] , diff_inst|wr_delay[0], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[1] , diff_inst|wr_delay[1], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[2] , diff_inst|wr_delay[2], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[3]~feeder , diff_inst|wr_delay[3]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[3] , diff_inst|wr_delay[3], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[4] , diff_inst|wr_delay[4], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[5]~feeder , diff_inst|wr_delay[5]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[5] , diff_inst|wr_delay[5], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[6] , diff_inst|wr_delay[6], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[7]~feeder , diff_inst|wr_delay[7]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[7] , diff_inst|wr_delay[7], DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~2 , diff_inst|WideAnd0~2, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[8] , diff_inst|wr_delay[8], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[9]~feeder , diff_inst|wr_delay[9]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[9] , diff_inst|wr_delay[9], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[10]~feeder , diff_inst|wr_delay[10]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[10] , diff_inst|wr_delay[10], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[11]~feeder , diff_inst|wr_delay[11]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[11] , diff_inst|wr_delay[11], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[12] , diff_inst|wr_delay[12], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[13]~feeder , diff_inst|wr_delay[13]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[13] , diff_inst|wr_delay[13], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[14]~feeder , diff_inst|wr_delay[14]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[14] , diff_inst|wr_delay[14], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[15] , diff_inst|wr_delay[15], DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~0 , diff_inst|WideAnd0~0, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~3 , diff_inst|WideAnd0~3, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~1 , diff_inst|WideAnd0~1, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~4 , diff_inst|WideAnd0~4, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0, DE0_TDC, 1
instance = comp, \~GND , ~GND, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0 , sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1 , sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual , sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], DE0_TDC, 1
instance = comp, \singen1|altsyncram_component|auto_generated|ram_block1a0 , singen1|altsyncram_component|auto_generated|ram_block1a0, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_e_DAC2_WR , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_e_DAC2_WR, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, DE0_TDC, 1
instance = comp, \Add1~1 , Add1~1, DE0_TDC, 1
instance = comp, \Add1~2 , Add1~2, DE0_TDC, 1
instance = comp, \clk_div2[2] , clk_div2[2], DE0_TDC, 1
instance = comp, \Add1~4 , Add1~4, DE0_TDC, 1
instance = comp, \clk_div2~4 , clk_div2~4, DE0_TDC, 1
instance = comp, \clk_div2[3] , clk_div2[3], DE0_TDC, 1
instance = comp, \Add1~6 , Add1~6, DE0_TDC, 1
instance = comp, \clk_div2[4] , clk_div2[4], DE0_TDC, 1
instance = comp, \Add1~8 , Add1~8, DE0_TDC, 1
instance = comp, \clk_div2[5] , clk_div2[5], DE0_TDC, 1
instance = comp, \Add1~10 , Add1~10, DE0_TDC, 1
instance = comp, \clk_div2[6] , clk_div2[6], DE0_TDC, 1
instance = comp, \Add1~12 , Add1~12, DE0_TDC, 1
instance = comp, \clk_div2~3 , clk_div2~3, DE0_TDC, 1
instance = comp, \clk_div2[7] , clk_div2[7], DE0_TDC, 1
instance = comp, \Add1~14 , Add1~14, DE0_TDC, 1
instance = comp, \clk_div2~2 , clk_div2~2, DE0_TDC, 1
instance = comp, \clk_div2[8] , clk_div2[8], DE0_TDC, 1
instance = comp, \Add1~16 , Add1~16, DE0_TDC, 1
instance = comp, \clk_div2~1 , clk_div2~1, DE0_TDC, 1
instance = comp, \clk_div2[9] , clk_div2[9], DE0_TDC, 1
instance = comp, \Equal1~2 , Equal1~2, DE0_TDC, 1
instance = comp, \Add1~18 , Add1~18, DE0_TDC, 1
instance = comp, \clk_div2[10] , clk_div2[10], DE0_TDC, 1
instance = comp, \Add1~20 , Add1~20, DE0_TDC, 1
instance = comp, \clk_div2[11] , clk_div2[11], DE0_TDC, 1
instance = comp, \Add1~22 , Add1~22, DE0_TDC, 1
instance = comp, \clk_div2~0 , clk_div2~0, DE0_TDC, 1
instance = comp, \clk_div2[12] , clk_div2[12], DE0_TDC, 1
instance = comp, \Add1~24 , Add1~24, DE0_TDC, 1
instance = comp, \clk_div2[13] , clk_div2[13], DE0_TDC, 1
instance = comp, \Equal1~1 , Equal1~1, DE0_TDC, 1
instance = comp, \Add1~26 , Add1~26, DE0_TDC, 1
instance = comp, \clk_div2[14] , clk_div2[14], DE0_TDC, 1
instance = comp, \Add1~28 , Add1~28, DE0_TDC, 1
instance = comp, \clk_div2[15] , clk_div2[15], DE0_TDC, 1
instance = comp, \Equal1~0 , Equal1~0, DE0_TDC, 1
instance = comp, \Equal1~3 , Equal1~3, DE0_TDC, 1
instance = comp, \Equal1~4 , Equal1~4, DE0_TDC, 1
instance = comp, \clk_20k~0 , clk_20k~0, DE0_TDC, 1
instance = comp, \spi_data_transm2|clkout~0 , spi_data_transm2|clkout~0, DE0_TDC, 1
instance = comp, \spi_data_transm2|clkout , spi_data_transm2|clkout, DE0_TDC, 1
instance = comp, \spi_data_transm2|clkout_prev~feeder , spi_data_transm2|clkout_prev~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm2|clkout_prev , spi_data_transm2|clkout_prev, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_write~0 , spi_data_transm2|spi_write~0, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_write , spi_data_transm2|spi_write, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_write_prev~feeder , spi_data_transm2|spi_write_prev~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_write_prev , spi_data_transm2|spi_write_prev, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.00110 , spi_data_transm2|spi_state.00110, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.00111~feeder , spi_data_transm2|spi_state.00111~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.00111 , spi_data_transm2|spi_state.00111, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.01000 , spi_data_transm2|spi_state.01000, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.01001 , spi_data_transm2|spi_state.01001, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.01010 , spi_data_transm2|spi_state.01010, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.01011~feeder , spi_data_transm2|spi_state.01011~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.01011 , spi_data_transm2|spi_state.01011, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.01100 , spi_data_transm2|spi_state.01100, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.01101 , spi_data_transm2|spi_state.01101, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.01110 , spi_data_transm2|spi_state.01110, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.01111~feeder , spi_data_transm2|spi_state.01111~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.01111 , spi_data_transm2|spi_state.01111, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.10000~feeder , spi_data_transm2|spi_state.10000~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.10000 , spi_data_transm2|spi_state.10000, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.10001~feeder , spi_data_transm2|spi_state.10001~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.10001 , spi_data_transm2|spi_state.10001, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector0~0 , spi_data_transm2|Selector0~0, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.00000 , spi_data_transm2|spi_state.00000, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state~43 , spi_data_transm2|spi_state~43, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.00001 , spi_data_transm2|spi_state.00001, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.00010~feeder , spi_data_transm2|spi_state.00010~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.00010 , spi_data_transm2|spi_state.00010, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.00011 , spi_data_transm2|spi_state.00011, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.00100 , spi_data_transm2|spi_state.00100, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_state.00101 , spi_data_transm2|spi_state.00101, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector17~6 , spi_data_transm2|Selector17~6, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector17~8 , spi_data_transm2|Selector17~8, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector17~5 , spi_data_transm2|Selector17~5, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector17~7 , spi_data_transm2|Selector17~7, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector17~9 , spi_data_transm2|Selector17~9, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector17~1 , spi_data_transm2|Selector17~1, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector17~3 , spi_data_transm2|Selector17~3, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector17~0 , spi_data_transm2|Selector17~0, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector17~2 , spi_data_transm2|Selector17~2, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector17~4 , spi_data_transm2|Selector17~4, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector17~10 , spi_data_transm2|Selector17~10, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_mosi , spi_data_transm2|spi_mosi, DE0_TDC, 1
instance = comp, \spi_data_transm2|Selector18~0 , spi_data_transm2|Selector18~0, DE0_TDC, 1
instance = comp, \spi_data_transm2|spi_ss , spi_data_transm2|spi_ss, DE0_TDC, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, DE0_TDC, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, DE0_TDC, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, DE0_TDC, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~20, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0]~feeder , auto_signaltap_0|acq_trigger_in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0] , auto_signaltap_0|acq_trigger_in_reg[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[35]~feeder , auto_signaltap_0|acq_trigger_in_reg[35]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[35] , auto_signaltap_0|acq_trigger_in_reg[35], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[33]~feeder , auto_signaltap_0|acq_trigger_in_reg[33]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[33] , auto_signaltap_0|acq_trigger_in_reg[33], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[34]~feeder , auto_signaltap_0|acq_trigger_in_reg[34]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[34] , auto_signaltap_0|acq_trigger_in_reg[34], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[22]~feeder , auto_signaltap_0|acq_trigger_in_reg[22]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[22] , auto_signaltap_0|acq_trigger_in_reg[22], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[23]~feeder , auto_signaltap_0|acq_trigger_in_reg[23]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[23] , auto_signaltap_0|acq_trigger_in_reg[23], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[21]~feeder , auto_signaltap_0|acq_trigger_in_reg[21]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[21] , auto_signaltap_0|acq_trigger_in_reg[21], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[24]~feeder , auto_signaltap_0|acq_trigger_in_reg[24]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[24] , auto_signaltap_0|acq_trigger_in_reg[24], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[28]~feeder , auto_signaltap_0|acq_trigger_in_reg[28]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[28] , auto_signaltap_0|acq_trigger_in_reg[28], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[26]~feeder , auto_signaltap_0|acq_trigger_in_reg[26]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[26] , auto_signaltap_0|acq_trigger_in_reg[26], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[27]~feeder , auto_signaltap_0|acq_trigger_in_reg[27]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[27] , auto_signaltap_0|acq_trigger_in_reg[27], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[25]~feeder , auto_signaltap_0|acq_trigger_in_reg[25]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[25] , auto_signaltap_0|acq_trigger_in_reg[25], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[32]~feeder , auto_signaltap_0|acq_trigger_in_reg[32]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[32] , auto_signaltap_0|acq_trigger_in_reg[32], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[29]~feeder , auto_signaltap_0|acq_trigger_in_reg[29]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[29] , auto_signaltap_0|acq_trigger_in_reg[29], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[31]~feeder , auto_signaltap_0|acq_trigger_in_reg[31]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[31] , auto_signaltap_0|acq_trigger_in_reg[31], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[30]~feeder , auto_signaltap_0|acq_trigger_in_reg[30]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[30] , auto_signaltap_0|acq_trigger_in_reg[30], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4]~feeder , auto_signaltap_0|acq_trigger_in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4] , auto_signaltap_0|acq_trigger_in_reg[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[2]~feeder , auto_signaltap_0|acq_trigger_in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[2] , auto_signaltap_0|acq_trigger_in_reg[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3]~feeder , auto_signaltap_0|acq_trigger_in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3] , auto_signaltap_0|acq_trigger_in_reg[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1]~feeder , auto_signaltap_0|acq_trigger_in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1] , auto_signaltap_0|acq_trigger_in_reg[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[8]~feeder , auto_signaltap_0|acq_trigger_in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[8] , auto_signaltap_0|acq_trigger_in_reg[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[5]~feeder , auto_signaltap_0|acq_trigger_in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[5] , auto_signaltap_0|acq_trigger_in_reg[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[7]~feeder , auto_signaltap_0|acq_trigger_in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[7] , auto_signaltap_0|acq_trigger_in_reg[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6]~feeder , auto_signaltap_0|acq_trigger_in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6] , auto_signaltap_0|acq_trigger_in_reg[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[20]~feeder , auto_signaltap_0|acq_trigger_in_reg[20]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[20] , auto_signaltap_0|acq_trigger_in_reg[20], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[18]~feeder , auto_signaltap_0|acq_trigger_in_reg[18]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[18] , auto_signaltap_0|acq_trigger_in_reg[18], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[17]~feeder , auto_signaltap_0|acq_trigger_in_reg[17]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[17] , auto_signaltap_0|acq_trigger_in_reg[17], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[19]~feeder , auto_signaltap_0|acq_trigger_in_reg[19]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[19] , auto_signaltap_0|acq_trigger_in_reg[19], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[14]~feeder , auto_signaltap_0|acq_trigger_in_reg[14]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[14] , auto_signaltap_0|acq_trigger_in_reg[14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13]~feeder , auto_signaltap_0|acq_trigger_in_reg[13]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13] , auto_signaltap_0|acq_trigger_in_reg[13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[16]~feeder , auto_signaltap_0|acq_trigger_in_reg[16]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[16] , auto_signaltap_0|acq_trigger_in_reg[16], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[15]~feeder , auto_signaltap_0|acq_trigger_in_reg[15]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[15] , auto_signaltap_0|acq_trigger_in_reg[15], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[11]~feeder , auto_signaltap_0|acq_trigger_in_reg[11]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[11] , auto_signaltap_0|acq_trigger_in_reg[11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[10]~feeder , auto_signaltap_0|acq_trigger_in_reg[10]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[10] , auto_signaltap_0|acq_trigger_in_reg[10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[9]~feeder , auto_signaltap_0|acq_trigger_in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[9] , auto_signaltap_0|acq_trigger_in_reg[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[12]~feeder , auto_signaltap_0|acq_trigger_in_reg[12]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[12] , auto_signaltap_0|acq_trigger_in_reg[12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:done, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:base_address[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:segment_shift_var, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|~GND , auto_signaltap_0|~GND, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[7]~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~13, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~12, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~11, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~10, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~9, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]~feeder , auto_signaltap_0|acq_data_in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0] , auto_signaltap_0|acq_data_in_reg[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1]~feeder , auto_signaltap_0|acq_data_in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1] , auto_signaltap_0|acq_data_in_reg[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2]~feeder , auto_signaltap_0|acq_data_in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2] , auto_signaltap_0|acq_data_in_reg[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3]~feeder , auto_signaltap_0|acq_data_in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3] , auto_signaltap_0|acq_data_in_reg[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4]~feeder , auto_signaltap_0|acq_data_in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4] , auto_signaltap_0|acq_data_in_reg[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5]~feeder , auto_signaltap_0|acq_data_in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5] , auto_signaltap_0|acq_data_in_reg[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6]~feeder , auto_signaltap_0|acq_data_in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6] , auto_signaltap_0|acq_data_in_reg[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7]~feeder , auto_signaltap_0|acq_data_in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7] , auto_signaltap_0|acq_data_in_reg[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8]~feeder , auto_signaltap_0|acq_data_in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8] , auto_signaltap_0|acq_data_in_reg[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9]~feeder , auto_signaltap_0|acq_data_in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9] , auto_signaltap_0|acq_data_in_reg[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10]~feeder , auto_signaltap_0|acq_data_in_reg[10]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10] , auto_signaltap_0|acq_data_in_reg[10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11]~feeder , auto_signaltap_0|acq_data_in_reg[11]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11] , auto_signaltap_0|acq_data_in_reg[11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12]~feeder , auto_signaltap_0|acq_data_in_reg[12]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12] , auto_signaltap_0|acq_data_in_reg[12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[13]~feeder , auto_signaltap_0|acq_data_in_reg[13]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[13] , auto_signaltap_0|acq_data_in_reg[13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14]~feeder , auto_signaltap_0|acq_data_in_reg[14]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14] , auto_signaltap_0|acq_data_in_reg[14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15]~feeder , auto_signaltap_0|acq_data_in_reg[15]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15] , auto_signaltap_0|acq_data_in_reg[15], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16]~feeder , auto_signaltap_0|acq_data_in_reg[16]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16] , auto_signaltap_0|acq_data_in_reg[16], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[17]~feeder , auto_signaltap_0|acq_data_in_reg[17]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[17] , auto_signaltap_0|acq_data_in_reg[17], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18]~feeder , auto_signaltap_0|acq_data_in_reg[18]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18] , auto_signaltap_0|acq_data_in_reg[18], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19]~feeder , auto_signaltap_0|acq_data_in_reg[19]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19] , auto_signaltap_0|acq_data_in_reg[19], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20]~feeder , auto_signaltap_0|acq_data_in_reg[20]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20] , auto_signaltap_0|acq_data_in_reg[20], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21]~feeder , auto_signaltap_0|acq_data_in_reg[21]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21] , auto_signaltap_0|acq_data_in_reg[21], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[22]~feeder , auto_signaltap_0|acq_data_in_reg[22]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[22] , auto_signaltap_0|acq_data_in_reg[22], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[23]~feeder , auto_signaltap_0|acq_data_in_reg[23]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[23] , auto_signaltap_0|acq_data_in_reg[23], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24]~feeder , auto_signaltap_0|acq_data_in_reg[24]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24] , auto_signaltap_0|acq_data_in_reg[24], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25]~feeder , auto_signaltap_0|acq_data_in_reg[25]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25] , auto_signaltap_0|acq_data_in_reg[25], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26]~feeder , auto_signaltap_0|acq_data_in_reg[26]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26] , auto_signaltap_0|acq_data_in_reg[26], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27]~feeder , auto_signaltap_0|acq_data_in_reg[27]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27] , auto_signaltap_0|acq_data_in_reg[27], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28]~feeder , auto_signaltap_0|acq_data_in_reg[28]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28] , auto_signaltap_0|acq_data_in_reg[28], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29]~feeder , auto_signaltap_0|acq_data_in_reg[29]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29] , auto_signaltap_0|acq_data_in_reg[29], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30]~feeder , auto_signaltap_0|acq_data_in_reg[30]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30] , auto_signaltap_0|acq_data_in_reg[30], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31]~feeder , auto_signaltap_0|acq_data_in_reg[31]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31] , auto_signaltap_0|acq_data_in_reg[31], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32]~feeder , auto_signaltap_0|acq_data_in_reg[32]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32] , auto_signaltap_0|acq_data_in_reg[32], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33]~feeder , auto_signaltap_0|acq_data_in_reg[33]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33] , auto_signaltap_0|acq_data_in_reg[33], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34]~feeder , auto_signaltap_0|acq_data_in_reg[34]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34] , auto_signaltap_0|acq_data_in_reg[34], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34], DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35]~feeder , auto_signaltap_0|acq_data_in_reg[35]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35] , auto_signaltap_0|acq_data_in_reg[35], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|~VCC , auto_signaltap_0|~VCC, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0], DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5, DE0_TDC, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, DE0_TDC, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, DE0_TDC, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, DE0_TDC, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE0_TDC, 1
instance = comp, \SW[0]~input , SW[0]~input, DE0_TDC, 1
instance = comp, \SW[1]~input , SW[1]~input, DE0_TDC, 1
instance = comp, \SW[2]~input , SW[2]~input, DE0_TDC, 1
instance = comp, \SW[3]~input , SW[3]~input, DE0_TDC, 1
instance = comp, \SW[4]~input , SW[4]~input, DE0_TDC, 1
instance = comp, \SW[5]~input , SW[5]~input, DE0_TDC, 1
instance = comp, \SW[6]~input , SW[6]~input, DE0_TDC, 1
instance = comp, \SW[7]~input , SW[7]~input, DE0_TDC, 1
instance = comp, \SW[9]~input , SW[9]~input, DE0_TDC, 1
