NDSummary.OnToolTipsLoaded("File6:py/sv2py/initiator/src/Initiator.sv",{468:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Copyright (c) 2016-2025 IC Verimeter. All rights reserved.</div></div>",469:"<div class=\"NDToolTip TPackage LSystemVerilog\"><div class=\"TTSummary\">Common macro and parameter definitions for the client-server implementation</div></div>",470:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype470\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">module automatic</span> Initiator</div></div><div class=\"TTSummary\">TCP/IP SystemVerilog SHUNT Initiator module for SystemVerilog-to-Python communication</div></div>",472:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype472\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> Socket</div></div><div class=\"TTSummary\">Socket descriptor for TCP/IP communication</div></div>",473:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype473\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> Pass</div></div><div class=\"TTSummary\">Test pass/fail status flag</div></div>",474:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype474\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_header_t h_trnx_exp</div></div><div class=\"TTSummary\">Expected transaction header for data validation</div></div>",475:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype475\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_header_t h_trnx_act</div></div><div class=\"TTSummary\">Actual transaction header received from the target</div></div>",476:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype476\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_data_header_t h_data_exp</div></div><div class=\"TTSummary\">Expected data header for data validation</div></div>",477:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype477\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_data_header_t h_data_act</div></div><div class=\"TTSummary\">Actual data header received from the target</div></div>",478:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype478\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Status</div></div><div class=\"TTSummary\">Test status message</div></div>",479:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype479\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">Current test name for reporting</div></div>",481:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype481\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> init_initiator(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">portno</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Initializes the initiator (server) socket for TCP/IP communication</div></div>",482:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype482\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> short_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for short (16-bit) integer data type</div></div>",484:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype484\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortint</span> Short_exp</div></div><div class=\"TTSummary\">Expected short integer value for loopback test</div></div>",485:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype485\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortint</span> Short_act</div></div><div class=\"TTSummary\">Actual short integer value received from target</div></div>",486:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype486\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator short_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",488:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype488\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> int_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for int (32-bit) integer data type</div></div>",490:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype490\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> Int_exp</div></div><div class=\"TTSummary\">Expected int value for loopback test</div></div>",491:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype491\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> Int_act</div></div><div class=\"TTSummary\">Actual int value received from target</div></div>",492:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype492\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator int_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",494:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype494\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> long_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for long (64-bit) integer data type</div></div>",496:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype496\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">longint</span> Long_exp</div></div><div class=\"TTSummary\">Expected longint value for loopback test</div></div>",497:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype497\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">longint</span> Long_act</div></div><div class=\"TTSummary\">Actual longint value received from target</div></div>",498:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype498\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator long_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",500:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype500\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> byte_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for byte (8-bit) data type</div></div>",502:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype502\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">byte</span> Byte_exp</div></div><div class=\"TTSummary\">Expected byte value for loopback test</div></div>",503:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype503\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">byte</span> Byte_act</div></div><div class=\"TTSummary\">Actual byte value received from target</div></div>",504:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype504\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator byte_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",506:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype506\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> integer_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for integer (32-bit) data type with 4-state values</div></div>",508:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype508\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">integer</span> Integer_exp</div></div><div class=\"TTSummary\">Expected integer value for loopback test (with X/Z values)</div></div>",509:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype509\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">integer</span> Integer_act</div></div><div class=\"TTSummary\">Actual integer value received from target</div></div>",510:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype510\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator integer_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",512:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype512\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> time_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for time (64-bit) data type</div></div>",514:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype514\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">time</span> Time_exp</div></div><div class=\"TTSummary\">Expected time value for loopback test (with X/Z values)</div></div>",515:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype515\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">time</span> Time_act</div></div><div class=\"TTSummary\">Actual time value received from target</div></div>",516:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype516\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator time_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",518:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype518\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> bit_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for bit (1-bit) data type</div></div>",520:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype520\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> Bit_exp</div></div><div class=\"TTSummary\">Expected bit value for loopback test</div></div>",521:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype521\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> Bit_act</div></div><div class=\"TTSummary\">Actual bit value received from target</div></div>",522:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype522\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator bit_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",524:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype524\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> reg_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for reg (1-bit) data type with 4-state values</div></div>",526:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype526\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> Reg_exp</div></div><div class=\"TTSummary\">Expected reg value (Z) for loopback test</div></div>",527:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype527\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> Reg_act</div></div><div class=\"TTSummary\">Actual reg value received from target</div></div>",528:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype528\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator reg_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",530:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype530\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> logic_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for logic (1-bit) data type with 4-state values</div></div>",532:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype532\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> Logic_exp</div></div><div class=\"TTSummary\">Expected logic value (X) for loopback test</div></div>",533:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype533\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> Logic_act</div></div><div class=\"TTSummary\">Actual logic value received from target</div></div>",534:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype534\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator logic_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",536:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype536\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">function int</span> bitN_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">n_payloads</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">1</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"2/6/3/7\" data-NarrowGridArea=\"4/1/5/6\" style=\"grid-area:2/6/3/7\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for multi-bit (bit vector) data type</div></div>",538:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype538\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> i</div></div><div class=\"TTSummary\">Loop index</div></div>",539:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype539\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> [N-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] BitN_exp</div></div><div class=\"TTSummary\">Expected bit vector value for loopback test</div></div>",540:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype540\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> [N-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] BitN_act</div></div><div class=\"TTSummary\">Actual bit vector value received from target</div></div>",541:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype541\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> s_me = &quot;bitN_loopback_test&quot;</div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",543:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype543\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">function int</span> regN_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">n_payloads</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">1</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"2/6/3/7\" data-NarrowGridArea=\"4/1/5/6\" style=\"grid-area:2/6/3/7\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for multi-bit reg vector with 4-state values</div></div>",545:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype545\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> i</div></div><div class=\"TTSummary\">Loop index</div></div>",546:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype546\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [N-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] XRegNV_exp</div></div><div class=\"TTSummary\">X-state mask for reg vector</div></div>",547:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype547\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [N-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] RegNV_exp</div></div><div class=\"TTSummary\">Expected reg vector value for loopback test</div></div>",548:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype548\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [N-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] RegNV_act</div></div><div class=\"TTSummary\">Actual reg vector value received from target</div></div>",549:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype549\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> s_me = &quot;regN_loopback_test&quot;</div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",551:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype551\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">function int</span> logicN_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">n_payloads</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">1</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"2/6/3/7\" data-NarrowGridArea=\"4/1/5/6\" style=\"grid-area:2/6/3/7\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for multi-bit logic vector with 4-state values</div></div>",553:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype553\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> i</div></div><div class=\"TTSummary\">Loop index</div></div>",554:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype554\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [N-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] XLogicN_exp</div></div><div class=\"TTSummary\">X-state mask for logic vector</div></div>",555:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype555\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [N-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] LogicN_exp</div></div><div class=\"TTSummary\">Expected logic vector value for loopback test</div></div>",556:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype556\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [N-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] LogicN_act</div></div><div class=\"TTSummary\">Actual logic vector value received from target</div></div>",557:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype557\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> s_me = &quot;logicN_loopback_test&quot;</div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",559:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype559\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> real_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for real (double precision) data type</div></div>",561:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype561\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">real</span> Real_exp</div></div><div class=\"TTSummary\">Expected real value for loopback test</div></div>",562:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype562\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">real</span> Real_act</div></div><div class=\"TTSummary\">Actual real value received from target</div></div>",563:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype563\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> Result</div></div><div class=\"TTSummary\">Difference between expected and actual values (cast to int)</div></div>",564:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype564\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> s_me = &quot;real_loopback_test&quot;</div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",566:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype566\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> shortreal_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for shortreal (single precision) data type</div></div>",568:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype568\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortreal</span> Shortreal_exp</div></div><div class=\"TTSummary\">Expected shortreal value for loopback test</div></div>",569:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype569\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortreal</span> Shortreal_act</div></div><div class=\"TTSummary\">Actual shortreal value received from target</div></div>",570:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype570\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> s_me = &quot;shortreal_loopback_test&quot;</div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",572:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype572\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> string_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for string data type</div></div>",574:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype574\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> i</div></div><div class=\"TTSummary\">Loop index</div></div>",575:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype575\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",576:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype576\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> String_exp</div></div><div class=\"TTSummary\">Expected string value for loopback test</div></div>",577:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype577\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> String_act</div></div><div class=\"TTSummary\">Actual string value received from target</div></div>",578:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype578\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> s_me = &quot;string_loopback_test&quot;</div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",580:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype580\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> shortV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for shortint vector (array) data type</div></div>",582:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype582\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> shortV_i</div></div><div class=\"TTSummary\">Loop index for the shortint array</div></div>",583:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype583\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortint</span> ShortV_exp [`V_SIZE]</div></div><div class=\"TTSummary\">Expected shortint array for loopback test</div></div>",584:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype584\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortint</span> ShortV_act [`V_SIZE]</div></div><div class=\"TTSummary\">Actual shortint array received from target</div></div>",585:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype585\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> s_me = &quot;shortV_loopback_test&quot;</div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",587:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype587\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> intv_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for int vector (array) data type</div></div>",589:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype589\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> intv_i</div></div><div class=\"TTSummary\">Loop index for the int array</div></div>",590:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype590\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> Intv_exp [`V_SIZE]</div></div><div class=\"TTSummary\">Expected int array for loopback test</div></div>",591:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype591\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> Intv_act [`V_SIZE]</div></div><div class=\"TTSummary\">Actual int array received from target</div></div>",592:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype592\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> s_me = &quot;intv_loopback_test&quot;</div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",594:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype594\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> longV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for longint vector (array) data type</div></div>",596:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype596\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> i_</div></div><div class=\"TTSummary\">Loop index for the longint array</div></div>",597:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype597\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">longint</span> LongV_exp [`V_SIZE]</div></div><div class=\"TTSummary\">Expected longint array for loopback test</div></div>",598:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype598\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">longint</span> LongV_act [`V_SIZE]</div></div><div class=\"TTSummary\">Actual longint array received from target</div></div>",599:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype599\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> s_me = &quot;longV_loopback_test&quot;</div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",601:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype601\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">function int</span> realV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">n_payloads</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">1</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"2/6/3/7\" data-NarrowGridArea=\"4/1/5/6\" style=\"grid-area:2/6/3/7\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for real vector (array) data type</div></div>",603:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype603\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> i</div></div><div class=\"TTSummary\">Loop index for the real array</div></div>",604:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype604\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">real</span> RealV_exp [`V_SIZE]</div></div><div class=\"TTSummary\">Expected real array for loopback test</div></div>",605:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype605\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">real</span> RealV_act [`V_SIZE]</div></div><div class=\"TTSummary\">Actual real array received from target</div></div>",606:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype606\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator realV_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",608:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype608\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">function int</span> shortrealV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">n_payloads</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">1</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"2/6/3/7\" data-NarrowGridArea=\"4/1/5/6\" style=\"grid-area:2/6/3/7\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for shortreal vector (array) data type</div></div>",610:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype610\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> i</div></div><div class=\"TTSummary\">Loop index for the shortreal array</div></div>",611:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype611\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortreal</span> ShortrealV_exp [`V_SIZE]</div></div><div class=\"TTSummary\">Expected shortreal array for loopback test</div></div>",612:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype612\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">shortreal</span> ShortrealV_act [`V_SIZE]</div></div><div class=\"TTSummary\">Actual shortreal array received from target</div></div>",613:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype613\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator shortrealV_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",615:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype615\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">function int</span> integerV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">n_payloads</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">1</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"2/6/3/7\" data-NarrowGridArea=\"4/1/5/6\" style=\"grid-area:2/6/3/7\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for integer vector (array) data type</div></div>",617:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype617\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> i_</div></div><div class=\"TTSummary\">Loop index for the integer array</div></div>",618:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype618\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">integer</span> IntegerV_exp [`V_SIZE]</div></div><div class=\"TTSummary\">Expected integer array for loopback test</div></div>",619:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype619\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">integer</span> IntegerV_act [`V_SIZE]</div></div><div class=\"TTSummary\">Actual integer array received from target</div></div>",620:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype620\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Test_name = &quot;initiator integerV_loopback_test&quot;</div></div><div class=\"TTSummary\">Test name for reporting purposes</div></div>",622:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype622\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function int</span> pkt_longV_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for packet-based longint vector transfer</div></div>",624:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype624\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> i_</div></div><div class=\"TTSummary\">Loop index for the longint array</div></div>",625:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype625\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">longint</span> Pkt_longv_exp [`V_SIZE]</div></div><div class=\"TTSummary\">Expected longint array for loopback test</div></div>",626:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype626\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">longint</span> Pkt_longv_act [`V_SIZE]</div></div><div class=\"TTSummary\">Actual longint array received from target</div></div>",627:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype627\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> s_me = &quot;initiator pkt_longV_loopback_test&quot;</div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",629:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype629\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">function int</span> header_loopback_test(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">socket_id,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">n_payloads</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">1</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"2/6/3/7\" data-NarrowGridArea=\"4/1/5/6\" style=\"grid-area:2/6/3/7\">)</div></div></div></div><div class=\"TTSummary\">Tests the loopback functionality for transaction headers</div></div>",631:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype631\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> s_me = &quot;header_loopback_test()&quot;</div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",632:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype632\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> success = <span class=\"SHNumber\">1</span></div></div><div class=\"TTSummary\">Test result flag (1 = pass, 0 = fail)</div></div>",634:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype634\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">function void</span> print_status(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">string</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">Test_name,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">Status_int</div><div class=\"PAfterParameters\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">)</div></div></div></div><div class=\"TTSummary\">Prints the status of a test (PASS or FAIL) to the simulation log</div></div>",636:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype636\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> Status</div></div><div class=\"TTSummary\">String representation of test status (&quot;PASS&quot; or &quot;FAIL&quot;)</div></div>",638:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype638\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/4/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/4/2\"><span class=\"SHKeyword\">function automatic void</span> print_shunt_header(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">cs_header_t&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">h_,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">string</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">name_in</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHString\">&quot;&quot;</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">string</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">i_am</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"3/6/4/7\" data-NarrowGridArea=\"5/1/6/6\" style=\"grid-area:3/6/4/7\">)</div></div></div></div><div class=\"TTSummary\">Prints all fields of a cs_header_t structure to the simulation log</div></div>",639:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype639\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">function automatic bit</span> compare_shunt_header(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">cs_header_t&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">lhs,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">cs_header_t&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">rls</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">)</div></div></div></div><div class=\"TTSummary\">Compares two transaction headers for equality</div></div>",641:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype641\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"3\" data-NarrowColumnCount=\"2\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/3\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">string</span> s_me = &quot;compare_shunt_header(</div><div class=\"PName InFirstParameterColumn InLastParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">lhs,</div><div class=\"PName InFirstParameterColumn InLastParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">rls</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"4/1/5/3\" style=\"grid-area:2/3/3/4\">)&quot;</div></div></div></div><div class=\"TTSummary\">Function name for debug messages</div></div>",642:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype642\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> success = <span class=\"SHNumber\">1</span></div></div><div class=\"TTSummary\">Comparison result flag (1 = match, 0 = different)</div></div>"});