<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/axi_node/src/axi_node_arbiter.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2014-2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the “License”); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a>
<a name="l-11"></a><span class="k">module</span> <span class="n">axi_node_arbiter</span> <span class="p">#(</span>
<a name="l-12"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">AUX_WIDTH</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="c1">// Synopsys DC requires a default value for parameters.</span>
<a name="l-13"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">ID_WIDTH</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<a name="l-14"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">N_MASTER</span> <span class="o">=</span> <span class="mi">0</span>
<a name="l-15"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-16"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                <span class="n">clk_i</span><span class="p">,</span>
<a name="l-17"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-18"></a>
<a name="l-19"></a>  <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">N_MASTER</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">ID_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">inp_id_i</span><span class="p">,</span>
<a name="l-20"></a>  <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">N_MASTER</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">AUX_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">inp_aux_i</span><span class="p">,</span>
<a name="l-21"></a>  <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">N_MASTER</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                 <span class="n">inp_valid_i</span><span class="p">,</span>
<a name="l-22"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">N_MASTER</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                 <span class="n">inp_ready_o</span><span class="p">,</span>
<a name="l-23"></a>
<a name="l-24"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">ID_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                 <span class="n">oup_id_o</span><span class="p">,</span>
<a name="l-25"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">AUX_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                <span class="n">oup_aux_o</span><span class="p">,</span>
<a name="l-26"></a>  <span class="k">output</span> <span class="kt">logic</span>                                <span class="n">oup_valid_o</span><span class="p">,</span>
<a name="l-27"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                <span class="n">oup_ready_i</span>
<a name="l-28"></a><span class="p">);</span>
<a name="l-29"></a>
<a name="l-30"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-31"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="n">AUX_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">aux</span><span class="p">;</span>
<a name="l-32"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="n">ID_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">id</span><span class="p">;</span>
<a name="l-33"></a>  <span class="p">}</span> <span class="n">axi_meta_t</span><span class="p">;</span>
<a name="l-34"></a>
<a name="l-35"></a>  <span class="n">axi_meta_t</span> <span class="p">[</span><span class="n">N_MASTER</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">inp_meta</span><span class="p">;</span>
<a name="l-36"></a>  <span class="n">axi_meta_t</span> <span class="n">oup_meta</span><span class="p">;</span>
<a name="l-37"></a>
<a name="l-38"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">N_MASTER</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span> <span class="n">gen_inp_meta</span>
<a name="l-39"></a>    <span class="k">assign</span> <span class="n">inp_meta</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">aux</span> <span class="o">=</span> <span class="n">inp_aux_i</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-40"></a>    <span class="k">assign</span> <span class="n">inp_meta</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">id</span> <span class="o">=</span> <span class="n">inp_id_i</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-41"></a>  <span class="k">end</span>
<a name="l-42"></a>
<a name="l-43"></a>  <span class="n">stream_arbiter</span> <span class="p">#(</span>
<a name="l-44"></a>    <span class="p">.</span><span class="n">DATA_T</span> <span class="p">(</span><span class="n">axi_meta_t</span><span class="p">),</span>
<a name="l-45"></a>    <span class="p">.</span><span class="n">N_INP</span>  <span class="p">(</span><span class="n">N_MASTER</span><span class="p">)</span>
<a name="l-46"></a>  <span class="p">)</span> <span class="n">i_arb_inp</span> <span class="p">(</span>
<a name="l-47"></a>    <span class="p">.</span><span class="n">clk_i</span>        <span class="p">(</span><span class="n">clk_i</span><span class="p">),</span>
<a name="l-48"></a>    <span class="p">.</span><span class="n">rst_ni</span>       <span class="p">(</span><span class="n">rst_ni</span><span class="p">),</span>
<a name="l-49"></a>    <span class="p">.</span><span class="n">inp_data_i</span>   <span class="p">(</span><span class="n">inp_meta</span><span class="p">),</span>
<a name="l-50"></a>    <span class="p">.</span><span class="n">inp_valid_i</span>  <span class="p">(</span><span class="n">inp_valid_i</span><span class="p">),</span>
<a name="l-51"></a>    <span class="p">.</span><span class="n">inp_ready_o</span>  <span class="p">(</span><span class="n">inp_ready_o</span><span class="p">),</span>
<a name="l-52"></a>    <span class="p">.</span><span class="n">oup_data_o</span>   <span class="p">(</span><span class="n">oup_meta</span><span class="p">),</span>
<a name="l-53"></a>    <span class="p">.</span><span class="n">oup_valid_o</span>  <span class="p">(</span><span class="n">oup_valid_o</span><span class="p">),</span>
<a name="l-54"></a>    <span class="p">.</span><span class="n">oup_ready_i</span>  <span class="p">(</span><span class="n">oup_ready_i</span><span class="p">)</span>
<a name="l-55"></a>  <span class="p">);</span>
<a name="l-56"></a>
<a name="l-57"></a>  <span class="k">assign</span> <span class="n">oup_id_o</span> <span class="o">=</span> <span class="n">oup_meta</span><span class="p">.</span><span class="n">id</span><span class="p">;</span>
<a name="l-58"></a>  <span class="k">assign</span> <span class="n">oup_aux_o</span> <span class="o">=</span> <span class="n">oup_meta</span><span class="p">.</span><span class="n">aux</span><span class="p">;</span>
<a name="l-59"></a>
<a name="l-60"></a><span class="c1">// pragma translate_off</span>
<a name="l-61"></a><span class="no">`ifndef</span> <span class="n">VERILATOR</span>
<a name="l-62"></a>  <span class="k">initial</span> <span class="k">begin</span><span class="o">:</span> <span class="n">p_assertions</span>
<a name="l-63"></a>    <span class="k">assert</span> <span class="p">(</span><span class="n">AUX_WIDTH</span> <span class="o">&gt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="k">else</span> <span class="p">$</span><span class="n">fatal</span><span class="p">(</span><span class="s">&quot;Minimum width of auxiliary data is 1!&quot;</span><span class="p">);</span>
<a name="l-64"></a>    <span class="k">assert</span> <span class="p">(</span><span class="n">ID_WIDTH</span> <span class="o">&gt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="k">else</span> <span class="p">$</span><span class="n">fatal</span><span class="p">(</span><span class="s">&quot;Minimum width of ID is 1!&quot;</span><span class="p">);</span>
<a name="l-65"></a>    <span class="k">assert</span> <span class="p">(</span><span class="n">N_MASTER</span> <span class="o">&gt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="k">else</span> <span class="p">$</span><span class="n">fatal</span><span class="p">(</span><span class="s">&quot;Minimum number of masters is 1!&quot;</span><span class="p">);</span>
<a name="l-66"></a>  <span class="k">end</span>
<a name="l-67"></a><span class="no">`endif</span>
<a name="l-68"></a><span class="c1">// pragma translate_on</span>
<a name="l-69"></a>
<a name="l-70"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>