
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.50

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency lfsr_reg[4]$_SDFFE_PN1P_/CK ^
  -0.06 target latency lfsr_reg[3]$_SDFFE_PN1P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: lfsr_reg[1]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[1]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.27    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.42    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.16    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ lfsr_reg[1]$_SDFFE_PN1P_/CK (DFF_X1)
     3    6.41    0.01    0.09    0.15 v lfsr_reg[1]$_SDFFE_PN1P_/Q (DFF_X1)
                                         net4 (net)
                  0.01    0.00    0.15 v _43_/A1 (NAND2_X1)
     1    1.70    0.01    0.02    0.16 ^ _43_/ZN (NAND2_X1)
                                         _13_ (net)
                  0.01    0.00    0.16 ^ _45_/A2 (NAND3_X1)
     1    1.20    0.01    0.02    0.18 v _45_/ZN (NAND3_X1)
                                         _01_ (net)
                  0.01    0.00    0.18 v lfsr_reg[1]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.27    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.42    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.16    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ lfsr_reg[1]$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: data_in (input port clocked by core_clock)
Endpoint: data_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.87    0.00    0.00    0.20 v data_in (in)
                                         data_in (net)
                  0.00    0.00    0.20 v input1/A (BUF_X1)
     1    2.56    0.01    0.02    0.22 v input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.22 v _66_/B (XOR2_X1)
     1    0.91    0.01    0.05    0.28 v _66_/Z (XOR2_X1)
                                         net2 (net)
                  0.01    0.00    0.28 v output2/A (BUF_X1)
     1    0.94    0.00    0.03    0.30 v output2/Z (BUF_X1)
                                         data_out (net)
                  0.00    0.00    0.30 v data_out (out)
                                  0.30   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: data_in (input port clocked by core_clock)
Endpoint: data_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.87    0.00    0.00    0.20 v data_in (in)
                                         data_in (net)
                  0.00    0.00    0.20 v input1/A (BUF_X1)
     1    2.56    0.01    0.02    0.22 v input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.22 v _66_/B (XOR2_X1)
     1    0.91    0.01    0.05    0.28 v _66_/Z (XOR2_X1)
                                         net2 (net)
                  0.01    0.00    0.28 v output2/A (BUF_X1)
     1    0.94    0.00    0.03    0.30 v output2/Z (BUF_X1)
                                         data_out (net)
                  0.00    0.00    0.30 v data_out (out)
                                  0.30   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1722545474767685

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8676

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
22.569305419921875

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8910

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[4]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ lfsr_reg[4]$_SDFFE_PN1P_/CK (DFF_X2)
   0.12    0.18 ^ lfsr_reg[4]$_SDFFE_PN1P_/Q (DFF_X2)
   0.05    0.23 ^ _63_/Z (XOR2_X1)
   0.04    0.28 ^ _64_/ZN (XNOR2_X1)
   0.02    0.29 v _65_/ZN (OAI21_X1)
   0.00    0.29 v lfsr_reg[7]$_SDFFE_PN1P_/D (DFF_X1)
           0.29   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ lfsr_reg[7]$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.29   data arrival time
---------------------------------------------------------
           0.73   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[1]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[1]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ lfsr_reg[1]$_SDFFE_PN1P_/CK (DFF_X1)
   0.09    0.15 v lfsr_reg[1]$_SDFFE_PN1P_/Q (DFF_X1)
   0.02    0.16 ^ _43_/ZN (NAND2_X1)
   0.02    0.18 v _45_/ZN (NAND3_X1)
   0.00    0.18 v lfsr_reg[1]$_SDFFE_PN1P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ lfsr_reg[1]$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0575

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0575

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.3025

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4975

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
164.462810

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.16e-05   4.67e-06   7.41e-07   5.70e-05  43.9%
Combinational          1.18e-05   8.17e-06   9.79e-07   2.10e-05  16.1%
Clock                  3.31e-05   1.88e-05   1.03e-07   5.19e-05  40.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.65e-05   3.16e-05   1.82e-06   1.30e-04 100.0%
                          74.3%      24.3%       1.4%
