{"Source Block": ["oh/elink/hdl/erx_io.v@124:164@HdlStmProcess", "   //###################################\n   //#SAMPLE AND HOLD DATA\n   //###################################\n\n   //(..and shuffle data for 104 bit packet)\n   always @ (posedge rx_lclk)\n     if(access)   \n       begin\n\t  //pipelin burst (delay by one frame)\n\t  burst                 <= burst_detect;\t  \n\t  //access\n\t  rx_packet_lclk[0]     <= rx_sample[40];\n\t  //write\n\t  rx_packet_lclk[1]     <= rx_sample[41];\n\t  //datamode\n\t  rx_packet_lclk[3:2]   <= rx_sample[43:42];\n\t  //ctrlmode\n\t  rx_packet_lclk[7:4]   <= rx_sample[15:12];\n\t  //dstaddr\n\t  rx_packet_lclk[39:8]  <= {rx_sample[11:8],\n\t\t\t             rx_sample[23:16],\n\t\t\t             rx_sample[31:24],\n\t\t\t             rx_sample[39:32],\n\t\t\t             rx_sample[47:44]};\n\t  //data\n\t  rx_packet_lclk[71:40] <= {rx_sample[55:48],\n\t\t\t              rx_sample[63:56],\n\t\t\t              rx_sample[71:64],\n\t\t\t              rx_sample[79:72]};\t\n\t  //srcaddr\n\t  rx_packet_lclk[103:72]<= {rx_sample[87:80],\n\t\t\t              rx_sample[95:88],\n\t\t\t              rx_sample[103:96],\n\t\t\t              rx_sample[111:104]\n\t\t\t\t      };\t\n     end\n\n   //###################################\n   //#SYNCHRONIZE TO SLOW CLK\n   //###################################\n \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[135, "\t  rx_packet_lclk[0]     <= rx_sample[40];\n"], [137, "\t  rx_packet_lclk[1]     <= rx_sample[41];\n"], [139, "\t  rx_packet_lclk[3:2]   <= rx_sample[43:42];\n"], [141, "\t  rx_packet_lclk[7:4]   <= rx_sample[15:12];\n"], [143, "\t  rx_packet_lclk[39:8]  <= {rx_sample[11:8],\n"], [144, "\t\t\t             rx_sample[23:16],\n"], [145, "\t\t\t             rx_sample[31:24],\n"], [146, "\t\t\t             rx_sample[39:32],\n"], [147, "\t\t\t             rx_sample[47:44]};\n"], [149, "\t  rx_packet_lclk[71:40] <= {rx_sample[55:48],\n"], [150, "\t\t\t              rx_sample[63:56],\n"], [151, "\t\t\t              rx_sample[71:64],\n"], [152, "\t\t\t              rx_sample[79:72]};\t\n"], [154, "\t  rx_packet_lclk[103:72]<= {rx_sample[87:80],\n"], [155, "\t\t\t              rx_sample[95:88],\n"], [156, "\t\t\t              rx_sample[103:96],\n"], [157, "\t\t\t              rx_sample[111:104]\n"], [158, "\t\t\t\t      };\t\n"], [159, "     end\n"]], "Add": [[135, "\t  rx_packet_lclk[0]     <= rx_sample[64];\n"], [137, "\t  rx_packet_lclk[1]     <= rx_sample[65];\n"], [139, "\t  rx_packet_lclk[3:2]   <= rx_sample[67:66];\n"], [141, "\t  rx_packet_lclk[7:4]   <= rx_sample[103:100];\n"], [147, "\t  rx_packet_lclk[39:8]  <= rx_sample[99:68];\n"], [152, "\t  rx_packet_lclk[71:40] <= rx_sample[63:32];\n"], [159, "\t  rx_packet_lclk[103:72]<= rx_sample[31:0];\n"], [159, "       end\n"]]}}