<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="5f2be1a5-0687-4501-bb8c-cf21cb8211bf">
<CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf type_name="CyDesigner.Common.ProjMgmt.GUI.CyBookmarkData" version="1">
<indicators />
</CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf>
</dataGuid>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Source Files\main.c">
<ExpandedNodeIds>
<v>CHIGASAKI_Utsushiomi_2020_kit-000</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Pins</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Analog</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Clocks</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Interrupts</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\System</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Directives</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Flash Security</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Header Files</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Header Files\cyapicallbacks.h</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Source Files</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Source Files\main.c</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CapSense_CSD_P4_Design.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>CHIGASAKI_Utsushiomi_2020_kit-000</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Pins</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Analog</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Clocks</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Interrupts</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\System</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Directives</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.cydwr\Flash Security</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Header Files</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Header Files\cyapicallbacks.h</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Source Files</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Source Files\main.c</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CapSense_CSD_P4_Design.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\CapSense_CSD</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\CapSense_CSD_SampleClk</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\CapSense_CSD_SenseClk</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\CapSense_CSD_Sns</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\Clock_PWM</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\cy_boot</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\cy_lfclk</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\Em_EEPROM_Dynamic</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\LED_1</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\LED_CONTROL</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\Pin</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Generated_Source\PSoC4\UART_1</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>CHIGASAKI_Utsushiomi_2020_kit-000</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4000</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4000\TopDesign.ctl</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4200</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4200\TopDesign.ctl</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4200 BLE</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4200 BLE\TopDesign.ctl</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\TopDesign.cysch</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>CHIGASAKI_Utsushiomi_2020_kit-000</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4000</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4000\TopDesign.ctl</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4200</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4200\TopDesign.ctl</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4200 BLE</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\PSoC4\PSoC 4200 BLE\TopDesign.ctl</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TopDesign\TopDesign.cysch</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>CHIGASAKI_Utsushiomi_2020_kit-000</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CapSense_CSD.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CapSense_CSD_CSHL.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CapSense_CSD_INT.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CapSense_CSD_PM.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CapSense_CSD_SampleClk.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CapSense_CSD_SenseClk.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CapSense_CSD_SMS.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CapSense_CSD_TunerHelper.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_PWM.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\LED_1.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\LED_1_PM.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\LED_CONTROL.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\LED_CONTROL_PM.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_PM.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1_BOOT.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1_PM.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1_rx.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1_rx_PM.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1_SCBCLK.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1_SPI_UART.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1_SPI_UART_INT.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1_tx.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1_tx_PM.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1_UART.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\Listing Files\UART_1_UART_BOOT.lst</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\CHIGASAKI_Utsushiomi_2020_kit.elf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\CHIGASAKI_Utsushiomi_2020_kit.hex</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CortexM0\ARM_GCC_541\Debug\CHIGASAKI_Utsushiomi_2020_kit.map</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.gpdsc</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit.rpt</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CHIGASAKI_Utsushiomi_2020_kit_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>CHIGASAKI_Utsushiomi_2020_kit-000</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>CHIGASAKI_Utsushiomi_2020_kit-000</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\PSoC 4 Architecture TRM</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\PSoC 4200 Family Datasheet</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\System Reference Guides</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\System Reference Guides\cy_boot_v5_90</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\System Reference Guides\cy_lfclk_v1_20</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CapSense_CSD_P4_v2_60.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\cy_clock_v2_20.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\cy_pins_v2_20</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\LED_v1_0.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Power_v1_0.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Resistor_v1_0.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\SCB_P4_v4_0.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TCPWM_P4_v2_10.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>CHIGASAKI_Utsushiomi_2020_kit-000</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\PSoC 4 Architecture TRM</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\PSoC 4200 Family Datasheet</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\System Reference Guides</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\System Reference Guides\cy_boot_v5_90</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\System Reference Guides\cy_lfclk_v1_20</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\CapSense_CSD_P4_v2_60.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\cy_clock_v2_20.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\cy_pins_v2_20</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\LED_v1_0.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Power_v1_0.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\Resistor_v1_0.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\SCB_P4_v4_0.pdf</v>
<v>CHIGASAKI_Utsushiomi_2020_kit-000\CHIGASAKI_Utsushiomi_2020_kit\TCPWM_P4_v2_10.pdf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs />
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>