
         Lattice Mapping Report File for Design Module 'topContador'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     practica5_impl1.ngd -o practica5_impl1_map.ncd -pr practica5_impl1.prf -mp
     practica5_impl1.mrp -lpf C:/Users/JCVELMON/Desktop/Semestre
     Actual/DSD/practica_5/impl1/practica5_impl1.lpf -lpf
     C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_5/practica5.lpf -c 0
     -gui -msgset C:/Users/JCVELMON/Desktop/Semestre
     Actual/DSD/practica_5/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond Version 3.9.1.119
Mapped on:  10/25/17  09:42:05

Design Summary
--------------

   Number of registers:     26 out of  7209 (0%)
      PFU registers:           26 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        27 out of  3432 (1%)
      SLICEs as Logic/ROM:     27 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:         53 out of  6864 (1%)
      Number used as logic LUTs:         31
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 115 (15%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net oscdiv0_c: 2 loads, 2 rising, 0 falling (Driver: OS00/OS01/outdiv_58 )

                                    Page 1




Design:  topContador                                   Date:  10/25/17  09:42:05

Design Summary (cont)
---------------------
     Net oscraw0_c: 12 loads, 0 rising, 12 falling (Driver: OS00/OS00/OSCInst0 )
     
   Number of Clock Enables:  2
     Net OS00/OS01/clkdiv_N_23_enable_22: 11 loads, 11 LSLICEs
     Net OS00/OS01/clkdiv_N_23_enable_4: 1 loads, 1 LSLICEs
   Number of LSRs:  1
     Net OS00/OS01/n401: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net OS00/OS01/clkdiv_N_23_enable_22: 12 loads
     Net OS00/OS01/n401: 11 loads
     Net indiv0_c_1: 8 loads
     Net indiv0_c_0: 7 loads
     Net indiv0_c_3: 7 loads
     Net OS00/OS01/sdiv_20: 7 loads
     Net indiv0_c_2: 6 loads
     Net OS00/OS01/sdiv_18: 6 loads
     Net OS00/OS01/sdiv_19: 6 loads
     Net salida0_c_0: 5 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| oscdiv0             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oscraw0             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida0[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida0[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida0[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida0[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| indiv0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| indiv0[2]           | INPUT     | LVCMOS25  |            |

                                    Page 2




Design:  topContador                                   Date:  10/25/17  09:42:05

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| indiv0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| indiv0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clr0                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| control0            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i1012 undriven or does not drive anything - clipped.
Signal OS00/clkdiv_N_23 was merged into signal oscraw0_c
Signal VCC_net undriven or does not drive anything - clipped.
Signal OS00/OS01/sdiv_68_add_4_21/CO undriven or does not drive anything -
     clipped.
Signal OS00/OS01/sdiv_68_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal OS00/OS01/sdiv_68_add_4_1/CI undriven or does not drive anything -
     clipped.
Block OS00/OS00/i1014 was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OS00/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              PIN,NODE oscraw0_c
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: OS00/OS00/OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'clr0_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global

                                    Page 3




Design:  topContador                                   Date:  10/25/17  09:42:05

GSR Usage (cont)
----------------
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'clr0_c' via the GSR component.

     Type and number of components of the type: 
   Register = 22 

     Type and instance name of component: 
   Register : OS00/OS01/sdiv_68__i16
   Register : OS00/OS01/sdiv_68__i17
   Register : OS00/OS01/sdiv_68__i18
   Register : OS00/OS01/outdiv_58
   Register : OS00/OS01/sdiv_68__i1
   Register : OS00/OS01/sdiv_68__i3
   Register : OS00/OS01/sdiv_68__i5
   Register : OS00/OS01/sdiv_68__i9
   Register : OS00/OS01/sdiv_68__i6
   Register : OS00/OS01/sdiv_68__i14
   Register : OS00/OS01/sdiv_68__i15
   Register : OS00/OS01/sdiv_68__i10
   Register : OS00/OS01/sdiv_68__i11
   Register : OS00/OS01/sdiv_68__i2
   Register : OS00/OS01/sdiv_68__i4
   Register : OS00/OS01/sdiv_68__i7
   Register : OS00/OS01/sdiv_68__i8
   Register : OS00/OS01/sdiv_68__i12
   Register : OS00/OS01/sdiv_68__i13
   Register : OS00/OS01/sdiv_68__i0
   Register : OS00/OS01/sdiv_68__i19
   Register : OS00/OS01/sdiv_68__i20

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 50 MB
        













                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
