$date
	Wed Nov 12 12:10:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_run_tb $end
$var parameter 32 ! ADDR_SIZE $end
$var parameter 32 " END_PC $end
$var parameter 32 # PC_BITS $end
$var parameter 32 $ REG_NUM $end
$var parameter 32 % XLEN $end
$var reg 1 & clk $end
$var reg 32 ' curr_inst [31:0] $end
$var reg 1 ( rst $end
$var integer 32 ) cycles [31:0] $end
$var integer 32 * i [31:0] $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ( rst $end
$var wire 1 + stall_D $end
$var wire 5 , pc_plus_1 [4:0] $end
$var wire 1 - WB_we $end
$var wire 5 . WB_rd [4:0] $end
$var wire 32 / WB_data_mem [31:0] $end
$var wire 2 0 WB_D_bp [1:0] $end
$var wire 1 1 MEM_we $end
$var wire 1 2 MEM_taken $end
$var wire 1 3 MEM_str $end
$var wire 5 4 MEM_rd [4:0] $end
$var wire 1 5 MEM_ld $end
$var wire 32 6 MEM_data_mem [31:0] $end
$var wire 32 7 MEM_b2 [31:0] $end
$var wire 32 8 MEM_alu_out [31:0] $end
$var wire 32 9 MEM_a2 [31:0] $end
$var wire 2 : MEM_D_bp [1:0] $end
$var wire 5 ; F_pc [4:0] $end
$var wire 32 < F_inst [31:0] $end
$var wire 1 = EX_we $end
$var wire 1 > EX_taken $end
$var wire 1 ? EX_str $end
$var wire 5 @ EX_rd [4:0] $end
$var wire 1 A EX_mul $end
$var wire 1 B EX_ld $end
$var wire 1 C EX_brn $end
$var wire 32 D EX_b2 [31:0] $end
$var wire 32 E EX_b [31:0] $end
$var wire 32 F EX_alu_out [31:0] $end
$var wire 4 G EX_alu_op [3:0] $end
$var wire 32 H EX_a2 [31:0] $end
$var wire 32 I EX_a [31:0] $end
$var wire 2 J EX_D_bp [1:0] $end
$var wire 1 K D_we $end
$var wire 1 L D_str $end
$var wire 5 M D_rd [4:0] $end
$var wire 5 N D_rb [4:0] $end
$var wire 5 O D_ra [4:0] $end
$var wire 5 P D_pc [4:0] $end
$var wire 6 Q D_opc [5:0] $end
$var wire 1 R D_mul $end
$var wire 1 S D_ld $end
$var wire 32 T D_inst [31:0] $end
$var wire 11 U D_imd [10:0] $end
$var wire 1 V D_brn $end
$var wire 32 W D_b2 [31:0] $end
$var wire 32 X D_b [31:0] $end
$var wire 4 Y D_alu_op [3:0] $end
$var wire 1 Z D_addi $end
$var wire 32 [ D_a2 [31:0] $end
$var wire 32 \ D_a [31:0] $end
$var parameter 32 ] ADDR_SIZE $end
$var parameter 32 ^ PC_BITS $end
$var parameter 32 _ REG_NUM $end
$var parameter 5 ` RESET_PC $end
$var parameter 32 a XLEN $end
$scope module u_Hazard_unit $end
$var wire 1 & clk $end
$var wire 1 b ex_hit_ra $end
$var wire 1 c ex_hit_rb $end
$var wire 1 d mem_hit_ra $end
$var wire 1 e mem_hit_rb $end
$var wire 1 f mul_start $end
$var wire 1 ( rst $end
$var wire 1 + stall_D $end
$var wire 1 g wb_hit_ra $end
$var wire 1 h wb_hit_rb $end
$var wire 1 i mul_stall $end
$var wire 1 - WB_we $end
$var wire 5 j WB_rd [4:0] $end
$var wire 2 k WB_D_bp [1:0] $end
$var wire 1 1 MEM_we $end
$var wire 5 l MEM_rd [4:0] $end
$var wire 2 m MEM_D_bp [1:0] $end
$var wire 1 = EX_we $end
$var wire 5 n EX_rd [4:0] $end
$var wire 1 A EX_mul $end
$var wire 1 B EX_ld $end
$var wire 32 o EX_alu_out [31:0] $end
$var wire 2 p EX_D_bp [1:0] $end
$var wire 5 q D_rd [4:0] $end
$var wire 5 r D_rb [4:0] $end
$var wire 5 s D_ra [4:0] $end
$var parameter 32 t ADDR_SIZE $end
$var parameter 32 u MUL_STALLS $end
$var parameter 32 v XLEN $end
$var reg 3 w mul_cnt [2:0] $end
$upscope $end
$scope module u_alu $end
$var wire 1 C EX_brn $end
$var wire 32 x EX_b2 [31:0] $end
$var wire 32 y EX_b [31:0] $end
$var wire 4 z EX_alu_op [3:0] $end
$var wire 32 { EX_a2 [31:0] $end
$var wire 32 | EX_a [31:0] $end
$var parameter 32 } SHW $end
$var parameter 32 ~ XLEN $end
$var reg 32 !" EX_alu_out [31:0] $end
$var reg 1 > EX_taken $end
$upscope $end
$scope module u_d_to_ex_reg $end
$var wire 32 "" EX_a [31:0] $end
$var wire 32 #" EX_a2 [31:0] $end
$var wire 4 $" EX_alu_op [3:0] $end
$var wire 32 %" EX_b [31:0] $end
$var wire 32 &" EX_b2 [31:0] $end
$var wire 1 C EX_brn $end
$var wire 1 ? EX_str $end
$var wire 1 > EX_taken $end
$var wire 1 & clk $end
$var wire 1 ( rst $end
$var wire 1 + stall_D $end
$var wire 1 = EX_we $end
$var wire 5 '" EX_rd [4:0] $end
$var wire 1 A EX_mul $end
$var wire 1 B EX_ld $end
$var wire 1 K D_we $end
$var wire 1 L D_str $end
$var wire 5 (" D_rd [4:0] $end
$var wire 1 R D_mul $end
$var wire 1 S D_ld $end
$var wire 1 V D_brn $end
$var wire 32 )" D_b2 [31:0] $end
$var wire 32 *" D_b [31:0] $end
$var wire 4 +" D_alu_op [3:0] $end
$var wire 32 ," D_a2 [31:0] $end
$var wire 32 -" D_a [31:0] $end
$var parameter 32 ." XLEN $end
$var reg 32 /" ex_a2_r [31:0] $end
$var reg 32 0" ex_a_r [31:0] $end
$var reg 4 1" ex_alu_op_r [3:0] $end
$var reg 32 2" ex_b2_r [31:0] $end
$var reg 32 3" ex_b_r [31:0] $end
$var reg 1 4" ex_brn_r $end
$var reg 1 B ex_ld_r $end
$var reg 1 A ex_mul_r $end
$var reg 5 5" ex_rd_r [4:0] $end
$var reg 1 6" ex_str_r $end
$var reg 1 = ex_we_r $end
$upscope $end
$scope module u_decode $end
$var wire 1 V D_brn $end
$var wire 1 K D_we $end
$var wire 1 & clk $end
$var wire 1 7" is_beq $end
$var wire 1 8" is_bgt $end
$var wire 1 9" is_blt $end
$var wire 1 :" is_jmp $end
$var wire 1 ;" is_ctrl $end
$var wire 1 L D_str $end
$var wire 5 <" D_rd [4:0] $end
$var wire 5 =" D_rb [4:0] $end
$var wire 5 >" D_ra [4:0] $end
$var wire 6 ?" D_opc [5:0] $end
$var wire 1 R D_mul $end
$var wire 1 S D_ld $end
$var wire 32 @" D_inst [31:0] $end
$var wire 11 A" D_imd [10:0] $end
$var wire 4 B" D_alu_op [3:0] $end
$var wire 1 Z D_addi $end
$var parameter 6 C" OPC_ADD $end
$var parameter 6 D" OPC_ADDI $end
$var parameter 6 E" OPC_AND $end
$var parameter 6 F" OPC_CTRL $end
$var parameter 6 G" OPC_GT $end
$var parameter 6 H" OPC_LOAD $end
$var parameter 6 I" OPC_LT $end
$var parameter 6 J" OPC_MUL $end
$var parameter 6 K" OPC_NOT $end
$var parameter 6 L" OPC_OR $end
$var parameter 6 M" OPC_SHL $end
$var parameter 6 N" OPC_SHR $end
$var parameter 6 O" OPC_STORE $end
$var parameter 6 P" OPC_SUB $end
$var parameter 6 Q" OPC_XOR $end
$var parameter 5 R" RD_BEQ $end
$var parameter 5 S" RD_BGT $end
$var parameter 5 T" RD_BLT $end
$var parameter 5 U" RD_JMP $end
$var parameter 32 V" XLEN $end
$upscope $end
$scope module u_ex_to_mem_reg $end
$var wire 32 W" EX_a2 [31:0] $end
$var wire 32 X" EX_alu_out [31:0] $end
$var wire 32 Y" EX_b2 [31:0] $end
$var wire 1 B EX_ld $end
$var wire 5 Z" EX_rd [4:0] $end
$var wire 1 ? EX_str $end
$var wire 1 > EX_taken $end
$var wire 1 = EX_we $end
$var wire 32 [" MEM_a2 [31:0] $end
$var wire 32 \" MEM_b2 [31:0] $end
$var wire 1 3 MEM_str $end
$var wire 1 2 MEM_taken $end
$var wire 1 & clk $end
$var wire 1 ( rst $end
$var wire 1 1 MEM_we $end
$var wire 5 ]" MEM_rd [4:0] $end
$var wire 1 5 MEM_ld $end
$var wire 32 ^" MEM_alu_out [31:0] $end
$var parameter 32 _" XLEN $end
$var reg 32 `" mem_a2_r [31:0] $end
$var reg 32 a" mem_alu_out_r [31:0] $end
$var reg 32 b" mem_b2_r [31:0] $end
$var reg 1 5 mem_ld_r $end
$var reg 5 c" mem_rd_r [4:0] $end
$var reg 1 d" mem_str_r $end
$var reg 1 e" mem_taken_r $end
$var reg 1 1 mem_we_r $end
$upscope $end
$scope module u_f2d $end
$var wire 1 > EX_taken $end
$var wire 1 & clk $end
$var wire 1 ( rst $end
$var wire 1 + stall_D $end
$var wire 5 f" F_pc [4:0] $end
$var wire 32 g" F_inst [31:0] $end
$var wire 5 h" D_pc [4:0] $end
$var wire 32 i" D_inst [31:0] $end
$var parameter 32 j" NOP $end
$var parameter 32 k" PC_BITS $end
$var parameter 32 l" XLEN $end
$var reg 32 m" d_inst [31:0] $end
$var reg 5 n" d_pc [4:0] $end
$upscope $end
$scope module u_instruct_reg $end
$var wire 32 o" F_inst [31:0] $end
$var wire 1 & clk $end
$var wire 5 p" F_pc [4:0] $end
$var parameter 32 q" ADDR_SIZE $end
$var parameter 32 r" REG_NUM $end
$var parameter 32 s" XLEN $end
$upscope $end
$scope module u_mem_to_wb_reg $end
$var wire 5 t" MEM_rd [4:0] $end
$var wire 1 1 MEM_we $end
$var wire 1 & clk $end
$var wire 1 ( rst $end
$var wire 1 - WB_we $end
$var wire 5 u" WB_rd [4:0] $end
$var wire 32 v" WB_data_mem [31:0] $end
$var wire 32 w" MEM_data_mem [31:0] $end
$var parameter 32 x" XLEN $end
$var reg 32 y" wb_data_mem_r [31:0] $end
$var reg 5 z" wb_rd_r [4:0] $end
$var reg 1 - wb_we_r $end
$upscope $end
$scope module u_memory $end
$var wire 32 {" MEM_alu_out [31:0] $end
$var wire 32 |" MEM_b2 [31:0] $end
$var wire 1 5 MEM_ld $end
$var wire 1 3 MEM_str $end
$var wire 1 & clk $end
$var wire 5 }" addr [4:0] $end
$var wire 32 ~" MEM_data_mem [31:0] $end
$var parameter 32 !# ADDR_SIZE $end
$var parameter 32 "# REG_NUM $end
$var parameter 32 ## XLEN $end
$var integer 32 $# i [31:0] $end
$upscope $end
$scope module u_pc $end
$var wire 5 %# EX_alt_pc [4:0] $end
$var wire 1 > EX_taken $end
$var wire 1 & clk $end
$var wire 5 &# pc [4:0] $end
$var wire 1 ( rst $end
$var wire 1 + stall_D $end
$var parameter 5 '# RESET_PC $end
$var parameter 32 (# XLEN $end
$var reg 5 )# F_pc [4:0] $end
$upscope $end
$scope module u_regfile $end
$var wire 32 *# D_a2 [31:0] $end
$var wire 1 Z D_addi $end
$var wire 32 +# D_b2 [31:0] $end
$var wire 1 V D_brn $end
$var wire 11 ,# D_imd [10:0] $end
$var wire 1 S D_ld $end
$var wire 5 -# D_pc [4:0] $end
$var wire 5 .# D_ra [4:0] $end
$var wire 5 /# D_rb [4:0] $end
$var wire 1 L D_str $end
$var wire 2 0# EX_D_bp [1:0] $end
$var wire 32 1# EX_alu_out [31:0] $end
$var wire 2 2# MEM_D_bp [1:0] $end
$var wire 32 3# MEM_data_mem [31:0] $end
$var wire 2 4# WB_D_bp [1:0] $end
$var wire 32 5# WB_data_mem [31:0] $end
$var wire 5 6# WB_rd [4:0] $end
$var wire 1 - WB_we $end
$var wire 1 & clk $end
$var wire 32 7# ra_raw [31:0] $end
$var wire 32 8# rb_raw [31:0] $end
$var wire 32 9# rb_fwd [31:0] $end
$var wire 32 :# ra_fwd [31:0] $end
$var wire 32 ;# pc_extended [31:0] $end
$var wire 32 <# offset [31:0] $end
$var wire 32 =# D_b [31:0] $end
$var wire 32 ># D_a [31:0] $end
$var parameter 32 ?# ADDR_SIZE $end
$var parameter 32 @# REG_NUM $end
$var parameter 32 A# XLEN $end
$var integer 32 B# i [31:0] $end
$upscope $end
$upscope $end
$scope begin run_loop $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 A#
b100000 @#
b101 ?#
b101 (#
b0 '#
b100000 ##
b100000 "#
b101 !#
b100000 x"
b100000 s"
b100000 r"
b101 q"
b100000 l"
b101 k"
b100000000000000000000000000000 j"
b100000 _"
b100000 V"
b0 U"
b10 T"
b11 S"
b1 R"
b100 Q"
b1 P"
b1100 O"
b111 N"
b110 M"
b11 L"
b101 K"
b1110 J"
b1001 I"
b1011 H"
b1010 G"
b1101 F"
b10 E"
b1000 D"
b0 C"
b100000 ."
b100000 ~
b101 }
b100000 v
b100 u
b101 t
b100000 a
b0 `
b100000 _
b101 ^
b101 ]
b100000 %
b100000 $
b101 #
b10110 "
b101 !
$end
#0
$dumpvars
b100000 B#
bx >#
bx =#
b0xxxxxxxxxxx <#
b0xxxxx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
b0 )#
b1 &#
bx %#
b100000 $#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx w"
bx v"
bx u"
bx t"
b0 p"
b100000000000000000000000000000 o"
bx n"
bx m"
bx i"
bx h"
b100000000000000000000000000000 g"
b0 f"
xe"
xd"
bx c"
bx b"
bx a"
bx `"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
x;"
x:"
x9"
x8"
x7"
x6"
bx 5"
x4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx |
bx {
bx z
bx y
bx x
bx w
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
xi
xh
xg
xf
xe
xd
xc
xb
bx \
bx [
xZ
bx Y
bx X
bx W
xV
bx U
bx T
xS
xR
bx Q
bx P
bx O
bx N
bx M
xL
xK
bx J
bx I
bx H
bx G
bx F
bx E
bx D
xC
xB
xA
bx @
x?
x>
x=
b100000000000000000000000000000 <
b0 ;
bx :
bx 9
bx 8
bx 7
bx 6
x5
bx 4
x3
x2
x1
bx 0
bx /
bx .
x-
b1 ,
x+
bx *
bx )
1(
bx '
0&
$end
#5000
b0 \
b0 -"
b0 >#
b0 W
b0 )"
b0 +#
b0 9#
b0 [
b0 ,"
b0 *#
b0 :#
b0 X
b0 *"
b0 =#
08"
09"
07"
0:"
1K
b0 Y
b0 +"
b0 B"
b0 J
b0 p
b0 0#
b0 %#
b0 <#
b0 U
b0 A"
b0 ,#
b0 M
b0 q
b0 ("
b0 <"
b0 8#
b0 N
b0 r
b0 ="
b0 /#
b0 7#
b0 O
b0 s
b0 >"
b0 .#
0V
0;"
0S
0R
0L
1Z
b1000 Q
b1000 ?"
0+
0f
0c
0b
b0 F
b0 o
b0 !"
b0 X"
b0 1#
0>
0e
b0 :
b0 m
b0 2#
0d
b0 }"
b0 6
b0 w"
b0 ~"
b0 3#
0h
b0 0
b0 k
b0 4#
0g
b100000000000000000000000000000 T
b100000000000000000000000000000 @"
b100000000000000000000000000000 i"
b100000000000000000000000000000 m"
b0 ;#
b0 P
b0 h"
b0 n"
b0 -#
0i
b0 w
0A
0=
0?
06"
0B
b0 @
b0 n
b0 '"
b0 5"
b0 Z"
0C
04"
b0 G
b0 z
b0 $"
b0 1"
b0 D
b0 x
b0 &"
b0 Y"
b0 2"
b0 E
b0 y
b0 %"
b0 3"
b0 H
b0 {
b0 #"
b0 W"
b0 /"
b0 I
b0 |
b0 ""
b0 0"
03
0d"
05
01
b0 4
b0 l
b0 ]"
b0 c"
b0 t"
b0 9
b0 ["
b0 `"
b0 7
b0 \"
b0 |"
b0 b"
02
0e"
b0 8
b0 ^"
b0 a"
b0 {"
0-
b0 .
b0 j
b0 u"
b0 z"
b0 6#
b0 /
b0 v"
b0 y"
b0 5#
1&
#10000
0&
#15000
1&
#20000
0&
#25000
0(
b0 )
1&
#30000
0&
#35000
b11 J
b11 p
b11 0#
1c
1b
1=
b100000001000010000100000000001 <
b100000001000010000100000000001 g"
b100000001000010000100000000001 o"
b10 ,
b10 &#
b1 ;
b1 f"
b1 p"
b1 )#
b100000000000000000000000000000 '
b1 )
1&
#40000
0&
#45000
b0 J
b0 p
b0 0#
b1 X
b1 *"
b1 =#
0c
0b
b1 <#
b1 U
b1 A"
b1 ,#
b1 M
b1 q
b1 ("
b1 <"
b1 N
b1 r
b1 ="
b1 /#
b1 O
b1 s
b1 >"
b1 .#
0e
b0 :
b0 m
b0 2#
0d
b100000001000010000100000000001 T
b100000001000010000100000000001 @"
b100000001000010000100000000001 i"
b100000001000010000100000000001 m"
b1 ;#
b1 P
b1 h"
b1 n"
b1 -#
11
b100000010000100001000000000010 <
b100000010000100001000000000010 g"
b100000010000100001000000000010 o"
b11 ,
b11 &#
b10 ;
b10 f"
b10 p"
b10 )#
b100000001000010000100000000001 '
b10 )
1&
#50000
0&
#55000
b1 %#
b10 X
b10 *"
b10 =#
b1 F
b1 o
b1 !"
b1 X"
b1 1#
b10 <#
b10 U
b10 A"
b10 ,#
b10 M
b10 q
b10 ("
b10 <"
b10 N
b10 r
b10 ="
b10 /#
b10 O
b10 s
b10 >"
b10 .#
1-
b1 @
b1 n
b1 '"
b1 5"
b1 Z"
b1 E
b1 y
b1 %"
b1 3"
b100000010000100001000000000010 T
b100000010000100001000000000010 @"
b100000010000100001000000000010 i"
b100000010000100001000000000010 m"
b10 ;#
b10 P
b10 h"
b10 n"
b10 -#
b100000011000110001100000000011 <
b100000011000110001100000000011 g"
b100000011000110001100000000011 o"
b100 ,
b100 &#
b11 ;
b11 f"
b11 p"
b11 )#
b100000010000100001000000000010 '
b11 )
1&
#60000
0&
#65000
b0 \
b0 -"
b0 >#
b0 W
b0 )"
b0 +#
b0 9#
b0 [
b0 ,"
b0 *#
b0 :#
b11 X
b11 *"
b11 =#
b0 J
b0 p
b0 0#
b10 %#
b11 <#
b11 U
b11 A"
b11 ,#
b11 M
b11 q
b11 ("
b11 <"
b11 N
b11 r
b11 ="
b11 /#
b11 O
b11 s
b11 >"
b11 .#
0c
0b
b10 F
b10 o
b10 !"
b10 X"
b10 1#
b1 }"
b1 6
b1 w"
b1 ~"
b1 3#
b100000011000110001100000000011 T
b100000011000110001100000000011 @"
b100000011000110001100000000011 i"
b100000011000110001100000000011 m"
b11 ;#
b11 P
b11 h"
b11 n"
b11 -#
b10 @
b10 n
b10 '"
b10 5"
b10 Z"
b10 E
b10 y
b10 %"
b10 3"
b1 4
b1 l
b1 ]"
b1 c"
b1 t"
b1 8
b1 ^"
b1 a"
b1 {"
b111000011000100000100000000100 <
b111000011000100000100000000100 g"
b111000011000100000100000000100 o"
b101 ,
b101 &#
b100 ;
b100 f"
b100 p"
b100 )#
b100000011000110001100000000011 '
b100 )
1&
#70000
0&
#75000
b1011 Y
b1011 +"
b1011 B"
b11 \
b11 -"
b11 >#
b10 W
b10 )"
b10 +#
b10 9#
b11 [
b11 ,"
b11 *#
b11 :#
b10 J
b10 p
b10 0#
b11 %#
b10 X
b10 *"
b10 =#
b1 :
b1 m
b1 2#
1e
b10 }"
b10 6
b10 w"
b10 ~"
b10 3#
1b
b11 F
b11 o
b11 !"
b11 X"
b11 1#
b100 <#
b100 U
b100 A"
b100 ,#
b1 M
b1 q
b1 ("
b1 <"
b10 N
b10 r
b10 ="
b10 /#
1R
0Z
b1110 Q
b1110 ?"
b1 .
b1 j
b1 u"
b1 z"
b1 6#
b1 /
b1 v"
b1 y"
b1 5#
b10 4
b10 l
b10 ]"
b10 c"
b10 t"
b10 8
b10 ^"
b10 a"
b10 {"
b11 @
b11 n
b11 '"
b11 5"
b11 Z"
b11 E
b11 y
b11 %"
b11 3"
b111000011000100000100000000100 T
b111000011000100000100000000100 @"
b111000011000100000100000000100 i"
b111000011000100000100000000100 m"
b100 ;#
b100 P
b100 h"
b100 n"
b100 -#
b1000110001000000000101 <
b1000110001000000000101 g"
b1000110001000000000101 o"
b110 ,
b110 &#
b101 ;
b101 f"
b101 p"
b101 )#
b111000011000100000100000000100 '
b101 )
1&
#80000
0&
#85000
b11 X
b11 *"
b11 =#
b110 \
b110 -"
b110 >#
b11 W
b11 )"
b11 +#
b11 9#
b0 Y
b0 +"
b0 B"
b10 J
b10 p
b10 0#
b110 [
b110 ,"
b110 *#
b110 :#
b110 %#
b101 <#
b101 U
b101 A"
b101 ,#
b10 M
b10 q
b10 ("
b10 <"
b11 N
b11 r
b11 ="
b11 /#
b1 7#
b1 O
b1 s
b1 >"
b1 .#
0R
b0 Q
b0 ?"
1f
1b
b110 F
b110 o
b110 !"
b110 X"
b110 1#
1e
b1 :
b1 m
b1 2#
0d
b11 }"
b11 6
b11 w"
b11 ~"
b11 3#
b0 0
b0 k
b0 4#
0h
b1000110001000000000101 T
b1000110001000000000101 @"
b1000110001000000000101 i"
b1000110001000000000101 m"
b101 ;#
b101 P
b101 h"
b101 n"
b101 -#
1A
b1 @
b1 n
b1 '"
b1 5"
b1 Z"
b1011 G
b1011 z
b1011 $"
b1011 1"
b10 D
b10 x
b10 &"
b10 Y"
b10 2"
b10 E
b10 y
b10 %"
b10 3"
b11 H
b11 {
b11 #"
b11 W"
b11 /"
b11 I
b11 |
b11 ""
b11 0"
b11 4
b11 l
b11 ]"
b11 c"
b11 t"
b11 8
b11 ^"
b11 a"
b11 {"
b10 .
b10 j
b10 u"
b10 z"
b10 6#
b10 /
b10 v"
b10 y"
b10 5#
b100000000000000000000000000000 <
b100000000000000000000000000000 g"
b100000000000000000000000000000 o"
b111 ,
b111 &#
b110 ;
b110 f"
b110 p"
b110 )#
b1000110001000000000101 '
b110 )
1&
#90000
0&
#95000
b0 X
b0 *"
b0 =#
b0 W
b0 )"
b0 +#
b0 9#
b0 \
b0 -"
b0 >#
b0 J
b0 p
b0 0#
b0 [
b0 ,"
b0 *#
b0 :#
b1001 %#
b0 :
b0 m
b0 2#
0e
b110 }"
b110 6
b110 w"
b110 ~"
b110 3#
0b
b1001 F
b1001 o
b1001 !"
b1001 X"
b1001 1#
0f
1+
b0 <#
b0 U
b0 A"
b0 ,#
b0 M
b0 q
b0 ("
b0 <"
b0 N
b0 r
b0 ="
b0 /#
b0 7#
b0 O
b0 s
b0 >"
b0 .#
1Z
b1000 Q
b1000 ?"
b11 .
b11 j
b11 u"
b11 z"
b11 6#
b11 /
b11 v"
b11 y"
b11 5#
b1 4
b1 l
b1 ]"
b1 c"
b1 t"
b11 9
b11 ["
b11 `"
b10 7
b10 \"
b10 |"
b10 b"
b110 8
b110 ^"
b110 a"
b110 {"
0A
b10 @
b10 n
b10 '"
b10 5"
b10 Z"
b0 G
b0 z
b0 $"
b0 1"
b11 D
b11 x
b11 &"
b11 Y"
b11 2"
b11 E
b11 y
b11 %"
b11 3"
b110 H
b110 {
b110 #"
b110 W"
b110 /"
b110 I
b110 |
b110 ""
b110 0"
1i
b100 w
b100000000000000000000000000000 T
b100000000000000000000000000000 @"
b100000000000000000000000000000 i"
b100000000000000000000000000000 m"
b110 ;#
b110 P
b110 h"
b110 n"
b110 -#
b1000 ,
b1000 &#
b111 ;
b111 f"
b111 p"
b111 )#
b100000000000000000000000000000 '
b111 )
1&
#100000
0&
#105000
b0 %#
b0 F
b0 o
b0 !"
b0 X"
b0 1#
b1001 }"
b1001 6
b1001 w"
b1001 ~"
b1001 3#
b11 w
0=
b0 @
b0 n
b0 '"
b0 5"
b0 Z"
b0 D
b0 x
b0 &"
b0 Y"
b0 2"
b0 E
b0 y
b0 %"
b0 3"
b0 H
b0 {
b0 #"
b0 W"
b0 /"
b0 I
b0 |
b0 ""
b0 0"
b10 4
b10 l
b10 ]"
b10 c"
b10 t"
b110 9
b110 ["
b110 `"
b11 7
b11 \"
b11 |"
b11 b"
b1001 8
b1001 ^"
b1001 a"
b1001 {"
b1 .
b1 j
b1 u"
b1 z"
b1 6#
b110 /
b110 v"
b110 y"
b110 5#
b1000 )
1&
#110000
0&
#115000
b0 }"
b0 6
b0 w"
b0 ~"
b0 3#
b10 .
b10 j
b10 u"
b10 z"
b10 6#
b1001 /
b1001 v"
b1001 y"
b1001 5#
01
b0 4
b0 l
b0 ]"
b0 c"
b0 t"
b0 9
b0 ["
b0 `"
b0 7
b0 \"
b0 |"
b0 b"
b0 8
b0 ^"
b0 a"
b0 {"
b10 w
b1001 )
1&
#120000
0&
#125000
b1 w
0-
b0 .
b0 j
b0 u"
b0 z"
b0 6#
b0 /
b0 v"
b0 y"
b0 5#
b1010 )
1&
#130000
0&
#135000
0+
0i
b0 w
b1011 )
1&
#140000
0&
#145000
b11 J
b11 p
b11 0#
1c
1b
b111 ;#
b111 P
b111 h"
b111 n"
b111 -#
1=
b1001 ,
b1001 &#
b1000 ;
b1000 f"
b1000 p"
b1000 )#
b1100 )
1&
#150000
0&
#155000
1e
b11 :
b11 m
b11 2#
1d
11
b1000 ;#
b1000 P
b1000 h"
b1000 n"
b1000 -#
b1010 ,
b1010 &#
b1001 ;
b1001 f"
b1001 p"
b1001 )#
b1101 )
1&
#160000
0&
#165000
1h
b11 0
b11 k
b11 4#
1g
b1001 ;#
b1001 P
b1001 h"
b1001 n"
b1001 -#
1-
b1011 ,
b1011 &#
b1010 ;
b1010 f"
b1010 p"
b1010 )#
b1110 )
1&
#170000
0&
#175000
b1010 ;#
b1010 P
b1010 h"
b1010 n"
b1010 -#
b1100 ,
b1100 &#
b1011 ;
b1011 f"
b1011 p"
b1011 )#
b1111 )
1&
#180000
0&
#185000
b1011 ;#
b1011 P
b1011 h"
b1011 n"
b1011 -#
b1101 ,
b1101 &#
b1100 ;
b1100 f"
b1100 p"
b1100 )#
b10000 )
1&
#190000
0&
#195000
b1100 ;#
b1100 P
b1100 h"
b1100 n"
b1100 -#
b1110 ,
b1110 &#
b1101 ;
b1101 f"
b1101 p"
b1101 )#
b10001 )
1&
#200000
0&
#205000
b1101 ;#
b1101 P
b1101 h"
b1101 n"
b1101 -#
b1111 ,
b1111 &#
b1110 ;
b1110 f"
b1110 p"
b1110 )#
b10010 )
1&
#210000
0&
#215000
b1110 ;#
b1110 P
b1110 h"
b1110 n"
b1110 -#
b10000 ,
b10000 &#
b1111 ;
b1111 f"
b1111 p"
b1111 )#
b10011 )
1&
#220000
0&
#225000
b1111 ;#
b1111 P
b1111 h"
b1111 n"
b1111 -#
b10001 ,
b10001 &#
b10000 ;
b10000 f"
b10000 p"
b10000 )#
b10100 )
1&
#230000
0&
#235000
b10000 ;#
b10000 P
b10000 h"
b10000 n"
b10000 -#
b10010 ,
b10010 &#
b10001 ;
b10001 f"
b10001 p"
b10001 )#
b10101 )
1&
#240000
0&
#245000
b10001 ;#
b10001 P
b10001 h"
b10001 n"
b10001 -#
b10011 ,
b10011 &#
b10010 ;
b10010 f"
b10010 p"
b10010 )#
b10110 )
1&
#250000
0&
#255000
b10010 ;#
b10010 P
b10010 h"
b10010 n"
b10010 -#
b10100 ,
b10100 &#
b10011 ;
b10011 f"
b10011 p"
b10011 )#
b10111 )
1&
#260000
0&
#265000
b10011 ;#
b10011 P
b10011 h"
b10011 n"
b10011 -#
b10101 ,
b10101 &#
b10100 ;
b10100 f"
b10100 p"
b10100 )#
b11000 )
1&
#270000
0&
#275000
b10100 ;#
b10100 P
b10100 h"
b10100 n"
b10100 -#
b10110 ,
b10110 &#
b10101 ;
b10101 f"
b10101 p"
b10101 )#
b11001 )
1&
#280000
0&
#285000
b10101 ;#
b10101 P
b10101 h"
b10101 n"
b10101 -#
b10111 ,
b10111 &#
b10110 ;
b10110 f"
b10110 p"
b10110 )#
b11010 )
1&
#290000
0&
#295000
b10110 ;#
b10110 P
b10110 h"
b10110 n"
b10110 -#
b11000 ,
b11000 &#
b10111 ;
b10111 f"
b10111 p"
b10111 )#
b11011 )
1&
#300000
0&
#305000
b10111 ;#
b10111 P
b10111 h"
b10111 n"
b10111 -#
b11001 ,
b11001 &#
b11000 ;
b11000 f"
b11000 p"
b11000 )#
b11100 )
1&
#310000
0&
#315000
b11000 ;#
b11000 P
b11000 h"
b11000 n"
b11000 -#
b11010 ,
b11010 &#
b11001 ;
b11001 f"
b11001 p"
b11001 )#
b11101 )
1&
#320000
0&
#325000
b11001 ;#
b11001 P
b11001 h"
b11001 n"
b11001 -#
b11011 ,
b11011 &#
b11010 ;
b11010 f"
b11010 p"
b11010 )#
b11110 )
1&
#330000
0&
#335000
b11010 ;#
b11010 P
b11010 h"
b11010 n"
b11010 -#
b11100 ,
b11100 &#
b11011 ;
b11011 f"
b11011 p"
b11011 )#
b11111 )
1&
#340000
0&
#345000
b11011 ;#
b11011 P
b11011 h"
b11011 n"
b11011 -#
b11101 ,
b11101 &#
b11100 ;
b11100 f"
b11100 p"
b11100 )#
b100000 )
1&
#350000
0&
#355000
b11100 ;#
b11100 P
b11100 h"
b11100 n"
b11100 -#
b11110 ,
b11110 &#
b11101 ;
b11101 f"
b11101 p"
b11101 )#
b100001 )
1&
#360000
0&
#365000
b11101 ;#
b11101 P
b11101 h"
b11101 n"
b11101 -#
b11111 ,
b11111 &#
b11110 ;
b11110 f"
b11110 p"
b11110 )#
b100010 )
1&
#370000
0&
#375000
b11110 ;#
b11110 P
b11110 h"
b11110 n"
b11110 -#
b0 <
b0 g"
b0 o"
b0 ,
b0 &#
b11111 ;
b11111 f"
b11111 p"
b11111 )#
b100011 )
1&
#380000
0&
#385000
0Z
b0 Q
b0 ?"
b0 T
b0 @"
b0 i"
b0 m"
b11111 ;#
b11111 P
b11111 h"
b11111 n"
b11111 -#
b100000000000000000000000000000 <
b100000000000000000000000000000 g"
b100000000000000000000000000000 o"
b1 ,
b1 &#
b0 ;
b0 f"
b0 p"
b0 )#
b0 '
b100100 )
1&
#390000
0&
#395000
1Z
b1000 Q
b1000 ?"
b100000000000000000000000000000 T
b100000000000000000000000000000 @"
b100000000000000000000000000000 i"
b100000000000000000000000000000 m"
b0 ;#
b0 P
b0 h"
b0 n"
b0 -#
b100000001000010000100000000001 <
b100000001000010000100000000001 g"
b100000001000010000100000000001 o"
b10 ,
b10 &#
b1 ;
b1 f"
b1 p"
b1 )#
1&
#400000
0&
#405000
b110 \
b110 -"
b110 >#
b110 W
b110 )"
b110 +#
b110 9#
b110 [
b110 ,"
b110 *#
b110 :#
b0 J
b0 p
b0 0#
b1 X
b1 *"
b1 =#
0h
0e
0c
b0 0
b0 k
b0 4#
0g
b0 :
b0 m
b0 2#
0d
0b
b1 <#
b1 U
b1 A"
b1 ,#
b1 M
b1 q
b1 ("
b1 <"
b110 8#
b1 N
b1 r
b1 ="
b1 /#
b110 7#
b1 O
b1 s
b1 >"
b1 .#
b100000001000010000100000000001 T
b100000001000010000100000000001 @"
b100000001000010000100000000001 i"
b100000001000010000100000000001 m"
b1 ;#
b1 P
b1 h"
b1 n"
b1 -#
b100000010000100001000000000010 <
b100000010000100001000000000010 g"
b100000010000100001000000000010 o"
b11 ,
b11 &#
b10 ;
b10 f"
b10 p"
b10 )#
1&
#410000
0&
#415000
b1001 \
b1001 -"
b1001 >#
b1001 W
b1001 )"
b1001 +#
b1001 9#
b1001 [
b1001 ,"
b1001 *#
b1001 :#
b111 %#
b10 X
b10 *"
b10 =#
b111 F
b111 o
b111 !"
b111 X"
b111 1#
b10 <#
b10 U
b10 A"
b10 ,#
b10 M
b10 q
b10 ("
b10 <"
b1001 8#
b10 N
b10 r
b10 ="
b10 /#
b1001 7#
b10 O
b10 s
b10 >"
b10 .#
b1 @
b1 n
b1 '"
b1 5"
b1 Z"
b110 D
b110 x
b110 &"
b110 Y"
b110 2"
b1 E
b1 y
b1 %"
b1 3"
b110 H
b110 {
b110 #"
b110 W"
b110 /"
b110 I
b110 |
b110 ""
b110 0"
b100000010000100001000000000010 T
b100000010000100001000000000010 @"
b100000010000100001000000000010 i"
b100000010000100001000000000010 m"
b10 ;#
b10 P
b10 h"
b10 n"
b10 -#
b100000011000110001100000000011 <
b100000011000110001100000000011 g"
b100000011000110001100000000011 o"
b100 ,
b100 &#
b11 ;
b11 f"
b11 p"
b11 )#
1&
#420000
0&
#425000
b11 \
b11 -"
b11 >#
b11 W
b11 )"
b11 +#
b11 9#
b11 [
b11 ,"
b11 *#
b11 :#
b11 X
b11 *"
b11 =#
b0 J
b0 p
b0 0#
b1011 %#
b11 <#
b11 U
b11 A"
b11 ,#
b11 M
b11 q
b11 ("
b11 <"
b11 8#
b11 N
b11 r
b11 ="
b11 /#
b11 7#
b11 O
b11 s
b11 >"
b11 .#
0c
0b
b1011 F
b1011 o
b1011 !"
b1011 X"
b1011 1#
b111 }"
b111 6
b111 w"
b111 ~"
b111 3#
b100000011000110001100000000011 T
b100000011000110001100000000011 @"
b100000011000110001100000000011 i"
b100000011000110001100000000011 m"
b11 ;#
b11 P
b11 h"
b11 n"
b11 -#
b10 @
b10 n
b10 '"
b10 5"
b10 Z"
b1001 D
b1001 x
b1001 &"
b1001 Y"
b1001 2"
b10 E
b10 y
b10 %"
b10 3"
b1001 H
b1001 {
b1001 #"
b1001 W"
b1001 /"
b1001 I
b1001 |
b1001 ""
b1001 0"
b1 4
b1 l
b1 ]"
b1 c"
b1 t"
b110 9
b110 ["
b110 `"
b110 7
b110 \"
b110 |"
b110 b"
b111 8
b111 ^"
b111 a"
b111 {"
b111000011000100000100000000100 <
b111000011000100000100000000100 g"
b111000011000100000100000000100 o"
b101 ,
b101 &#
b100 ;
b100 f"
b100 p"
b100 )#
1&
#430000
0&
#435000
b1011 Y
b1011 +"
b1011 B"
b110 \
b110 -"
b110 >#
b110 [
b110 ,"
b110 *#
b110 :#
b1011 W
b1011 )"
b1011 +#
b1011 9#
b10 J
b10 p
b10 0#
b110 %#
b1011 X
b1011 *"
b1011 =#
b1 :
b1 m
b1 2#
1e
b1011 }"
b1011 6
b1011 w"
b1011 ~"
b1011 3#
1b
b110 F
b110 o
b110 !"
b110 X"
b110 1#
b100 <#
b100 U
b100 A"
b100 ,#
b1 M
b1 q
b1 ("
b1 <"
b1001 8#
b10 N
b10 r
b10 ="
b10 /#
1R
0Z
b1110 Q
b1110 ?"
b1 .
b1 j
b1 u"
b1 z"
b1 6#
b111 /
b111 v"
b111 y"
b111 5#
b10 4
b10 l
b10 ]"
b10 c"
b10 t"
b1001 9
b1001 ["
b1001 `"
b1001 7
b1001 \"
b1001 |"
b1001 b"
b1011 8
b1011 ^"
b1011 a"
b1011 {"
b11 @
b11 n
b11 '"
b11 5"
b11 Z"
b11 D
b11 x
b11 &"
b11 Y"
b11 2"
b11 E
b11 y
b11 %"
b11 3"
b11 H
b11 {
b11 #"
b11 W"
b11 /"
b11 I
b11 |
b11 ""
b11 0"
b111000011000100000100000000100 T
b111000011000100000100000000100 @"
b111000011000100000100000000100 i"
b111000011000100000100000000100 m"
b100 ;#
b100 P
b100 h"
b100 n"
b100 -#
b1000110001000000000101 <
b1000110001000000000101 g"
b1000110001000000000101 o"
b110 ,
b110 &#
b101 ;
b101 f"
b101 p"
b101 )#
b100000 *
1&
