Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 19 00:47:29 2023
| Host         : DESKTOP-934K24B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: sw15 (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk_divider6p25m/clk_output_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/left_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/right_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: team/click/segments_reg[8]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: team/click/segments_reg[9]_LDC/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: team/clk_divider10k/clk_output_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 325 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.515        0.000                      0                  530        0.052        0.000                      0                  530        4.500        0.000                       0                   297  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.515        0.000                      0                  530        0.052        0.000                      0                  530        4.500        0.000                       0                   297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 mouse/timeout_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.460ns (26.831%)  route 3.981ns (73.169%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.565     5.086    mouse/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  mouse/timeout_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  mouse/timeout_cnt_reg[9]/Q
                         net (fo=2, routed)           0.703     6.208    mouse/timeout_cnt_reg_n_0_[9]
    SLICE_X39Y44         LUT4 (Prop_lut4_I2_O)        0.297     6.505 f  mouse/timeout_cnt[0]_i_7/O
                         net (fo=1, routed)           0.505     7.010    mouse/timeout_cnt[0]_i_7_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  mouse/timeout_cnt[0]_i_5/O
                         net (fo=1, routed)           0.518     7.651    mouse/timeout_cnt[0]_i_5_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.775 f  mouse/timeout_cnt[0]_i_2/O
                         net (fo=2, routed)           0.465     8.241    mouse/timeout_cnt[0]_i_2_n_0
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.365 f  mouse/FSM_onehot_state[36]_i_3/O
                         net (fo=26, routed)          0.738     9.103    mouse/Inst_Ps2Interface/timeout_cnt_reg[0]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.227 r  mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_7/O
                         net (fo=1, routed)           0.620     9.847    mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_7_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.971 r  mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0/O
                         net (fo=1, routed)           0.433    10.404    mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.528 r  mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.528    mouse/Inst_Ps2Interface_n_8
    SLICE_X41Y48         FDRE                                         r  mouse/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.448    14.789    mouse/clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  mouse/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.029    15.043    mouse/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 2.406ns (44.689%)  route 2.978ns (55.311%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.567     5.088    mouse/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.361     6.905    mouse/x_overflow_reg_n_0
    SLICE_X48Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.029 r  mouse/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     7.029    mouse/x_pos[3]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.766 r  mouse/x_pos_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.985     8.751    mouse/plusOp6[8]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.299     9.050 r  mouse/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.050    mouse/gtOp_carry__0_i_3_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.508 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.632    10.140    mouse/gtOp
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.332    10.472 r  mouse/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.472    mouse/x_pos[3]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  mouse/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.451    14.792    mouse/clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  mouse/x_pos_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)        0.031    15.048    mouse/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 2.406ns (44.697%)  route 2.977ns (55.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.567     5.088    mouse/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.361     6.905    mouse/x_overflow_reg_n_0
    SLICE_X48Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.029 r  mouse/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     7.029    mouse/x_pos[3]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.766 r  mouse/x_pos_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.985     8.751    mouse/plusOp6[8]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.299     9.050 r  mouse/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.050    mouse/gtOp_carry__0_i_3_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.508 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.631    10.139    mouse/gtOp
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.332    10.471 r  mouse/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.471    mouse/x_pos[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  mouse/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.451    14.792    mouse/clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  mouse/x_pos_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)        0.032    15.049    mouse/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.406ns (45.085%)  route 2.931ns (54.915%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.567     5.088    mouse/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.361     6.905    mouse/x_overflow_reg_n_0
    SLICE_X48Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.029 r  mouse/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     7.029    mouse/x_pos[3]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.766 r  mouse/x_pos_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.985     8.751    mouse/plusOp6[8]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.299     9.050 r  mouse/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.050    mouse/gtOp_carry__0_i_3_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.508 r  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.585    10.093    mouse/gtOp
    SLICE_X51Y49         LUT5 (Prop_lut5_I3_O)        0.332    10.425 r  mouse/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.425    mouse/x_pos[9]_i_1_n_0
    SLICE_X51Y49         FDRE                                         r  mouse/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.453    14.794    mouse/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  mouse/x_pos_reg[9]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)        0.029    15.048    mouse/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 2.406ns (45.111%)  route 2.928ns (54.889%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.567     5.088    mouse/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.361     6.905    mouse/x_overflow_reg_n_0
    SLICE_X48Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.029 r  mouse/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     7.029    mouse/x_pos[3]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.766 r  mouse/x_pos_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.985     8.751    mouse/plusOp6[8]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.299     9.050 r  mouse/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.050    mouse/gtOp_carry__0_i_3_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.508 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.582    10.090    mouse/gtOp
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.332    10.422 r  mouse/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.422    mouse/x_pos[11]_i_1_n_0
    SLICE_X51Y49         FDRE                                         r  mouse/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.453    14.794    mouse/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  mouse/x_pos_reg[11]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)        0.031    15.050    mouse/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.406ns (45.733%)  route 2.855ns (54.267%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.567     5.088    mouse/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.361     6.905    mouse/x_overflow_reg_n_0
    SLICE_X48Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.029 r  mouse/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     7.029    mouse/x_pos[3]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.766 r  mouse/x_pos_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.985     8.751    mouse/plusOp6[8]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.299     9.050 r  mouse/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.050    mouse/gtOp_carry__0_i_3_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.508 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.509    10.017    mouse/gtOp
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.332    10.349 r  mouse/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.349    mouse/x_pos[1]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  mouse/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.451    14.792    mouse/clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  mouse/x_pos_reg[1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)        0.029    15.046    mouse/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.406ns (45.759%)  route 2.852ns (54.241%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.567     5.088    mouse/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.361     6.905    mouse/x_overflow_reg_n_0
    SLICE_X48Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.029 r  mouse/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     7.029    mouse/x_pos[3]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.766 r  mouse/x_pos_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.985     8.751    mouse/plusOp6[8]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.299     9.050 r  mouse/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.050    mouse/gtOp_carry__0_i_3_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.508 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.506    10.014    mouse/gtOp
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.332    10.346 r  mouse/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.346    mouse/x_pos[2]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  mouse/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.451    14.792    mouse/clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  mouse/x_pos_reg[2]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)        0.031    15.048    mouse/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 2.406ns (46.086%)  route 2.815ns (53.914%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.567     5.088    mouse/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.361     6.905    mouse/x_overflow_reg_n_0
    SLICE_X48Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.029 r  mouse/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     7.029    mouse/x_pos[3]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.766 r  mouse/x_pos_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.985     8.751    mouse/plusOp6[8]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.299     9.050 r  mouse/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.050    mouse/gtOp_carry__0_i_3_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.508 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.469     9.977    mouse/gtOp
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.332    10.309 r  mouse/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.309    mouse/x_pos[5]_i_1_n_0
    SLICE_X51Y48         FDRE                                         r  mouse/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.453    14.794    mouse/clk_IBUF_BUFG
    SLICE_X51Y48         FDRE                                         r  mouse/x_pos_reg[5]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X51Y48         FDRE (Setup_fdre_C_D)        0.031    15.050    mouse/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 2.406ns (46.122%)  route 2.811ns (53.878%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.567     5.088    mouse/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.361     6.905    mouse/x_overflow_reg_n_0
    SLICE_X48Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.029 r  mouse/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     7.029    mouse/x_pos[3]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.766 r  mouse/x_pos_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.985     8.751    mouse/plusOp6[8]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.299     9.050 r  mouse/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.050    mouse/gtOp_carry__0_i_3_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.508 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.465     9.973    mouse/gtOp
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.332    10.305 r  mouse/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.305    mouse/x_pos[4]_i_1_n_0
    SLICE_X51Y48         FDRE                                         r  mouse/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.453    14.794    mouse/clk_IBUF_BUFG
    SLICE_X51Y48         FDRE                                         r  mouse/x_pos_reg[4]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X51Y48         FDRE (Setup_fdre_C_D)        0.029    15.048    mouse/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 2.406ns (46.695%)  route 2.747ns (53.305%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.567     5.088    mouse/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.361     6.905    mouse/x_overflow_reg_n_0
    SLICE_X48Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.029 r  mouse/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     7.029    mouse/x_pos[3]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.766 r  mouse/x_pos_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.985     8.751    mouse/plusOp6[8]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.299     9.050 r  mouse/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.050    mouse/gtOp_carry__0_i_3_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.508 r  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.401     9.909    mouse/gtOp
    SLICE_X50Y49         LUT5 (Prop_lut5_I3_O)        0.332    10.241 r  mouse/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    10.241    mouse/x_pos[8]_i_1_n_0
    SLICE_X50Y49         FDRE                                         r  mouse/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.453    14.794    mouse/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  mouse/x_pos_reg[8]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.079    15.098    mouse/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.246ns (56.113%)  route 0.192ns (43.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.560     1.443    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  mouse/Inst_Ps2Interface/ps2_data_s_reg/Q
                         net (fo=5, routed)           0.192     1.784    mouse/Inst_Ps2Interface/ps2_data_s
    SLICE_X38Y52         LUT4 (Prop_lut4_I3_O)        0.098     1.882 r  mouse/Inst_Ps2Interface/FSM_onehot_state[14]_i_1/O
                         net (fo=1, routed)           0.000     1.882    mouse/Inst_Ps2Interface/FSM_onehot_state[14]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.830     1.958    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.121     1.830    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.086%)  route 0.172ns (54.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.565     1.448    mouse/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.172     1.761    mouse/reset_periodic_check_cnt__0
    SLICE_X45Y50         FDRE                                         r  mouse/periodic_check_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.833     1.960    mouse/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  mouse/periodic_check_cnt_reg[1]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_R)        -0.018     1.698    mouse/periodic_check_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.086%)  route 0.172ns (54.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.565     1.448    mouse/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.172     1.761    mouse/reset_periodic_check_cnt__0
    SLICE_X45Y50         FDRE                                         r  mouse/periodic_check_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.833     1.960    mouse/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  mouse/periodic_check_cnt_reg[23]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_R)        -0.018     1.698    mouse/periodic_check_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.086%)  route 0.172ns (54.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.565     1.448    mouse/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.172     1.761    mouse/reset_periodic_check_cnt__0
    SLICE_X45Y50         FDRE                                         r  mouse/periodic_check_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.833     1.960    mouse/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  mouse/periodic_check_cnt_reg[24]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_R)        -0.018     1.698    mouse/periodic_check_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.086%)  route 0.172ns (54.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.565     1.448    mouse/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.172     1.761    mouse/reset_periodic_check_cnt__0
    SLICE_X45Y50         FDRE                                         r  mouse/periodic_check_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.833     1.960    mouse/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  mouse/periodic_check_cnt_reg[2]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_R)        -0.018     1.698    mouse/periodic_check_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 team/clk_divider10k/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            team/clk_divider10k/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.564     1.447    team/clk_divider10k/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  team/clk_divider10k/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  team/clk_divider10k/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    team/clk_divider10k/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  team/clk_divider10k/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    team/clk_divider10k/COUNT_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  team/clk_divider10k/COUNT_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.936    team/clk_divider10k/COUNT_reg[28]_i_1__0_n_7
    SLICE_X32Y50         FDRE                                         r  team/clk_divider10k/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.830     1.958    team/clk_divider10k/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  team/clk_divider10k/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    team/clk_divider10k/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 team/clk_divider10k/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            team/clk_divider10k/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.564     1.447    team/clk_divider10k/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  team/clk_divider10k/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  team/clk_divider10k/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    team/clk_divider10k/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  team/clk_divider10k/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    team/clk_divider10k/COUNT_reg[24]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  team/clk_divider10k/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.947    team/clk_divider10k/COUNT_reg[28]_i_1__0_n_5
    SLICE_X32Y50         FDRE                                         r  team/clk_divider10k/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.830     1.958    team/clk_divider10k/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  team/clk_divider10k/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    team/clk_divider10k/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.227ns (44.685%)  route 0.281ns (55.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.562     1.445    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  mouse/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  mouse/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.281     1.854    mouse/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.099     1.953 r  mouse/Inst_Ps2Interface/frame[4]_i_1/O
                         net (fo=1, routed)           0.000     1.953    mouse/Inst_Ps2Interface/p_1_in[4]
    SLICE_X37Y48         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.833     1.960    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[4]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.823    mouse/Inst_Ps2Interface/frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.246ns (47.090%)  route 0.276ns (52.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.560     1.443    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  mouse/Inst_Ps2Interface/ps2_data_s_reg/Q
                         net (fo=5, routed)           0.276     1.868    mouse/Inst_Ps2Interface/ps2_data_s
    SLICE_X38Y52         LUT4 (Prop_lut4_I3_O)        0.098     1.966 r  mouse/Inst_Ps2Interface/FSM_onehot_state[15]_i_1/O
                         net (fo=1, routed)           0.000     1.966    mouse/Inst_Ps2Interface/FSM_onehot_state[15]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.830     1.958    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.121     1.830    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.565     1.448    mouse/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.247     1.836    mouse/reset_periodic_check_cnt__0
    SLICE_X45Y51         FDRE                                         r  mouse/periodic_check_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.833     1.960    mouse/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  mouse/periodic_check_cnt_reg[15]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y51         FDRE (Hold_fdre_C_R)        -0.018     1.698    mouse/periodic_check_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y36   clk_divider6p25m/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y38   clk_divider6p25m/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y38   clk_divider6p25m/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   clk_divider6p25m/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   clk_divider6p25m/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   clk_divider6p25m/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   clk_divider6p25m/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk_divider6p25m/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk_divider6p25m/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_divider6p25m/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_divider6p25m/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_divider6p25m/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_divider6p25m/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   mouse/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   mouse/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   mouse/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   mouse/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   mouse/FSM_onehot_state_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   mouse/FSM_onehot_state_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_divider6p25m/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_divider6p25m/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_divider6p25m/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_divider6p25m/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   mouse/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y48   mouse/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   mouse/FSM_onehot_state_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   mouse/FSM_onehot_state_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   mouse/FSM_onehot_state_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   mouse/FSM_onehot_state_reg[1]/C



