Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 15 18:42:57 2025
| Host         : Dragos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tested_mips_timing_summary_routed.rpt -pb tested_mips_timing_summary_routed.pb -rpx tested_mips_timing_summary_routed.rpx -warn_on_violation
| Design       : tested_mips
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     188         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (198)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (718)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (198)
--------------------------
 There are 188 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (718)
--------------------------------------------------
 There are 718 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  743          inf        0.000                      0                  743           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           743 Endpoints
Min Delay           743 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_fetch/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.015ns  (logic 6.354ns (21.171%)  route 23.661ns (78.829%))
  Logic Levels:           15  (FDCE=1 LUT4=2 LUT5=2 LUT6=7 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  i_fetch/PC_reg[4]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_fetch/PC_reg[4]/Q
                         net (fo=108, routed)         5.678     6.196    i_fetch/p_0_in_0[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.320 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.072     8.392    ID/mem_rom_reg_r2_0_31_6_11/ADDRA1
    SLICE_X8Y92          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.538 r  ID/mem_rom_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.826     9.364    i_fetch/RD2[6]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.328     9.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=17, routed)          1.772    11.464    i_fetch/PC_reg[6]_3[6]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.588 r  i_fetch/mem_matrix_reg_0_63_0_0_i_80/O
                         net (fo=4, routed)           1.371    12.958    i_fetch/mem_matrix_reg_0_63_0_0_i_80_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.082 r  i_fetch/mem_matrix_reg_0_63_0_0_i_43/O
                         net (fo=2, routed)           0.605    13.688    i_fetch/mem_matrix_reg_0_63_0_0_i_43_n_0
    SLICE_X12Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.812 r  i_fetch/mem_matrix_reg_0_63_0_0_i_11/O
                         net (fo=2, routed)           0.419    14.231    i_fetch/mem_matrix_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.355 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          2.772    17.126    MEM_Elem/mem_matrix_reg_0_63_2_2/A0
    SLICE_X6Y96          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.337    17.463 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           1.137    18.601    i_fetch/MemData[2]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124    18.725 r  i_fetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.688    19.413    i_fetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    19.537 r  i_fetch/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.216    20.753    i_fetch/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.877 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.784    21.661    sd/cat_OBUF[2]_inst_i_1_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    21.785 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.189    22.975    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.152    23.127 r  sd/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.131    26.258    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    30.015 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.015    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.530ns  (logic 6.146ns (20.813%)  route 23.384ns (79.187%))
  Logic Levels:           15  (FDCE=1 LUT4=2 LUT5=2 LUT6=7 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  i_fetch/PC_reg[4]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_fetch/PC_reg[4]/Q
                         net (fo=108, routed)         5.678     6.196    i_fetch/p_0_in_0[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.320 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.072     8.392    ID/mem_rom_reg_r2_0_31_6_11/ADDRA1
    SLICE_X8Y92          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.538 r  ID/mem_rom_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.826     9.364    i_fetch/RD2[6]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.328     9.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=17, routed)          1.772    11.464    i_fetch/PC_reg[6]_3[6]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.588 r  i_fetch/mem_matrix_reg_0_63_0_0_i_80/O
                         net (fo=4, routed)           1.371    12.958    i_fetch/mem_matrix_reg_0_63_0_0_i_80_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.082 r  i_fetch/mem_matrix_reg_0_63_0_0_i_43/O
                         net (fo=2, routed)           0.605    13.688    i_fetch/mem_matrix_reg_0_63_0_0_i_43_n_0
    SLICE_X12Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.812 r  i_fetch/mem_matrix_reg_0_63_0_0_i_11/O
                         net (fo=2, routed)           0.419    14.231    i_fetch/mem_matrix_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.355 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          2.772    17.126    MEM_Elem/mem_matrix_reg_0_63_2_2/A0
    SLICE_X6Y96          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.337    17.463 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           1.137    18.601    i_fetch/MemData[2]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124    18.725 r  i_fetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.688    19.413    i_fetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    19.537 r  i_fetch/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.216    20.753    i_fetch/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.877 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.784    21.661    sd/cat_OBUF[2]_inst_i_1_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    21.785 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.189    22.975    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124    23.099 r  sd/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.854    25.953    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    29.530 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.530    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.265ns  (logic 6.355ns (21.716%)  route 22.909ns (78.284%))
  Logic Levels:           15  (FDCE=1 LUT4=2 LUT5=2 LUT6=7 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  i_fetch/PC_reg[4]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_fetch/PC_reg[4]/Q
                         net (fo=108, routed)         5.678     6.196    i_fetch/p_0_in_0[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.320 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.072     8.392    ID/mem_rom_reg_r2_0_31_6_11/ADDRA1
    SLICE_X8Y92          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.538 r  ID/mem_rom_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.826     9.364    i_fetch/RD2[6]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.328     9.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=17, routed)          1.772    11.464    i_fetch/PC_reg[6]_3[6]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.588 r  i_fetch/mem_matrix_reg_0_63_0_0_i_80/O
                         net (fo=4, routed)           1.371    12.958    i_fetch/mem_matrix_reg_0_63_0_0_i_80_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.082 r  i_fetch/mem_matrix_reg_0_63_0_0_i_43/O
                         net (fo=2, routed)           0.605    13.688    i_fetch/mem_matrix_reg_0_63_0_0_i_43_n_0
    SLICE_X12Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.812 r  i_fetch/mem_matrix_reg_0_63_0_0_i_11/O
                         net (fo=2, routed)           0.419    14.231    i_fetch/mem_matrix_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.355 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          2.772    17.126    MEM_Elem/mem_matrix_reg_0_63_2_2/A0
    SLICE_X6Y96          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.337    17.463 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           1.137    18.601    i_fetch/MemData[2]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124    18.725 r  i_fetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.688    19.413    i_fetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    19.537 r  i_fetch/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.216    20.753    i_fetch/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.877 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.784    21.661    sd/cat_OBUF[2]_inst_i_1_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    21.785 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.182    22.968    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.152    23.120 r  sd/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.387    25.506    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    29.265 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.265    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.204ns  (logic 6.329ns (21.671%)  route 22.875ns (78.329%))
  Logic Levels:           15  (FDCE=1 LUT4=2 LUT5=2 LUT6=7 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  i_fetch/PC_reg[4]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_fetch/PC_reg[4]/Q
                         net (fo=108, routed)         5.678     6.196    i_fetch/p_0_in_0[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.320 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.072     8.392    ID/mem_rom_reg_r2_0_31_6_11/ADDRA1
    SLICE_X8Y92          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.538 r  ID/mem_rom_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.826     9.364    i_fetch/RD2[6]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.328     9.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=17, routed)          1.772    11.464    i_fetch/PC_reg[6]_3[6]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.588 r  i_fetch/mem_matrix_reg_0_63_0_0_i_80/O
                         net (fo=4, routed)           1.371    12.958    i_fetch/mem_matrix_reg_0_63_0_0_i_80_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.082 r  i_fetch/mem_matrix_reg_0_63_0_0_i_43/O
                         net (fo=2, routed)           0.605    13.688    i_fetch/mem_matrix_reg_0_63_0_0_i_43_n_0
    SLICE_X12Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.812 r  i_fetch/mem_matrix_reg_0_63_0_0_i_11/O
                         net (fo=2, routed)           0.419    14.231    i_fetch/mem_matrix_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.355 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          2.772    17.126    MEM_Elem/mem_matrix_reg_0_63_2_2/A0
    SLICE_X6Y96          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.337    17.463 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           1.137    18.601    i_fetch/MemData[2]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124    18.725 r  i_fetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.688    19.413    i_fetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    19.537 r  i_fetch/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.216    20.753    i_fetch/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.877 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.784    21.661    sd/cat_OBUF[2]_inst_i_1_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    21.785 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.795    22.580    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.120    22.700 r  sd/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.740    25.440    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    29.204 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.204    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.570ns  (logic 6.102ns (21.360%)  route 22.468ns (78.640%))
  Logic Levels:           15  (FDCE=1 LUT4=2 LUT5=2 LUT6=7 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  i_fetch/PC_reg[4]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_fetch/PC_reg[4]/Q
                         net (fo=108, routed)         5.678     6.196    i_fetch/p_0_in_0[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.320 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.072     8.392    ID/mem_rom_reg_r2_0_31_6_11/ADDRA1
    SLICE_X8Y92          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.538 r  ID/mem_rom_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.826     9.364    i_fetch/RD2[6]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.328     9.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=17, routed)          1.772    11.464    i_fetch/PC_reg[6]_3[6]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.588 r  i_fetch/mem_matrix_reg_0_63_0_0_i_80/O
                         net (fo=4, routed)           1.371    12.958    i_fetch/mem_matrix_reg_0_63_0_0_i_80_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.082 r  i_fetch/mem_matrix_reg_0_63_0_0_i_43/O
                         net (fo=2, routed)           0.605    13.688    i_fetch/mem_matrix_reg_0_63_0_0_i_43_n_0
    SLICE_X12Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.812 r  i_fetch/mem_matrix_reg_0_63_0_0_i_11/O
                         net (fo=2, routed)           0.419    14.231    i_fetch/mem_matrix_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.355 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          2.772    17.126    MEM_Elem/mem_matrix_reg_0_63_2_2/A0
    SLICE_X6Y96          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.337    17.463 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           1.137    18.601    i_fetch/MemData[2]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124    18.725 r  i_fetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.688    19.413    i_fetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    19.537 r  i_fetch/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.216    20.753    i_fetch/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.877 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.784    21.661    sd/cat_OBUF[2]_inst_i_1_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    21.785 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.795    22.580    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.124    22.704 r  sd/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.332    25.036    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    28.570 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.570    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.502ns  (logic 6.062ns (21.268%)  route 22.440ns (78.732%))
  Logic Levels:           15  (FDCE=1 LUT4=2 LUT5=2 LUT6=7 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  i_fetch/PC_reg[4]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_fetch/PC_reg[4]/Q
                         net (fo=108, routed)         5.678     6.196    i_fetch/p_0_in_0[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.320 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.072     8.392    ID/mem_rom_reg_r2_0_31_6_11/ADDRA1
    SLICE_X8Y92          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.538 r  ID/mem_rom_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.826     9.364    i_fetch/RD2[6]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.328     9.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=17, routed)          1.772    11.464    i_fetch/PC_reg[6]_3[6]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.588 r  i_fetch/mem_matrix_reg_0_63_0_0_i_80/O
                         net (fo=4, routed)           1.371    12.958    i_fetch/mem_matrix_reg_0_63_0_0_i_80_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.082 r  i_fetch/mem_matrix_reg_0_63_0_0_i_43/O
                         net (fo=2, routed)           0.605    13.688    i_fetch/mem_matrix_reg_0_63_0_0_i_43_n_0
    SLICE_X12Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.812 r  i_fetch/mem_matrix_reg_0_63_0_0_i_11/O
                         net (fo=2, routed)           0.419    14.231    i_fetch/mem_matrix_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.355 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          2.772    17.126    MEM_Elem/mem_matrix_reg_0_63_2_2/A0
    SLICE_X6Y96          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.337    17.463 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           1.137    18.601    i_fetch/MemData[2]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124    18.725 r  i_fetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.688    19.413    i_fetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    19.537 r  i_fetch/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.216    20.753    i_fetch/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.877 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.784    21.661    sd/cat_OBUF[2]_inst_i_1_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    21.785 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.182    22.968    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124    23.092 r  sd/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.918    25.009    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    28.502 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.502    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.853ns  (logic 6.106ns (21.923%)  route 21.746ns (78.077%))
  Logic Levels:           15  (FDCE=1 LUT4=2 LUT5=2 LUT6=7 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  i_fetch/PC_reg[4]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_fetch/PC_reg[4]/Q
                         net (fo=108, routed)         5.678     6.196    i_fetch/p_0_in_0[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.320 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.072     8.392    ID/mem_rom_reg_r2_0_31_6_11/ADDRA1
    SLICE_X8Y92          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.538 r  ID/mem_rom_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.826     9.364    i_fetch/RD2[6]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.328     9.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=17, routed)          1.772    11.464    i_fetch/PC_reg[6]_3[6]
    SLICE_X12Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.588 r  i_fetch/mem_matrix_reg_0_63_0_0_i_80/O
                         net (fo=4, routed)           1.371    12.958    i_fetch/mem_matrix_reg_0_63_0_0_i_80_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.082 r  i_fetch/mem_matrix_reg_0_63_0_0_i_43/O
                         net (fo=2, routed)           0.605    13.688    i_fetch/mem_matrix_reg_0_63_0_0_i_43_n_0
    SLICE_X12Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.812 r  i_fetch/mem_matrix_reg_0_63_0_0_i_11/O
                         net (fo=2, routed)           0.419    14.231    i_fetch/mem_matrix_reg_0_63_0_0_i_11_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.355 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          2.772    17.126    MEM_Elem/mem_matrix_reg_0_63_2_2/A0
    SLICE_X6Y96          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.337    17.463 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           1.137    18.601    i_fetch/MemData[2]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.124    18.725 r  i_fetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.688    19.413    i_fetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    19.537 r  i_fetch/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.216    20.753    i_fetch/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.877 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.784    21.661    sd/cat_OBUF[2]_inst_i_1_3
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    21.785 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.736    22.521    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124    22.645 r  sd/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.670    24.315    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    27.853 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.853    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.572ns  (logic 2.338ns (10.838%)  route 19.234ns (89.162%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT5=3 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  i_fetch/PC_reg[4]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_fetch/PC_reg[4]/Q
                         net (fo=108, routed)         5.678     6.196    i_fetch/p_0_in_0[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.320 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.120     8.440    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.586 f  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.951     9.537    i_fetch/RD2[0]
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.328     9.865 f  i_fetch/plusOp_carry_i_8/O
                         net (fo=20, routed)          2.389    12.255    i_fetch/PC_reg[6]_3[0]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.379 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_76/O
                         net (fo=5, routed)           1.139    13.518    ID/PC[31]_i_20_1
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.670 f  ID/PC[31]_i_33/O
                         net (fo=1, routed)           0.848    14.517    ID/PC[31]_i_33_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.326    14.843 f  ID/PC[31]_i_20/O
                         net (fo=1, routed)           0.966    15.809    ID/PC[31]_i_20_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.933 f  ID/PC[31]_i_6/O
                         net (fo=1, routed)           1.226    17.159    i_fetch/PC_reg[21]_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124    17.283 f  i_fetch/PC[31]_i_3/O
                         net (fo=33, routed)          1.039    18.322    i_fetch/alu_res__0[31]
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.446 r  i_fetch/PC[31]_i_11/O
                         net (fo=1, routed)           0.402    18.849    i_fetch/PC[31]_i_11_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124    18.973 r  i_fetch/PC[31]_i_4/O
                         net (fo=30, routed)          1.864    20.836    i_fetch/zero
    SLICE_X2Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.960 r  i_fetch/PC[5]_i_1/O
                         net (fo=1, routed)           0.612    21.572    i_fetch/d_from_pc[5]
    SLICE_X2Y91          FDCE                                         r  i_fetch/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.528ns  (logic 2.338ns (10.860%)  route 19.190ns (89.140%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT5=3 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  i_fetch/PC_reg[4]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_fetch/PC_reg[4]/Q
                         net (fo=108, routed)         5.678     6.196    i_fetch/p_0_in_0[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.320 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.120     8.440    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.586 f  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.951     9.537    i_fetch/RD2[0]
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.328     9.865 f  i_fetch/plusOp_carry_i_8/O
                         net (fo=20, routed)          2.389    12.255    i_fetch/PC_reg[6]_3[0]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.379 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_76/O
                         net (fo=5, routed)           1.139    13.518    ID/PC[31]_i_20_1
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.670 f  ID/PC[31]_i_33/O
                         net (fo=1, routed)           0.848    14.517    ID/PC[31]_i_33_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.326    14.843 f  ID/PC[31]_i_20/O
                         net (fo=1, routed)           0.966    15.809    ID/PC[31]_i_20_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.933 f  ID/PC[31]_i_6/O
                         net (fo=1, routed)           1.226    17.159    i_fetch/PC_reg[21]_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124    17.283 f  i_fetch/PC[31]_i_3/O
                         net (fo=33, routed)          1.039    18.322    i_fetch/alu_res__0[31]
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.446 r  i_fetch/PC[31]_i_11/O
                         net (fo=1, routed)           0.402    18.849    i_fetch/PC[31]_i_11_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124    18.973 r  i_fetch/PC[31]_i_4/O
                         net (fo=30, routed)          2.053    21.025    i_fetch/zero
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.124    21.149 r  i_fetch/PC[3]_i_1/O
                         net (fo=1, routed)           0.379    21.528    i_fetch/d_from_pc[3]
    SLICE_X2Y90          FDCE                                         r  i_fetch/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.306ns  (logic 2.338ns (10.973%)  route 18.968ns (89.027%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT5=3 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  i_fetch/PC_reg[4]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_fetch/PC_reg[4]/Q
                         net (fo=108, routed)         5.678     6.196    i_fetch/p_0_in_0[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     6.320 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.120     8.440    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.586 f  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.951     9.537    i_fetch/RD2[0]
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.328     9.865 f  i_fetch/plusOp_carry_i_8/O
                         net (fo=20, routed)          2.389    12.255    i_fetch/PC_reg[6]_3[0]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.379 f  i_fetch/mem_rom_reg_r1_0_31_24_29_i_76/O
                         net (fo=5, routed)           1.139    13.518    ID/PC[31]_i_20_1
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.670 f  ID/PC[31]_i_33/O
                         net (fo=1, routed)           0.848    14.517    ID/PC[31]_i_33_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.326    14.843 f  ID/PC[31]_i_20/O
                         net (fo=1, routed)           0.966    15.809    ID/PC[31]_i_20_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.933 f  ID/PC[31]_i_6/O
                         net (fo=1, routed)           1.226    17.159    i_fetch/PC_reg[21]_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124    17.283 f  i_fetch/PC[31]_i_3/O
                         net (fo=33, routed)          1.039    18.322    i_fetch/alu_res__0[31]
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.446 r  i_fetch/PC[31]_i_11/O
                         net (fo=1, routed)           0.402    18.849    i_fetch/PC[31]_i_11_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.124    18.973 r  i_fetch/PC[31]_i_4/O
                         net (fo=30, routed)          1.825    20.797    i_fetch/zero
    SLICE_X0Y90          LUT5 (Prop_lut5_I3_O)        0.124    20.921 r  i_fetch/PC[2]_i_1/O
                         net (fo=1, routed)           0.385    21.306    i_fetch/d_from_pc[2]
    SLICE_X0Y90          FDCE                                         r  i_fetch/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mp/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mp/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.128ns (43.547%)  route 0.166ns (56.453%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  mp/Q2_reg/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mp/Q2_reg/Q
                         net (fo=2, routed)           0.166     0.294    mp/Q2
    SLICE_X2Y83          FDRE                                         r  mp/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mp/cnt_int_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mp/cnt_int_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  mp/cnt_int_reg[15]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mp/cnt_int_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    mp/cnt_int_reg[15]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  mp/cnt_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    mp/cnt_int_reg[12]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  mp/cnt_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mp/cnt_int_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mp/cnt_int_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  mp/cnt_int_reg[11]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mp/cnt_int_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    mp/cnt_int_reg[11]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mp/cnt_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mp/cnt_int_reg[8]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  mp/cnt_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mp/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mp/cnt_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  mp/cnt_int_reg[3]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mp/cnt_int_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    mp/cnt_int_reg[3]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mp/cnt_int_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mp/cnt_int_reg[0]_i_1_n_4
    SLICE_X1Y81          FDRE                                         r  mp/cnt_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mp/cnt_int_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mp/cnt_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  mp/cnt_int_reg[7]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mp/cnt_int_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    mp/cnt_int_reg[7]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mp/cnt_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mp/cnt_int_reg[4]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  mp/cnt_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mp/cnt_int_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mp/cnt_int_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  mp/cnt_int_reg[12]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mp/cnt_int_reg[12]/Q
                         net (fo=2, routed)           0.116     0.257    mp/cnt_int_reg[12]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  mp/cnt_int_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    mp/cnt_int_reg[12]_i_1_n_7
    SLICE_X1Y84          FDRE                                         r  mp/cnt_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mp/cnt_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mp/cnt_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  mp/cnt_int_reg[4]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mp/cnt_int_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    mp/cnt_int_reg[4]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  mp/cnt_int_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    mp/cnt_int_reg[4]_i_1_n_7
    SLICE_X1Y82          FDRE                                         r  mp/cnt_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mp/cnt_int_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mp/cnt_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  mp/cnt_int_reg[8]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mp/cnt_int_reg[8]/Q
                         net (fo=2, routed)           0.116     0.257    mp/cnt_int_reg[8]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  mp/cnt_int_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    mp/cnt_int_reg[8]_i_1_n_7
    SLICE_X1Y83          FDRE                                         r  mp/cnt_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mp/cnt_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mp/cnt_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  mp/cnt_int_reg[10]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mp/cnt_int_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    mp/cnt_int_reg[10]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  mp/cnt_int_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    mp/cnt_int_reg[8]_i_1_n_5
    SLICE_X1Y83          FDRE                                         r  mp/cnt_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mp/cnt_int_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mp/cnt_int_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  mp/cnt_int_reg[14]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mp/cnt_int_reg[14]/Q
                         net (fo=2, routed)           0.120     0.261    mp/cnt_int_reg[14]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  mp/cnt_int_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    mp/cnt_int_reg[12]_i_1_n_5
    SLICE_X1Y84          FDRE                                         r  mp/cnt_int_reg[14]/D
  -------------------------------------------------------------------    -------------------





