

================================================================
== Vitis HLS Report for 'node6'
================================================================
* Date:           Wed Oct  2 14:55:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.663 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8224|     8224|  27.386 us|  27.386 us|  8224|  8224|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop28_loop29_loop30_loop31  |     8222|     8222|        32|          1|          1|  8192|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      891|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   320|    29504|    17664|    -|
|Memory               |       56|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      648|    -|
|Register             |        -|     -|    11977|     1600|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       56|   320|    41481|    20803|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|    10|        4|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1641  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1642  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1643  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1644  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1645  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1646  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1647  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1648  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1649  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1650  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1651  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1652  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1653  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1654  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1655  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1656  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1657  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1658  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1659  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1660  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1661  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1662  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1663  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1664  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1665  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1666  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1667  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1668  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1669  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1670  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1671  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1672  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1673  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1674  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1675  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1676  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1677  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1678  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1679  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1680  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1681  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1682  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1683  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1684  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1685  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1686  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1687  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1688  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1689  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1690  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1691  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1692  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1693  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1694  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1695  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1696  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1697  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1698  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1699  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1700  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1701  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1702  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1703  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1704  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1705   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1706   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1707   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1708   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1709   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1710   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1711   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1712   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1713   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1714   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1715   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1716   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1717   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1718   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1719   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1720   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1721   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1722   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1723   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1724   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1725   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1726   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1727   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1728   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1729   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1730   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1731   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1732   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1733   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1734   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1735   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1736   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1737   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1738   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1739   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1740   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1741   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1742   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1743   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1744   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1745   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1746   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1747   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1748   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1749   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1750   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1751   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1752   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1753   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1754   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1755   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1756   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1757   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1758   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1759   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1760   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1761   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1762   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1763   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1764   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1765   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1766   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1767   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1768   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0| 320|29504|17664|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v65_U     |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_1_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_2_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_3_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_4_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_5_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_6_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_7_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_8_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_9_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_10_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_11_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_12_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_13_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_14_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v65_15_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_U     |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_1_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_2_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_3_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_4_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_5_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_6_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_7_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_8_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_9_U   |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_10_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_11_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_12_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_13_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_14_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v66_15_U  |node13_v169_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v67_U     |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_1_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_2_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_3_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_4_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_5_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_6_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_7_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_8_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_9_U   |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_10_U  |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v67_11_U  |node23_v294_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                           |       56|  0|   0|    0| 28672| 1408|    44|       917504|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln224_1_fu_2518_p2              |         +|   0|  0|  21|          14|           1|
    |add_ln224_fu_2609_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln225_1_fu_2568_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln225_fu_2644_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln226_1_fu_2554_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln226_fu_2680_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln227_fu_2762_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln240_1_fu_2842_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln240_fu_2724_p2                |         +|   0|  0|  13|           6|           6|
    |add_ln253_1_fu_2868_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln253_fu_2734_p2                |         +|   0|  0|  13|           6|           6|
    |empty_fu_2812_p2                    |         +|   0|  0|  17|          10|          10|
    |and_ln224_1_fu_2542_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln224_fu_2628_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln225_fu_2667_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_3799                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_3803                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op285_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp101_fu_2834_p2                   |      icmp|   0|  0|  12|           5|           1|
    |cmp144_3_fu_2744_p2                 |      icmp|   0|  0|  12|           4|           2|
    |cmp60_fu_2750_p2                    |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln224_fu_2512_p2               |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln225_fu_2524_p2               |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln226_fu_2536_p2               |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln227_fu_2622_p2               |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln234_fu_2756_p2               |      icmp|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter12  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5    |        or|   0|  0|   2|           1|           1|
    |or_ln225_1_fu_2662_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln225_fu_2548_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln226_1_fu_2691_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln226_fu_2686_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln224_1_fu_2633_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln224_fu_2615_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln225_1_fu_2673_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln225_2_fu_2574_p3           |    select|   0|  0|  13|           1|           1|
    |select_ln225_fu_2650_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln226_1_fu_2704_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln226_2_fu_2560_p3           |    select|   0|  0|   9|           1|           1|
    |select_ln226_fu_2696_p3             |    select|   0|  0|   4|           1|           1|
    |v80_10_fu_3131_p3                   |    select|   0|  0|  32|           1|           1|
    |v80_11_fu_3138_p3                   |    select|   0|  0|  32|           1|           1|
    |v80_12_fu_3145_p3                   |    select|   0|  0|  32|           1|           1|
    |v80_13_fu_3152_p3                   |    select|   0|  0|  32|           1|           1|
    |v80_14_fu_3159_p3                   |    select|   0|  0|  32|           1|           1|
    |v80_15_fu_3166_p3                   |    select|   0|  0|  32|           1|           1|
    |v80_1_fu_3326_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_2_fu_3089_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_3_fu_3096_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_4_fu_3103_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_5_fu_3110_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_6_fu_3117_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_7_fu_3124_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_8_fu_3333_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_9_fu_3340_p3                    |    select|   0|  0|  32|           1|           1|
    |v80_fu_3319_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln224_fu_2530_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln225_fu_2657_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 891|         192|         146|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_empty_17_reg_1872  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_18_reg_1882  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_19_reg_1892  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_20_reg_1902  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_21_reg_1912  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_22_reg_1922  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_23_reg_1812  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_24_reg_1822  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_25_reg_1832  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_26_reg_1842  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_27_reg_1852  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_28_reg_1862  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_17_reg_1872  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_18_reg_1882  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_19_reg_1892  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_20_reg_1902  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_21_reg_1912  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_22_reg_1922  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_23_reg_1812  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_24_reg_1822  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_25_reg_1832  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_26_reg_1842  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_27_reg_1852  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_28_reg_1862  |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten32_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten74_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    9|         18|
    |ap_sig_allocacmp_v68_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_v69_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v70_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v71_load               |   9|          2|    4|          8|
    |indvar_flatten32_fu_216                 |   9|          2|   13|         26|
    |indvar_flatten74_fu_224                 |   9|          2|   14|         28|
    |indvar_flatten_fu_208                   |   9|          2|    9|         18|
    |v344_0_0_0_blk_n                        |   9|          2|    1|          2|
    |v344_0_0_1_blk_n                        |   9|          2|    1|          2|
    |v344_0_0_2_blk_n                        |   9|          2|    1|          2|
    |v344_0_0_3_blk_n                        |   9|          2|    1|          2|
    |v344_0_1_0_blk_n                        |   9|          2|    1|          2|
    |v344_0_1_1_blk_n                        |   9|          2|    1|          2|
    |v344_0_1_2_blk_n                        |   9|          2|    1|          2|
    |v344_0_1_3_blk_n                        |   9|          2|    1|          2|
    |v344_0_2_0_blk_n                        |   9|          2|    1|          2|
    |v344_0_2_1_blk_n                        |   9|          2|    1|          2|
    |v344_0_2_2_blk_n                        |   9|          2|    1|          2|
    |v344_0_2_3_blk_n                        |   9|          2|    1|          2|
    |v344_0_3_0_blk_n                        |   9|          2|    1|          2|
    |v344_0_3_1_blk_n                        |   9|          2|    1|          2|
    |v344_0_3_2_blk_n                        |   9|          2|    1|          2|
    |v344_0_3_3_blk_n                        |   9|          2|    1|          2|
    |v344_1_0_0_blk_n                        |   9|          2|    1|          2|
    |v344_1_0_1_blk_n                        |   9|          2|    1|          2|
    |v344_1_0_2_blk_n                        |   9|          2|    1|          2|
    |v344_1_0_3_blk_n                        |   9|          2|    1|          2|
    |v344_1_1_0_blk_n                        |   9|          2|    1|          2|
    |v344_1_1_1_blk_n                        |   9|          2|    1|          2|
    |v344_1_1_2_blk_n                        |   9|          2|    1|          2|
    |v344_1_1_3_blk_n                        |   9|          2|    1|          2|
    |v344_1_2_0_blk_n                        |   9|          2|    1|          2|
    |v344_1_2_1_blk_n                        |   9|          2|    1|          2|
    |v344_1_2_2_blk_n                        |   9|          2|    1|          2|
    |v344_1_2_3_blk_n                        |   9|          2|    1|          2|
    |v344_1_3_0_blk_n                        |   9|          2|    1|          2|
    |v344_1_3_1_blk_n                        |   9|          2|    1|          2|
    |v344_1_3_2_blk_n                        |   9|          2|    1|          2|
    |v344_1_3_3_blk_n                        |   9|          2|    1|          2|
    |v68_fu_220                              |   9|          2|    3|          6|
    |v69_fu_212                              |   9|          2|    5|         10|
    |v70_fu_204                              |   9|          2|    5|         10|
    |v71_fu_200                              |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 648|        144|  908|       1816|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+-----+----+-----+-----------+
    |                       Name                       |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+-----+----+-----+-----------+
    |add_ln240_reg_3564                                |    6|   0|    6|          0|
    |add_ln253_1_reg_3767                              |    9|   0|    9|          0|
    |add_ln253_reg_3569                                |    6|   0|    6|          0|
    |and_ln224_1_reg_3542                              |    1|   0|    1|          0|
    |ap_CS_fsm                                         |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_done_reg                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |    1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_17_reg_1872            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_18_reg_1882            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_19_reg_1892            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_20_reg_1902            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_21_reg_1912            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_22_reg_1922            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_23_reg_1812            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_24_reg_1822            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_25_reg_1832            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_26_reg_1842            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_27_reg_1852            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_28_reg_1862            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_17_reg_1872            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_18_reg_1882            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_19_reg_1892            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_20_reg_1902            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_21_reg_1912            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_22_reg_1922            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_23_reg_1812            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_24_reg_1822            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_25_reg_1832            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_26_reg_1842            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_27_reg_1852            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_28_reg_1862            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_17_reg_1872            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_18_reg_1882            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_19_reg_1892            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_20_reg_1902            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_21_reg_1912            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_22_reg_1922            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_23_reg_1812            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_24_reg_1822            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_25_reg_1832            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_26_reg_1842            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_27_reg_1852            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_28_reg_1862            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_17_reg_1872            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_18_reg_1882            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_19_reg_1892            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_20_reg_1902            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_21_reg_1912            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_22_reg_1922            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_23_reg_1812            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_24_reg_1822            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_25_reg_1832            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_26_reg_1842            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_27_reg_1852            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_28_reg_1862            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_17_reg_1872            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_18_reg_1882            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_19_reg_1892            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_20_reg_1902            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_21_reg_1912            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_22_reg_1922            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_23_reg_1812            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_24_reg_1822            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_25_reg_1832            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_26_reg_1842            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_27_reg_1852            |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_28_reg_1862            |   32|   0|   32|          0|
    |cmp101_reg_3647                                   |    1|   0|    1|          0|
    |cmp144_3_reg_3575                                 |    1|   0|    1|          0|
    |cmp60_reg_3579                                    |    1|   0|    1|          0|
    |cmp60_reg_3579_pp0_iter2_reg                      |    1|   0|    1|          0|
    |empty_17_reg_1872                                 |   32|   0|   32|          0|
    |empty_18_reg_1882                                 |   32|   0|   32|          0|
    |empty_19_reg_1892                                 |   32|   0|   32|          0|
    |empty_20_reg_1902                                 |   32|   0|   32|          0|
    |empty_21_reg_1912                                 |   32|   0|   32|          0|
    |empty_22_reg_1922                                 |   32|   0|   32|          0|
    |empty_23_reg_1812                                 |   32|   0|   32|          0|
    |empty_24_reg_1822                                 |   32|   0|   32|          0|
    |empty_25_reg_1832                                 |   32|   0|   32|          0|
    |empty_26_reg_1842                                 |   32|   0|   32|          0|
    |empty_27_reg_1852                                 |   32|   0|   32|          0|
    |empty_28_reg_1862                                 |   32|   0|   32|          0|
    |icmp_ln224_reg_3520                               |    1|   0|    1|          0|
    |icmp_ln225_reg_3524                               |    1|   0|    1|          0|
    |icmp_ln226_reg_3537                               |    1|   0|    1|          0|
    |icmp_ln234_reg_3583                               |    1|   0|    1|          0|
    |indvar_flatten32_fu_216                           |   13|   0|   13|          0|
    |indvar_flatten74_fu_224                           |   14|   0|   14|          0|
    |indvar_flatten_fu_208                             |    9|   0|    9|          0|
    |mux_case_01086_fu_236                             |   32|   0|   32|          0|
    |mux_case_01258_fu_240                             |   32|   0|   32|          0|
    |mux_case_02_fu_228                                |   32|   0|   32|          0|
    |mux_case_037022_fu_268                            |   32|   0|   32|          0|
    |mux_case_039524_fu_272                            |   32|   0|   32|          0|
    |mux_case_041526_fu_276                            |   32|   0|   32|          0|
    |mux_case_043328_fu_280                            |   32|   0|   32|          0|
    |mux_case_0894_fu_232                              |   32|   0|   32|          0|
    |mux_case_114210_fu_244                            |   32|   0|   32|          0|
    |mux_case_145130_fu_284                            |   32|   0|   32|          0|
    |mux_case_221512_fu_248                            |   32|   0|   32|          0|
    |mux_case_221512_load_reg_3922                     |   32|   0|   32|          0|
    |mux_case_252432_fu_288                            |   32|   0|   32|          0|
    |mux_case_252432_load_reg_3928                     |   32|   0|   32|          0|
    |mux_case_328814_fu_252                            |   32|   0|   32|          0|
    |mux_case_331316_fu_256                            |   32|   0|   32|          0|
    |mux_case_333218_fu_260                            |   32|   0|   32|          0|
    |mux_case_335120_fu_264                            |   32|   0|   32|          0|
    |mux_case_359734_fu_292                            |   32|   0|   32|          0|
    |mux_case_379436_fu_296                            |   32|   0|   32|          0|
    |mux_case_381838_fu_300                            |   32|   0|   32|          0|
    |mux_case_384140_fu_304                            |   32|   0|   32|          0|
    |or_ln225_reg_3548                                 |    1|   0|    1|          0|
    |select_ln225_1_reg_3553                           |    5|   0|    5|          0|
    |select_ln226_reg_3559                             |    4|   0|    4|          0|
    |tmp12_reg_4926                                    |   32|   0|   32|          0|
    |tmp13_reg_4931                                    |   32|   0|   32|          0|
    |tmp14_reg_4806                                    |   32|   0|   32|          0|
    |tmp15_reg_4946                                    |   32|   0|   32|          0|
    |tmp16_reg_4951                                    |   32|   0|   32|          0|
    |tmp17_reg_4816                                    |   32|   0|   32|          0|
    |tmp18_reg_4956                                    |   32|   0|   32|          0|
    |tmp19_reg_4961                                    |   32|   0|   32|          0|
    |tmp20_reg_4821                                    |   32|   0|   32|          0|
    |tmp21_reg_4966                                    |   32|   0|   32|          0|
    |tmp22_reg_4971                                    |   32|   0|   32|          0|
    |tmp23_reg_4826                                    |   32|   0|   32|          0|
    |tmp24_reg_4976                                    |   32|   0|   32|          0|
    |tmp25_reg_4981                                    |   32|   0|   32|          0|
    |tmp26_reg_4831                                    |   32|   0|   32|          0|
    |tmp27_reg_4986                                    |   32|   0|   32|          0|
    |tmp28_reg_4991                                    |   32|   0|   32|          0|
    |tmp29_reg_4836                                    |   32|   0|   32|          0|
    |tmp30_reg_4996                                    |   32|   0|   32|          0|
    |tmp31_reg_5001                                    |   32|   0|   32|          0|
    |tmp32_reg_4841                                    |   32|   0|   32|          0|
    |tmp33_reg_4936                                    |   32|   0|   32|          0|
    |tmp34_reg_4941                                    |   32|   0|   32|          0|
    |tmp35_reg_4811                                    |   32|   0|   32|          0|
    |tmp36_reg_4646                                    |   32|   0|   32|          0|
    |tmp37_reg_4851                                    |   32|   0|   32|          0|
    |tmp38_reg_4856                                    |   32|   0|   32|          0|
    |tmp39_reg_4651                                    |   32|   0|   32|          0|
    |tmp40_reg_4861                                    |   32|   0|   32|          0|
    |tmp41_reg_4866                                    |   32|   0|   32|          0|
    |tmp42_reg_4656                                    |   32|   0|   32|          0|
    |tmp43_reg_4871                                    |   32|   0|   32|          0|
    |tmp44_reg_4876                                    |   32|   0|   32|          0|
    |tmp45_reg_4661                                    |   32|   0|   32|          0|
    |tmp46_reg_4881                                    |   32|   0|   32|          0|
    |tmp47_reg_4886                                    |   32|   0|   32|          0|
    |tmp48_reg_4666                                    |   32|   0|   32|          0|
    |tmp49_reg_4891                                    |   32|   0|   32|          0|
    |tmp50_reg_4896                                    |   32|   0|   32|          0|
    |tmp51_reg_4671                                    |   32|   0|   32|          0|
    |tmp52_reg_4901                                    |   32|   0|   32|          0|
    |tmp53_reg_4906                                    |   32|   0|   32|          0|
    |tmp54_reg_4676                                    |   32|   0|   32|          0|
    |tmp55_reg_4911                                    |   32|   0|   32|          0|
    |tmp56_reg_4916                                    |   32|   0|   32|          0|
    |tmp57_reg_4681                                    |   32|   0|   32|          0|
    |tmp58_reg_4921                                    |   32|   0|   32|          0|
    |tmp_reg_4846                                      |   32|   0|   32|          0|
    |v344_0_0_3_read_reg_3802                          |   32|   0|   32|          0|
    |v344_1_0_3_read_reg_3837                          |   32|   0|   32|          0|
    |v65_10_addr_reg_4174                              |    9|   0|    9|          0|
    |v65_11_addr_reg_4180                              |    9|   0|    9|          0|
    |v65_12_addr_reg_4186                              |    9|   0|    9|          0|
    |v65_13_addr_reg_4192                              |    9|   0|    9|          0|
    |v65_14_addr_reg_4198                              |    9|   0|    9|          0|
    |v65_15_addr_reg_4204                              |    9|   0|    9|          0|
    |v65_1_addr_reg_4508                               |    9|   0|    9|          0|
    |v65_2_addr_reg_4138                               |    9|   0|    9|          0|
    |v65_3_addr_reg_4144                               |    9|   0|    9|          0|
    |v65_4_addr_reg_4150                               |    9|   0|    9|          0|
    |v65_5_addr_reg_4156                               |    9|   0|    9|          0|
    |v65_6_addr_reg_4162                               |    9|   0|    9|          0|
    |v65_7_addr_reg_4168                               |    9|   0|    9|          0|
    |v65_8_addr_reg_4514                               |    9|   0|    9|          0|
    |v65_9_addr_reg_4520                               |    9|   0|    9|          0|
    |v65_addr_reg_4502                                 |    9|   0|    9|          0|
    |v66_10_addr_reg_3892                              |    9|   0|    9|          0|
    |v66_11_addr_reg_3897                              |    9|   0|    9|          0|
    |v66_12_addr_reg_3902                              |    9|   0|    9|          0|
    |v66_13_addr_reg_3907                              |    9|   0|    9|          0|
    |v66_14_addr_reg_3912                              |    9|   0|    9|          0|
    |v66_15_addr_reg_3917                              |    9|   0|    9|          0|
    |v66_1_addr_reg_3847                               |    9|   0|    9|          0|
    |v66_2_addr_reg_3852                               |    9|   0|    9|          0|
    |v66_3_addr_reg_3857                               |    9|   0|    9|          0|
    |v66_4_addr_reg_3862                               |    9|   0|    9|          0|
    |v66_5_addr_reg_3867                               |    9|   0|    9|          0|
    |v66_6_addr_reg_3872                               |    9|   0|    9|          0|
    |v66_7_addr_reg_3877                               |    9|   0|    9|          0|
    |v66_8_addr_reg_3882                               |    9|   0|    9|          0|
    |v66_9_addr_reg_3887                               |    9|   0|    9|          0|
    |v66_addr_reg_3842                                 |    9|   0|    9|          0|
    |v67_10_addr_reg_3637                              |   10|   0|   10|          0|
    |v67_11_addr_reg_3642                              |   10|   0|   10|          0|
    |v67_1_addr_reg_3592                               |   10|   0|   10|          0|
    |v67_2_addr_reg_3597                               |   10|   0|   10|          0|
    |v67_3_addr_reg_3602                               |   10|   0|   10|          0|
    |v67_4_addr_reg_3607                               |   10|   0|   10|          0|
    |v67_5_addr_reg_3612                               |   10|   0|   10|          0|
    |v67_6_addr_reg_3617                               |   10|   0|   10|          0|
    |v67_7_addr_reg_3622                               |   10|   0|   10|          0|
    |v67_8_addr_reg_3627                               |   10|   0|   10|          0|
    |v67_9_addr_reg_3632                               |   10|   0|   10|          0|
    |v67_addr_reg_3587                                 |   10|   0|   10|          0|
    |v68_fu_220                                        |    3|   0|    3|          0|
    |v69_fu_212                                        |    5|   0|    5|          0|
    |v70_fu_204                                        |    5|   0|    5|          0|
    |v71_fu_200                                        |    4|   0|    4|          0|
    |v79_10_reg_4402                                   |   32|   0|   32|          0|
    |v79_11_reg_4410                                   |   32|   0|   32|          0|
    |v79_13_reg_4426                                   |   32|   0|   32|          0|
    |v79_14_reg_4418                                   |   32|   0|   32|          0|
    |v79_16_reg_4034                                   |   32|   0|   32|          0|
    |v79_17_reg_4026                                   |   32|   0|   32|          0|
    |v79_18_reg_4042                                   |   32|   0|   32|          0|
    |v79_19_reg_4050                                   |   32|   0|   32|          0|
    |v79_1_reg_4378                                    |   32|   0|   32|          0|
    |v79_3_reg_4394                                    |   32|   0|   32|          0|
    |v79_4_reg_4386                                    |   32|   0|   32|          0|
    |v79_6_reg_4002                                    |   32|   0|   32|          0|
    |v79_7_reg_3994                                    |   32|   0|   32|          0|
    |v79_8_reg_4010                                    |   32|   0|   32|          0|
    |v79_9_reg_4018                                    |   32|   0|   32|          0|
    |v79_reg_4370                                      |   32|   0|   32|          0|
    |v80_10_reg_4290                                   |   32|   0|   32|          0|
    |v80_11_reg_4295                                   |   32|   0|   32|          0|
    |v80_12_reg_4300                                   |   32|   0|   32|          0|
    |v80_13_reg_4305                                   |   32|   0|   32|          0|
    |v80_14_reg_4310                                   |   32|   0|   32|          0|
    |v80_15_reg_4315                                   |   32|   0|   32|          0|
    |v80_1_reg_4536                                    |   32|   0|   32|          0|
    |v80_2_reg_4210                                    |   32|   0|   32|          0|
    |v80_3_reg_4215                                    |   32|   0|   32|          0|
    |v80_4_reg_4220                                    |   32|   0|   32|          0|
    |v80_5_reg_4225                                    |   32|   0|   32|          0|
    |v80_6_reg_4230                                    |   32|   0|   32|          0|
    |v80_7_reg_4235                                    |   32|   0|   32|          0|
    |v80_8_reg_4686                                    |   32|   0|   32|          0|
    |v80_9_reg_4696                                    |   32|   0|   32|          0|
    |v80_reg_4526                                      |   32|   0|   32|          0|
    |v81_10_reg_4591                                   |   32|   0|   32|          0|
    |v81_11_reg_4596                                   |   32|   0|   32|          0|
    |v81_12_reg_4601                                   |   32|   0|   32|          0|
    |v81_13_reg_4606                                   |   32|   0|   32|          0|
    |v81_14_reg_4611                                   |   32|   0|   32|          0|
    |v81_15_reg_4240                                   |   32|   0|   32|          0|
    |v81_16_reg_4616                                   |   32|   0|   32|          0|
    |v81_17_reg_4245                                   |   32|   0|   32|          0|
    |v81_18_reg_4621                                   |   32|   0|   32|          0|
    |v81_19_reg_4626                                   |   32|   0|   32|          0|
    |v81_1_reg_4541                                    |   32|   0|   32|          0|
    |v81_20_reg_4631                                   |   32|   0|   32|          0|
    |v81_21_reg_4636                                   |   32|   0|   32|          0|
    |v81_22_reg_4641                                   |   32|   0|   32|          0|
    |v81_23_reg_4736                                   |   32|   0|   32|          0|
    |v81_24_reg_4250                                   |   32|   0|   32|          0|
    |v81_25_reg_4255                                   |   32|   0|   32|          0|
    |v81_26_reg_4260                                   |   32|   0|   32|          0|
    |v81_27_reg_4265                                   |   32|   0|   32|          0|
    |v81_28_reg_4270                                   |   32|   0|   32|          0|
    |v81_29_reg_4275                                   |   32|   0|   32|          0|
    |v81_2_reg_4546                                    |   32|   0|   32|          0|
    |v81_30_reg_4280                                   |   32|   0|   32|          0|
    |v81_31_reg_4285                                   |   32|   0|   32|          0|
    |v81_32_reg_4691                                   |   32|   0|   32|          0|
    |v81_33_reg_4701                                   |   32|   0|   32|          0|
    |v81_34_reg_4706                                   |   32|   0|   32|          0|
    |v81_35_reg_4711                                   |   32|   0|   32|          0|
    |v81_36_reg_4716                                   |   32|   0|   32|          0|
    |v81_37_reg_4721                                   |   32|   0|   32|          0|
    |v81_38_reg_4726                                   |   32|   0|   32|          0|
    |v81_39_reg_4731                                   |   32|   0|   32|          0|
    |v81_3_reg_4551                                    |   32|   0|   32|          0|
    |v81_40_reg_4746                                   |   32|   0|   32|          0|
    |v81_41_reg_4741                                   |   32|   0|   32|          0|
    |v81_42_reg_4751                                   |   32|   0|   32|          0|
    |v81_43_reg_4756                                   |   32|   0|   32|          0|
    |v81_44_reg_4761                                   |   32|   0|   32|          0|
    |v81_45_reg_4766                                   |   32|   0|   32|          0|
    |v81_46_reg_4771                                   |   32|   0|   32|          0|
    |v81_47_reg_4320                                   |   32|   0|   32|          0|
    |v81_48_reg_4776                                   |   32|   0|   32|          0|
    |v81_49_reg_4325                                   |   32|   0|   32|          0|
    |v81_4_reg_4556                                    |   32|   0|   32|          0|
    |v81_50_reg_4781                                   |   32|   0|   32|          0|
    |v81_51_reg_4786                                   |   32|   0|   32|          0|
    |v81_52_reg_4791                                   |   32|   0|   32|          0|
    |v81_53_reg_4796                                   |   32|   0|   32|          0|
    |v81_54_reg_4801                                   |   32|   0|   32|          0|
    |v81_55_reg_4330                                   |   32|   0|   32|          0|
    |v81_56_reg_4335                                   |   32|   0|   32|          0|
    |v81_57_reg_4340                                   |   32|   0|   32|          0|
    |v81_58_reg_4345                                   |   32|   0|   32|          0|
    |v81_59_reg_4350                                   |   32|   0|   32|          0|
    |v81_5_reg_4561                                    |   32|   0|   32|          0|
    |v81_60_reg_4355                                   |   32|   0|   32|          0|
    |v81_61_reg_4360                                   |   32|   0|   32|          0|
    |v81_62_reg_4365                                   |   32|   0|   32|          0|
    |v81_64_reg_4586                                   |   32|   0|   32|          0|
    |v81_6_reg_4566                                    |   32|   0|   32|          0|
    |v81_7_reg_4571                                    |   32|   0|   32|          0|
    |v81_8_reg_4576                                    |   32|   0|   32|          0|
    |v81_9_reg_4581                                    |   32|   0|   32|          0|
    |v81_reg_4531                                      |   32|   0|   32|          0|
    |v82_10_reg_5078                                   |   32|   0|   32|          0|
    |v82_11_reg_5090                                   |   32|   0|   32|          0|
    |v82_12_reg_5096                                   |   32|   0|   32|          0|
    |v82_13_reg_5084                                   |   32|   0|   32|          0|
    |v82_14_reg_5072                                   |   32|   0|   32|          0|
    |v82_15_reg_5060                                   |   32|   0|   32|          0|
    |v82_16_reg_5006                                   |   32|   0|   32|          0|
    |v82_17_reg_5018                                   |   32|   0|   32|          0|
    |v82_18_reg_5030                                   |   32|   0|   32|          0|
    |v82_19_reg_5042                                   |   32|   0|   32|          0|
    |v82_20_reg_5048                                   |   32|   0|   32|          0|
    |v82_21_reg_5036                                   |   32|   0|   32|          0|
    |v82_22_reg_5024                                   |   32|   0|   32|          0|
    |v82_23_reg_5012                                   |   32|   0|   32|          0|
    |v82_9_reg_5066                                    |   32|   0|   32|          0|
    |v82_reg_5054                                      |   32|   0|   32|          0|
    |xor_ln224_reg_3532                                |    1|   0|    1|          0|
    |zext_ln240_3_reg_3667                             |    9|   0|   64|         55|
    |zext_ln253_1_reg_4114                             |    9|   0|   64|         55|
    |add_ln253_1_reg_3767                              |   64|  32|    9|          0|
    |cmp101_reg_3647                                   |   64|  32|    1|          0|
    |cmp144_3_reg_3575                                 |   64|  32|    1|          0|
    |empty_17_reg_1872                                 |   64|  32|   32|          0|
    |empty_18_reg_1882                                 |   64|  32|   32|          0|
    |empty_19_reg_1892                                 |   64|  32|   32|          0|
    |empty_20_reg_1902                                 |   64|  32|   32|          0|
    |empty_21_reg_1912                                 |   64|  32|   32|          0|
    |empty_22_reg_1922                                 |   64|  32|   32|          0|
    |empty_23_reg_1812                                 |   64|  32|   32|          0|
    |empty_24_reg_1822                                 |   64|  32|   32|          0|
    |empty_25_reg_1832                                 |   64|  32|   32|          0|
    |empty_26_reg_1842                                 |   64|  32|   32|          0|
    |empty_27_reg_1852                                 |   64|  32|   32|          0|
    |empty_28_reg_1862                                 |   64|  32|   32|          0|
    |icmp_ln224_reg_3520                               |   64|  32|    1|          0|
    |icmp_ln234_reg_3583                               |   64|  32|    1|          0|
    |mux_case_221512_load_reg_3922                     |   64|  32|   32|          0|
    |mux_case_252432_load_reg_3928                     |   64|  32|   32|          0|
    |v344_0_0_3_read_reg_3802                          |   64|  32|   32|          0|
    |v344_1_0_3_read_reg_3837                          |   64|  32|   32|          0|
    |v65_10_addr_reg_4174                              |   64|  32|    9|          0|
    |v65_11_addr_reg_4180                              |   64|  32|    9|          0|
    |v65_12_addr_reg_4186                              |   64|  32|    9|          0|
    |v65_13_addr_reg_4192                              |   64|  32|    9|          0|
    |v65_14_addr_reg_4198                              |   64|  32|    9|          0|
    |v65_15_addr_reg_4204                              |   64|  32|    9|          0|
    |v65_1_addr_reg_4508                               |   64|  32|    9|          0|
    |v65_2_addr_reg_4138                               |   64|  32|    9|          0|
    |v65_3_addr_reg_4144                               |   64|  32|    9|          0|
    |v65_4_addr_reg_4150                               |   64|  32|    9|          0|
    |v65_5_addr_reg_4156                               |   64|  32|    9|          0|
    |v65_6_addr_reg_4162                               |   64|  32|    9|          0|
    |v65_7_addr_reg_4168                               |   64|  32|    9|          0|
    |v65_8_addr_reg_4514                               |   64|  32|    9|          0|
    |v65_9_addr_reg_4520                               |   64|  32|    9|          0|
    |v65_addr_reg_4502                                 |   64|  32|    9|          0|
    |v66_10_addr_reg_3892                              |   64|  32|    9|          0|
    |v66_11_addr_reg_3897                              |   64|  32|    9|          0|
    |v66_1_addr_reg_3847                               |   64|  32|    9|          0|
    |v66_2_addr_reg_3852                               |   64|  32|    9|          0|
    |v66_3_addr_reg_3857                               |   64|  32|    9|          0|
    |v66_8_addr_reg_3882                               |   64|  32|    9|          0|
    |v66_9_addr_reg_3887                               |   64|  32|    9|          0|
    |v66_addr_reg_3842                                 |   64|  32|    9|          0|
    |v79_16_reg_4034                                   |   64|  32|   32|          0|
    |v79_17_reg_4026                                   |   64|  32|   32|          0|
    |v79_6_reg_4002                                    |   64|  32|   32|          0|
    |v79_7_reg_3994                                    |   64|  32|   32|          0|
    |zext_ln253_1_reg_4114                             |   64|  32|   64|         55|
    +--------------------------------------------------+-----+----+-----+-----------+
    |Total                                             |11977|1600| 9820|        165|
    +--------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         node6|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         node6|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         node6|  return value|
|v344_0_1_1_dout            |   in|   32|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_empty_n         |   in|    1|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_1_1_read            |  out|    1|     ap_fifo|    v344_0_1_1|       pointer|
|v344_0_2_1_dout            |   in|   32|     ap_fifo|    v344_0_2_1|       pointer|
|v344_0_2_1_num_data_valid  |   in|   11|     ap_fifo|    v344_0_2_1|       pointer|
|v344_0_2_1_fifo_cap        |   in|   11|     ap_fifo|    v344_0_2_1|       pointer|
|v344_0_2_1_empty_n         |   in|    1|     ap_fifo|    v344_0_2_1|       pointer|
|v344_0_2_1_read            |  out|    1|     ap_fifo|    v344_0_2_1|       pointer|
|v344_0_3_1_dout            |   in|   32|     ap_fifo|    v344_0_3_1|       pointer|
|v344_0_3_1_num_data_valid  |   in|   11|     ap_fifo|    v344_0_3_1|       pointer|
|v344_0_3_1_fifo_cap        |   in|   11|     ap_fifo|    v344_0_3_1|       pointer|
|v344_0_3_1_empty_n         |   in|    1|     ap_fifo|    v344_0_3_1|       pointer|
|v344_0_3_1_read            |  out|    1|     ap_fifo|    v344_0_3_1|       pointer|
|v344_0_0_2_dout            |   in|   32|     ap_fifo|    v344_0_0_2|       pointer|
|v344_0_0_2_num_data_valid  |   in|   11|     ap_fifo|    v344_0_0_2|       pointer|
|v344_0_0_2_fifo_cap        |   in|   11|     ap_fifo|    v344_0_0_2|       pointer|
|v344_0_0_2_empty_n         |   in|    1|     ap_fifo|    v344_0_0_2|       pointer|
|v344_0_0_2_read            |  out|    1|     ap_fifo|    v344_0_0_2|       pointer|
|v344_0_1_2_dout            |   in|   32|     ap_fifo|    v344_0_1_2|       pointer|
|v344_0_1_2_num_data_valid  |   in|   11|     ap_fifo|    v344_0_1_2|       pointer|
|v344_0_1_2_fifo_cap        |   in|   11|     ap_fifo|    v344_0_1_2|       pointer|
|v344_0_1_2_empty_n         |   in|    1|     ap_fifo|    v344_0_1_2|       pointer|
|v344_0_1_2_read            |  out|    1|     ap_fifo|    v344_0_1_2|       pointer|
|v344_0_2_2_dout            |   in|   32|     ap_fifo|    v344_0_2_2|       pointer|
|v344_0_2_2_num_data_valid  |   in|   11|     ap_fifo|    v344_0_2_2|       pointer|
|v344_0_2_2_fifo_cap        |   in|   11|     ap_fifo|    v344_0_2_2|       pointer|
|v344_0_2_2_empty_n         |   in|    1|     ap_fifo|    v344_0_2_2|       pointer|
|v344_0_2_2_read            |  out|    1|     ap_fifo|    v344_0_2_2|       pointer|
|v344_0_3_2_dout            |   in|   32|     ap_fifo|    v344_0_3_2|       pointer|
|v344_0_3_2_num_data_valid  |   in|   11|     ap_fifo|    v344_0_3_2|       pointer|
|v344_0_3_2_fifo_cap        |   in|   11|     ap_fifo|    v344_0_3_2|       pointer|
|v344_0_3_2_empty_n         |   in|    1|     ap_fifo|    v344_0_3_2|       pointer|
|v344_0_3_2_read            |  out|    1|     ap_fifo|    v344_0_3_2|       pointer|
|v344_0_0_3_dout            |   in|   32|     ap_fifo|    v344_0_0_3|       pointer|
|v344_0_0_3_num_data_valid  |   in|   11|     ap_fifo|    v344_0_0_3|       pointer|
|v344_0_0_3_fifo_cap        |   in|   11|     ap_fifo|    v344_0_0_3|       pointer|
|v344_0_0_3_empty_n         |   in|    1|     ap_fifo|    v344_0_0_3|       pointer|
|v344_0_0_3_read            |  out|    1|     ap_fifo|    v344_0_0_3|       pointer|
|v344_1_1_1_dout            |   in|   32|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_num_data_valid  |   in|   11|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_fifo_cap        |   in|   11|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_empty_n         |   in|    1|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_1_1_read            |  out|    1|     ap_fifo|    v344_1_1_1|       pointer|
|v344_1_2_1_dout            |   in|   32|     ap_fifo|    v344_1_2_1|       pointer|
|v344_1_2_1_num_data_valid  |   in|   11|     ap_fifo|    v344_1_2_1|       pointer|
|v344_1_2_1_fifo_cap        |   in|   11|     ap_fifo|    v344_1_2_1|       pointer|
|v344_1_2_1_empty_n         |   in|    1|     ap_fifo|    v344_1_2_1|       pointer|
|v344_1_2_1_read            |  out|    1|     ap_fifo|    v344_1_2_1|       pointer|
|v344_1_3_1_dout            |   in|   32|     ap_fifo|    v344_1_3_1|       pointer|
|v344_1_3_1_num_data_valid  |   in|   11|     ap_fifo|    v344_1_3_1|       pointer|
|v344_1_3_1_fifo_cap        |   in|   11|     ap_fifo|    v344_1_3_1|       pointer|
|v344_1_3_1_empty_n         |   in|    1|     ap_fifo|    v344_1_3_1|       pointer|
|v344_1_3_1_read            |  out|    1|     ap_fifo|    v344_1_3_1|       pointer|
|v344_1_0_2_dout            |   in|   32|     ap_fifo|    v344_1_0_2|       pointer|
|v344_1_0_2_num_data_valid  |   in|   11|     ap_fifo|    v344_1_0_2|       pointer|
|v344_1_0_2_fifo_cap        |   in|   11|     ap_fifo|    v344_1_0_2|       pointer|
|v344_1_0_2_empty_n         |   in|    1|     ap_fifo|    v344_1_0_2|       pointer|
|v344_1_0_2_read            |  out|    1|     ap_fifo|    v344_1_0_2|       pointer|
|v344_1_1_2_dout            |   in|   32|     ap_fifo|    v344_1_1_2|       pointer|
|v344_1_1_2_num_data_valid  |   in|   11|     ap_fifo|    v344_1_1_2|       pointer|
|v344_1_1_2_fifo_cap        |   in|   11|     ap_fifo|    v344_1_1_2|       pointer|
|v344_1_1_2_empty_n         |   in|    1|     ap_fifo|    v344_1_1_2|       pointer|
|v344_1_1_2_read            |  out|    1|     ap_fifo|    v344_1_1_2|       pointer|
|v344_1_2_2_dout            |   in|   32|     ap_fifo|    v344_1_2_2|       pointer|
|v344_1_2_2_num_data_valid  |   in|   11|     ap_fifo|    v344_1_2_2|       pointer|
|v344_1_2_2_fifo_cap        |   in|   11|     ap_fifo|    v344_1_2_2|       pointer|
|v344_1_2_2_empty_n         |   in|    1|     ap_fifo|    v344_1_2_2|       pointer|
|v344_1_2_2_read            |  out|    1|     ap_fifo|    v344_1_2_2|       pointer|
|v344_1_3_2_dout            |   in|   32|     ap_fifo|    v344_1_3_2|       pointer|
|v344_1_3_2_num_data_valid  |   in|   11|     ap_fifo|    v344_1_3_2|       pointer|
|v344_1_3_2_fifo_cap        |   in|   11|     ap_fifo|    v344_1_3_2|       pointer|
|v344_1_3_2_empty_n         |   in|    1|     ap_fifo|    v344_1_3_2|       pointer|
|v344_1_3_2_read            |  out|    1|     ap_fifo|    v344_1_3_2|       pointer|
|v344_1_0_3_dout            |   in|   32|     ap_fifo|    v344_1_0_3|       pointer|
|v344_1_0_3_num_data_valid  |   in|   11|     ap_fifo|    v344_1_0_3|       pointer|
|v344_1_0_3_fifo_cap        |   in|   11|     ap_fifo|    v344_1_0_3|       pointer|
|v344_1_0_3_empty_n         |   in|    1|     ap_fifo|    v344_1_0_3|       pointer|
|v344_1_0_3_read            |  out|    1|     ap_fifo|    v344_1_0_3|       pointer|
|v344_0_1_3_dout            |   in|   32|     ap_fifo|    v344_0_1_3|       pointer|
|v344_0_1_3_num_data_valid  |   in|   11|     ap_fifo|    v344_0_1_3|       pointer|
|v344_0_1_3_fifo_cap        |   in|   11|     ap_fifo|    v344_0_1_3|       pointer|
|v344_0_1_3_empty_n         |   in|    1|     ap_fifo|    v344_0_1_3|       pointer|
|v344_0_1_3_read            |  out|    1|     ap_fifo|    v344_0_1_3|       pointer|
|v344_0_2_3_dout            |   in|   32|     ap_fifo|    v344_0_2_3|       pointer|
|v344_0_2_3_num_data_valid  |   in|   11|     ap_fifo|    v344_0_2_3|       pointer|
|v344_0_2_3_fifo_cap        |   in|   11|     ap_fifo|    v344_0_2_3|       pointer|
|v344_0_2_3_empty_n         |   in|    1|     ap_fifo|    v344_0_2_3|       pointer|
|v344_0_2_3_read            |  out|    1|     ap_fifo|    v344_0_2_3|       pointer|
|v344_0_3_3_dout            |   in|   32|     ap_fifo|    v344_0_3_3|       pointer|
|v344_0_3_3_num_data_valid  |   in|   11|     ap_fifo|    v344_0_3_3|       pointer|
|v344_0_3_3_fifo_cap        |   in|   11|     ap_fifo|    v344_0_3_3|       pointer|
|v344_0_3_3_empty_n         |   in|    1|     ap_fifo|    v344_0_3_3|       pointer|
|v344_0_3_3_read            |  out|    1|     ap_fifo|    v344_0_3_3|       pointer|
|v344_1_1_3_dout            |   in|   32|     ap_fifo|    v344_1_1_3|       pointer|
|v344_1_1_3_num_data_valid  |   in|   11|     ap_fifo|    v344_1_1_3|       pointer|
|v344_1_1_3_fifo_cap        |   in|   11|     ap_fifo|    v344_1_1_3|       pointer|
|v344_1_1_3_empty_n         |   in|    1|     ap_fifo|    v344_1_1_3|       pointer|
|v344_1_1_3_read            |  out|    1|     ap_fifo|    v344_1_1_3|       pointer|
|v344_1_2_3_dout            |   in|   32|     ap_fifo|    v344_1_2_3|       pointer|
|v344_1_2_3_num_data_valid  |   in|   11|     ap_fifo|    v344_1_2_3|       pointer|
|v344_1_2_3_fifo_cap        |   in|   11|     ap_fifo|    v344_1_2_3|       pointer|
|v344_1_2_3_empty_n         |   in|    1|     ap_fifo|    v344_1_2_3|       pointer|
|v344_1_2_3_read            |  out|    1|     ap_fifo|    v344_1_2_3|       pointer|
|v344_1_3_3_dout            |   in|   32|     ap_fifo|    v344_1_3_3|       pointer|
|v344_1_3_3_num_data_valid  |   in|   11|     ap_fifo|    v344_1_3_3|       pointer|
|v344_1_3_3_fifo_cap        |   in|   11|     ap_fifo|    v344_1_3_3|       pointer|
|v344_1_3_3_empty_n         |   in|    1|     ap_fifo|    v344_1_3_3|       pointer|
|v344_1_3_3_read            |  out|    1|     ap_fifo|    v344_1_3_3|       pointer|
|v344_0_0_0_dout            |   in|   32|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_empty_n         |   in|    1|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_0_0_read            |  out|    1|     ap_fifo|    v344_0_0_0|       pointer|
|v344_0_1_0_dout            |   in|   32|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_empty_n         |   in|    1|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_1_0_read            |  out|    1|     ap_fifo|    v344_0_1_0|       pointer|
|v344_0_2_0_dout            |   in|   32|     ap_fifo|    v344_0_2_0|       pointer|
|v344_0_2_0_num_data_valid  |   in|   11|     ap_fifo|    v344_0_2_0|       pointer|
|v344_0_2_0_fifo_cap        |   in|   11|     ap_fifo|    v344_0_2_0|       pointer|
|v344_0_2_0_empty_n         |   in|    1|     ap_fifo|    v344_0_2_0|       pointer|
|v344_0_2_0_read            |  out|    1|     ap_fifo|    v344_0_2_0|       pointer|
|v344_0_3_0_dout            |   in|   32|     ap_fifo|    v344_0_3_0|       pointer|
|v344_0_3_0_num_data_valid  |   in|   11|     ap_fifo|    v344_0_3_0|       pointer|
|v344_0_3_0_fifo_cap        |   in|   11|     ap_fifo|    v344_0_3_0|       pointer|
|v344_0_3_0_empty_n         |   in|    1|     ap_fifo|    v344_0_3_0|       pointer|
|v344_0_3_0_read            |  out|    1|     ap_fifo|    v344_0_3_0|       pointer|
|v344_0_0_1_dout            |   in|   32|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_empty_n         |   in|    1|     ap_fifo|    v344_0_0_1|       pointer|
|v344_0_0_1_read            |  out|    1|     ap_fifo|    v344_0_0_1|       pointer|
|v344_1_0_0_dout            |   in|   32|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_num_data_valid  |   in|   11|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_fifo_cap        |   in|   11|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_empty_n         |   in|    1|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_0_0_read            |  out|    1|     ap_fifo|    v344_1_0_0|       pointer|
|v344_1_1_0_dout            |   in|   32|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_num_data_valid  |   in|   11|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_fifo_cap        |   in|   11|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_empty_n         |   in|    1|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_1_0_read            |  out|    1|     ap_fifo|    v344_1_1_0|       pointer|
|v344_1_2_0_dout            |   in|   32|     ap_fifo|    v344_1_2_0|       pointer|
|v344_1_2_0_num_data_valid  |   in|   11|     ap_fifo|    v344_1_2_0|       pointer|
|v344_1_2_0_fifo_cap        |   in|   11|     ap_fifo|    v344_1_2_0|       pointer|
|v344_1_2_0_empty_n         |   in|    1|     ap_fifo|    v344_1_2_0|       pointer|
|v344_1_2_0_read            |  out|    1|     ap_fifo|    v344_1_2_0|       pointer|
|v344_1_3_0_dout            |   in|   32|     ap_fifo|    v344_1_3_0|       pointer|
|v344_1_3_0_num_data_valid  |   in|   11|     ap_fifo|    v344_1_3_0|       pointer|
|v344_1_3_0_fifo_cap        |   in|   11|     ap_fifo|    v344_1_3_0|       pointer|
|v344_1_3_0_empty_n         |   in|    1|     ap_fifo|    v344_1_3_0|       pointer|
|v344_1_3_0_read            |  out|    1|     ap_fifo|    v344_1_3_0|       pointer|
|v344_1_0_1_dout            |   in|   32|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_num_data_valid  |   in|   11|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_fifo_cap        |   in|   11|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_empty_n         |   in|    1|     ap_fifo|    v344_1_0_1|       pointer|
|v344_1_0_1_read            |  out|    1|     ap_fifo|    v344_1_0_1|       pointer|
|v61_0_0_0_address0         |  out|    9|   ap_memory|     v61_0_0_0|         array|
|v61_0_0_0_ce0              |  out|    1|   ap_memory|     v61_0_0_0|         array|
|v61_0_0_0_q0               |   in|   32|   ap_memory|     v61_0_0_0|         array|
|v61_0_0_1_address0         |  out|    9|   ap_memory|     v61_0_0_1|         array|
|v61_0_0_1_ce0              |  out|    1|   ap_memory|     v61_0_0_1|         array|
|v61_0_0_1_q0               |   in|   32|   ap_memory|     v61_0_0_1|         array|
|v61_0_1_0_address0         |  out|    9|   ap_memory|     v61_0_1_0|         array|
|v61_0_1_0_ce0              |  out|    1|   ap_memory|     v61_0_1_0|         array|
|v61_0_1_0_q0               |   in|   32|   ap_memory|     v61_0_1_0|         array|
|v61_0_1_1_address0         |  out|    9|   ap_memory|     v61_0_1_1|         array|
|v61_0_1_1_ce0              |  out|    1|   ap_memory|     v61_0_1_1|         array|
|v61_0_1_1_q0               |   in|   32|   ap_memory|     v61_0_1_1|         array|
|v61_0_2_0_address0         |  out|    9|   ap_memory|     v61_0_2_0|         array|
|v61_0_2_0_ce0              |  out|    1|   ap_memory|     v61_0_2_0|         array|
|v61_0_2_0_q0               |   in|   32|   ap_memory|     v61_0_2_0|         array|
|v61_0_2_1_address0         |  out|    9|   ap_memory|     v61_0_2_1|         array|
|v61_0_2_1_ce0              |  out|    1|   ap_memory|     v61_0_2_1|         array|
|v61_0_2_1_q0               |   in|   32|   ap_memory|     v61_0_2_1|         array|
|v61_0_3_0_address0         |  out|    9|   ap_memory|     v61_0_3_0|         array|
|v61_0_3_0_ce0              |  out|    1|   ap_memory|     v61_0_3_0|         array|
|v61_0_3_0_q0               |   in|   32|   ap_memory|     v61_0_3_0|         array|
|v61_0_3_1_address0         |  out|    9|   ap_memory|     v61_0_3_1|         array|
|v61_0_3_1_ce0              |  out|    1|   ap_memory|     v61_0_3_1|         array|
|v61_0_3_1_q0               |   in|   32|   ap_memory|     v61_0_3_1|         array|
|v61_1_0_0_address0         |  out|    9|   ap_memory|     v61_1_0_0|         array|
|v61_1_0_0_ce0              |  out|    1|   ap_memory|     v61_1_0_0|         array|
|v61_1_0_0_q0               |   in|   32|   ap_memory|     v61_1_0_0|         array|
|v61_1_0_1_address0         |  out|    9|   ap_memory|     v61_1_0_1|         array|
|v61_1_0_1_ce0              |  out|    1|   ap_memory|     v61_1_0_1|         array|
|v61_1_0_1_q0               |   in|   32|   ap_memory|     v61_1_0_1|         array|
|v61_1_1_0_address0         |  out|    9|   ap_memory|     v61_1_1_0|         array|
|v61_1_1_0_ce0              |  out|    1|   ap_memory|     v61_1_1_0|         array|
|v61_1_1_0_q0               |   in|   32|   ap_memory|     v61_1_1_0|         array|
|v61_1_1_1_address0         |  out|    9|   ap_memory|     v61_1_1_1|         array|
|v61_1_1_1_ce0              |  out|    1|   ap_memory|     v61_1_1_1|         array|
|v61_1_1_1_q0               |   in|   32|   ap_memory|     v61_1_1_1|         array|
|v61_1_2_0_address0         |  out|    9|   ap_memory|     v61_1_2_0|         array|
|v61_1_2_0_ce0              |  out|    1|   ap_memory|     v61_1_2_0|         array|
|v61_1_2_0_q0               |   in|   32|   ap_memory|     v61_1_2_0|         array|
|v61_1_2_1_address0         |  out|    9|   ap_memory|     v61_1_2_1|         array|
|v61_1_2_1_ce0              |  out|    1|   ap_memory|     v61_1_2_1|         array|
|v61_1_2_1_q0               |   in|   32|   ap_memory|     v61_1_2_1|         array|
|v61_1_3_0_address0         |  out|    9|   ap_memory|     v61_1_3_0|         array|
|v61_1_3_0_ce0              |  out|    1|   ap_memory|     v61_1_3_0|         array|
|v61_1_3_0_q0               |   in|   32|   ap_memory|     v61_1_3_0|         array|
|v61_1_3_1_address0         |  out|    9|   ap_memory|     v61_1_3_1|         array|
|v61_1_3_1_ce0              |  out|    1|   ap_memory|     v61_1_3_1|         array|
|v61_1_3_1_q0               |   in|   32|   ap_memory|     v61_1_3_1|         array|
|v63_0_0_0_address0         |  out|    9|   ap_memory|     v63_0_0_0|         array|
|v63_0_0_0_ce0              |  out|    1|   ap_memory|     v63_0_0_0|         array|
|v63_0_0_0_we0              |  out|    1|   ap_memory|     v63_0_0_0|         array|
|v63_0_0_0_d0               |  out|   32|   ap_memory|     v63_0_0_0|         array|
|v63_0_0_1_address0         |  out|    9|   ap_memory|     v63_0_0_1|         array|
|v63_0_0_1_ce0              |  out|    1|   ap_memory|     v63_0_0_1|         array|
|v63_0_0_1_we0              |  out|    1|   ap_memory|     v63_0_0_1|         array|
|v63_0_0_1_d0               |  out|   32|   ap_memory|     v63_0_0_1|         array|
|v63_0_1_0_address0         |  out|    9|   ap_memory|     v63_0_1_0|         array|
|v63_0_1_0_ce0              |  out|    1|   ap_memory|     v63_0_1_0|         array|
|v63_0_1_0_we0              |  out|    1|   ap_memory|     v63_0_1_0|         array|
|v63_0_1_0_d0               |  out|   32|   ap_memory|     v63_0_1_0|         array|
|v63_0_1_1_address0         |  out|    9|   ap_memory|     v63_0_1_1|         array|
|v63_0_1_1_ce0              |  out|    1|   ap_memory|     v63_0_1_1|         array|
|v63_0_1_1_we0              |  out|    1|   ap_memory|     v63_0_1_1|         array|
|v63_0_1_1_d0               |  out|   32|   ap_memory|     v63_0_1_1|         array|
|v63_0_2_0_address0         |  out|    9|   ap_memory|     v63_0_2_0|         array|
|v63_0_2_0_ce0              |  out|    1|   ap_memory|     v63_0_2_0|         array|
|v63_0_2_0_we0              |  out|    1|   ap_memory|     v63_0_2_0|         array|
|v63_0_2_0_d0               |  out|   32|   ap_memory|     v63_0_2_0|         array|
|v63_0_2_1_address0         |  out|    9|   ap_memory|     v63_0_2_1|         array|
|v63_0_2_1_ce0              |  out|    1|   ap_memory|     v63_0_2_1|         array|
|v63_0_2_1_we0              |  out|    1|   ap_memory|     v63_0_2_1|         array|
|v63_0_2_1_d0               |  out|   32|   ap_memory|     v63_0_2_1|         array|
|v63_0_3_0_address0         |  out|    9|   ap_memory|     v63_0_3_0|         array|
|v63_0_3_0_ce0              |  out|    1|   ap_memory|     v63_0_3_0|         array|
|v63_0_3_0_we0              |  out|    1|   ap_memory|     v63_0_3_0|         array|
|v63_0_3_0_d0               |  out|   32|   ap_memory|     v63_0_3_0|         array|
|v63_0_3_1_address0         |  out|    9|   ap_memory|     v63_0_3_1|         array|
|v63_0_3_1_ce0              |  out|    1|   ap_memory|     v63_0_3_1|         array|
|v63_0_3_1_we0              |  out|    1|   ap_memory|     v63_0_3_1|         array|
|v63_0_3_1_d0               |  out|   32|   ap_memory|     v63_0_3_1|         array|
|v63_1_0_0_address0         |  out|    9|   ap_memory|     v63_1_0_0|         array|
|v63_1_0_0_ce0              |  out|    1|   ap_memory|     v63_1_0_0|         array|
|v63_1_0_0_we0              |  out|    1|   ap_memory|     v63_1_0_0|         array|
|v63_1_0_0_d0               |  out|   32|   ap_memory|     v63_1_0_0|         array|
|v63_1_0_1_address0         |  out|    9|   ap_memory|     v63_1_0_1|         array|
|v63_1_0_1_ce0              |  out|    1|   ap_memory|     v63_1_0_1|         array|
|v63_1_0_1_we0              |  out|    1|   ap_memory|     v63_1_0_1|         array|
|v63_1_0_1_d0               |  out|   32|   ap_memory|     v63_1_0_1|         array|
|v63_1_1_0_address0         |  out|    9|   ap_memory|     v63_1_1_0|         array|
|v63_1_1_0_ce0              |  out|    1|   ap_memory|     v63_1_1_0|         array|
|v63_1_1_0_we0              |  out|    1|   ap_memory|     v63_1_1_0|         array|
|v63_1_1_0_d0               |  out|   32|   ap_memory|     v63_1_1_0|         array|
|v63_1_1_1_address0         |  out|    9|   ap_memory|     v63_1_1_1|         array|
|v63_1_1_1_ce0              |  out|    1|   ap_memory|     v63_1_1_1|         array|
|v63_1_1_1_we0              |  out|    1|   ap_memory|     v63_1_1_1|         array|
|v63_1_1_1_d0               |  out|   32|   ap_memory|     v63_1_1_1|         array|
|v63_1_2_0_address0         |  out|    9|   ap_memory|     v63_1_2_0|         array|
|v63_1_2_0_ce0              |  out|    1|   ap_memory|     v63_1_2_0|         array|
|v63_1_2_0_we0              |  out|    1|   ap_memory|     v63_1_2_0|         array|
|v63_1_2_0_d0               |  out|   32|   ap_memory|     v63_1_2_0|         array|
|v63_1_2_1_address0         |  out|    9|   ap_memory|     v63_1_2_1|         array|
|v63_1_2_1_ce0              |  out|    1|   ap_memory|     v63_1_2_1|         array|
|v63_1_2_1_we0              |  out|    1|   ap_memory|     v63_1_2_1|         array|
|v63_1_2_1_d0               |  out|   32|   ap_memory|     v63_1_2_1|         array|
|v63_1_3_0_address0         |  out|    9|   ap_memory|     v63_1_3_0|         array|
|v63_1_3_0_ce0              |  out|    1|   ap_memory|     v63_1_3_0|         array|
|v63_1_3_0_we0              |  out|    1|   ap_memory|     v63_1_3_0|         array|
|v63_1_3_0_d0               |  out|   32|   ap_memory|     v63_1_3_0|         array|
|v63_1_3_1_address0         |  out|    9|   ap_memory|     v63_1_3_1|         array|
|v63_1_3_1_ce0              |  out|    1|   ap_memory|     v63_1_3_1|         array|
|v63_1_3_1_we0              |  out|    1|   ap_memory|     v63_1_3_1|         array|
|v63_1_3_1_d0               |  out|   32|   ap_memory|     v63_1_3_1|         array|
+---------------------------+-----+-----+------------+--------------+--------------+

