# do half_addr.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module half_addr
# 
# Top level modules:
# 	half_addr
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module half_addr_vlg_sample_tst
# -- Compiling module half_addr_vlg_check_tst
# -- Compiling module half_addr_vlg_vec_tst
# 
# Top level modules:
# 	half_addr_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.half_addr_vlg_vec_tst 
# Loading work.half_addr_vlg_vec_tst
# Loading work.half_addr
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.half_addr_vlg_sample_tst
# Loading work.half_addr_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from half_addr_v.sdo
# Loading timing data from half_addr_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /half_addr_vlg_vec_tst File: Waveform.vwf.vt
# ERROR! Vector Mismatch for output port SUM :: @time = 12160000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port CO :: @time = 14720000.000 ps
#      Expected value = 0
#      Real value = 1
#           2 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform.vwf.vt(179)
#    Time: 100 us  Iteration: 0  Instance: /half_addr_vlg_vec_tst/tb_out
