
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Digital/lab/Test1/pa.fromHdl.tcl
# create_project -name Test1 -dir "D:/Digital/lab/Test1/planAhead_run_2" -part xc3s400tq144-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Alps.ucf" [current_fileset -constrset]
Adding file 'D:/Digital/lab/Test1/Alps.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Alps.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Alps $srcset
# add_files [list {Alps.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s400tq144-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Digital/lab/Test1/Alps.vf" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/tq144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/tq144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [D:/Digital/lab/Test1/Alps.ucf]
Finished Parsing UCF File [D:/Digital/lab/Test1/Alps.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1d2f0030
open_rtl_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 579.551 ; gain = 124.078
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  LED1_P33]]
startgroup
set_property package_pin P33 [get_ports LED1_P33]
endgroup
startgroup
set_property package_pin P35 [get_ports LED2_P34]
endgroup
set_property package_pin "" [get_ports [list  SW0_P24]]
set_property package_pin "" [get_ports [list  SW1_P25]]
startgroup
set_property package_pin P24 [get_ports SW0_P24]
endgroup
startgroup
set_property package_pin P25 [get_ports SW1_P25]
endgroup
set_property is_loc_fixed false [get_ports [list  SW1_P25]]
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Sep 08 22:19:00 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
