set_property SRC_FILE_INFO {cfile:c:/Projects/srio_spi/srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_ooc.xdc rfile:../../../srio_spi.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_ooc.xdc id:1 order:EARLY} [current_design]
set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
set_case_analysis 0 [get_pins [list inst/mode_1x inst/srio_clk_inst/mode_1x inst/srio_gen2_0_block_inst/mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/PP_mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/PP_mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/PP_mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/PP_mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_cs_gen_inst/PP_mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/PP_mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/PPI_mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPI_mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPI_mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/PP_mode_1x inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PP_mode_1x]]
