{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519891926195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519891926200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 15:12:05 2018 " "Processing started: Thu Mar 01 15:12:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519891926200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891926200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCIeHello -c PCIeHello " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCIeHello -c PCIeHello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891926200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519891927324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519891927324 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pcie_core_mem.qsys " "Elaborating Platform Designer system entity \"pcie_core_mem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519891946884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:12:49 Progress: Loading PCIeHello/pcie_core_mem.qsys " "2018.03.01.15:12:49 Progress: Loading PCIeHello/pcie_core_mem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891969489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:12:51 Progress: Reading input file " "2018.03.01.15:12:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891971806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:12:51 Progress: Adding Actuator \[Actuator 1.0\] " "2018.03.01.15:12:51 Progress: Adding Actuator \[Actuator 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891971941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:12:56 Progress: Parameterizing module Actuator " "2018.03.01.15:12:56 Progress: Parameterizing module Actuator" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891976220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:12:56 Progress: Adding OrAtom \[OrAtom 1.0\] " "2018.03.01.15:12:56 Progress: Adding OrAtom \[OrAtom 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891976224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:12:56 Progress: Parameterizing module OrAtom " "2018.03.01.15:12:56 Progress: Parameterizing module OrAtom" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891976760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:12:56 Progress: Adding PCIe_hard_ip \[altera_pcie_hard_ip 17.1\] " "2018.03.01.15:12:56 Progress: Adding PCIe_hard_ip \[altera_pcie_hard_ip 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891976763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:13:02 Progress: Parameterizing module PCIe_hard_ip " "2018.03.01.15:13:02 Progress: Parameterizing module PCIe_hard_ip" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891982850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:13:02 Progress: Adding RamDes \[RamDes 1.0\] " "2018.03.01.15:13:02 Progress: Adding RamDes \[RamDes 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891982858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:13:02 Progress: Parameterizing module RamDes " "2018.03.01.15:13:02 Progress: Parameterizing module RamDes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891982923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:13:02 Progress: Adding RamSrc \[RamSrc 1.0\] " "2018.03.01.15:13:02 Progress: Adding RamSrc \[RamSrc 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891982924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:13:03 Progress: Parameterizing module RamSrc " "2018.03.01.15:13:03 Progress: Parameterizing module RamSrc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891983003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:13:03 Progress: Adding RegMask \[RegMask 1.0\] " "2018.03.01.15:13:03 Progress: Adding RegMask \[RegMask 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891983006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:13:03 Progress: Parameterizing module RegMask " "2018.03.01.15:13:03 Progress: Parameterizing module RegMask" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891983059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:13:03 Progress: Building connections " "2018.03.01.15:13:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891983060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:13:03 Progress: Parameterizing connections " "2018.03.01.15:13:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891983105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:13:03 Progress: Validating " "2018.03.01.15:13:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891983108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.01.15:13:04 Progress: Done reading input file " "2018.03.01.15:13:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891984845 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.pcie_core_mem: Module dependency loop involving: \"PCIe_hard_ip\" (altera_pcie_hard_ip 17.1) " "Pcie_core_mem.pcie_core_mem: Module dependency loop involving: \"PCIe_hard_ip\" (altera_pcie_hard_ip 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem.PCIe_hard_ip:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address " "Pcie_core_mem.PCIe_hard_ip:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986708 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.PCIe_hard_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1) " "Pcie_core_mem.PCIe_hard_ip.PCIe_hard_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986708 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.PCIe_hard_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1), \"avalon_clk\" (altera_clock_bridge 17.1) " "Pcie_core_mem.PCIe_hard_ip.PCIe_hard_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1), \"avalon_clk\" (altera_clock_bridge 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip:  Txs Address width is 15 " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip:  Txs Address width is 15" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: Application clock frequency is 125 Mhz  " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: Application clock frequency is 125 Mhz " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986714 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_ack: Interface has no signals " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986714 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_num: Interface has no signals " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986715 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_req: Interface has no signals " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986715 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.test_out_export: Interface has no signals " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem.PCIe_hard_ip.altgx_internal: Family: Cyclone IV GX " "Pcie_core_mem.PCIe_hard_ip.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem.PCIe_hard_ip.altgx_internal: Lanes: 1 " "Pcie_core_mem.PCIe_hard_ip.altgx_internal: Lanes: 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986723 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986724 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986725 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986726 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986726 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986730 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986731 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986732 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986732 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986735 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986735 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986736 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986736 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986748 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986758 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986758 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986758 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986758 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986759 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986759 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986796 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986796 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported " "Pcie_core_mem.PCIe_hard_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986796 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.test_in must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.test_in must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986796 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.clocks_sim must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.clocks_sim must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986796 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_busy must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_busy must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986796 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.pipe_ext must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.pipe_ext must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986796 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.powerdown must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.powerdown must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986826 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_togxb must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_togxb must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986828 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_fromgxb_0 must be exported, or connected to a matching conduit. " "Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_fromgxb_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986829 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcie_core_mem.PCIe_hard_ip: Interrupt sender PCIe_hard_ip.cra_irq is not connected to an interrupt receiver " "Pcie_core_mem.PCIe_hard_ip: Interrupt sender PCIe_hard_ip.cra_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891986829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem: Generating pcie_core_mem \"pcie_core_mem\" for QUARTUS_SYNTH " "Pcie_core_mem: Generating pcie_core_mem \"pcie_core_mem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891988124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Actuator: \"pcie_core_mem\" instantiated Actuator \"Actuator\" " "Actuator: \"pcie_core_mem\" instantiated Actuator \"Actuator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891997921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OrAtom: \"pcie_core_mem\" instantiated OrAtom \"OrAtom\" " "OrAtom: \"pcie_core_mem\" instantiated OrAtom \"OrAtom\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891997923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip: \"pcie_core_mem\" instantiated altera_pcie_hard_ip \"PCIe_hard_ip\" " "PCIe_hard_ip: \"pcie_core_mem\" instantiated altera_pcie_hard_ip \"PCIe_hard_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891999039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RamDes: \"pcie_core_mem\" instantiated RamDes \"RamDes\" " "RamDes: \"pcie_core_mem\" instantiated RamDes \"RamDes\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891999041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RamSrc: \"pcie_core_mem\" instantiated RamSrc \"RamSrc\" " "RamSrc: \"pcie_core_mem\" instantiated RamSrc \"RamSrc\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891999043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RegMask: \"pcie_core_mem\" instantiated RegMask \"RegMask\" " "RegMask: \"pcie_core_mem\" instantiated RegMask \"RegMask\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519891999045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892003134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892003676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892004209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892004722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892005244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892005756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"pcie_core_mem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"pcie_core_mem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892009320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"pcie_core_mem\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"pcie_core_mem\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892009336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"pcie_core_mem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"pcie_core_mem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892009345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_internal_hip: \"PCIe_hard_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\" " "Pcie_internal_hip: \"PCIe_hard_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892009365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Family: Cyclone IV GX " "Altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892009377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Subprotocol: Gen 1-x1 " "Altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892009377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE pcie_core_mem_PCIe_hard_ip_altgx_internal.v " "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE pcie_core_mem_PCIe_hard_ip_altgx_internal.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892009397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\" " "Altgx_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_controller_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\" " "Reset_controller_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipe_interface_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\" " "Pipe_interface_internal: \"PCIe_hard_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_bar0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"PCIe_hard_ip_bar0_translator\" " "PCIe_hard_ip_bar0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"PCIe_hard_ip_bar0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_cra_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"PCIe_hard_ip_cra_translator\" " "PCIe_hard_ip_cra_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"PCIe_hard_ip_cra_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_bar0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"PCIe_hard_ip_bar0_agent\" " "PCIe_hard_ip_bar0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"PCIe_hard_ip_bar0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_cra_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"PCIe_hard_ip_cra_agent\" " "PCIe_hard_ip_cra_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"PCIe_hard_ip_cra_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_cra_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"PCIe_hard_ip_cra_agent_rsp_fifo\" " "PCIe_hard_ip_cra_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"PCIe_hard_ip_cra_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_bar0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"PCIe_hard_ip_bar0_limiter\" " "PCIe_hard_ip_bar0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"PCIe_hard_ip_bar0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_cra_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"PCIe_hard_ip_cra_burst_adapter\" " "PCIe_hard_ip_cra_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"PCIe_hard_ip_cra_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIe_hard_ip_cra_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"PCIe_hard_ip_cra_rsp_width_adapter\" " "PCIe_hard_ip_cra_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"PCIe_hard_ip_cra_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892013911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892014750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892015497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892016282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892016287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892016294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892016300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_core_mem: Done \"pcie_core_mem\" with 36 modules, 75 files " "Pcie_core_mem: Done \"pcie_core_mem\" with 36 modules, 75 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892016300 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pcie_core_mem.qsys " "Finished elaborating Platform Designer system entity \"pcie_core_mem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892017586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actuator.v 1 1 " "Found 1 design units, including 1 entities, in source file actuator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Actuator " "Found entity 1: Actuator" {  } { { "Actuator.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/Actuator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmask.v 1 1 " "Found 1 design units, including 1 entities, in source file regmask.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegMask " "Found entity 1: RegMask" {  } { { "RegMask.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/RegMask.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file ramsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamSrc " "Found entity 1: RamSrc" {  } { { "RamSrc.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/RamSrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdes.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamDes " "Found entity 1: RamDes" {  } { { "RamDes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/RamDes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE OrAtom.v(27) " "Verilog HDL Declaration information at OrAtom.v(27): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892017925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oratom.v 1 1 " "Found 1 design units, including 1 entities, in source file oratom.v" { { "Info" "ISGN_ENTITY_NAME" "1 OrAtom " "Found entity 1: OrAtom" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/pcie_core_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/pcie_core_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem " "Found entity 1: pcie_core_mem" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/actuator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/actuator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Actuator " "Found entity 1: Actuator" {  } { { "db/ip/pcie_core_mem/submodules/actuator.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/actuator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE oratom.v(27) " "Verilog HDL Declaration information at oratom.v(27): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892017936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/oratom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/oratom.v" { { "Info" "ISGN_ENTITY_NAME" "1 OrAtom " "Found entity 1: OrAtom" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/ramdes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/ramdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamDes " "Found entity 1: RamDes" {  } { { "db/ip/pcie_core_mem/submodules/ramdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/ramdes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/ramsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/ramsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamSrc " "Found entity 1: RamSrc" {  } { { "db/ip/pcie_core_mem/submodules/ramsrc.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/ramsrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/regmask.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/regmask.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegMask " "Found entity 1: RegMask" {  } { { "db/ip/pcie_core_mem/submodules/regmask.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/regmask.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/pcie_core_mem/submodules/altera_default_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/pcie_core_mem/submodules/altera_incr_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017976 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017989 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017989 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017989 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017989 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892017989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892017989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892017999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018019 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018036 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1519892018037 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1519892018038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/pcie_core_mem/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892018045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018064 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018064 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018064 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1519892018067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pll_100_250.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pll_125_250.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892018096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892018096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_PCIe_hard_ip " "Found entity 1: pcie_core_mem_PCIe_hard_ip" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8 " "Found entity 1: pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018267 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_mem_PCIe_hard_ip_altgx_internal " "Found entity 2: pcie_core_mem_PCIe_hard_ip_altgx_internal" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_irq_mapper " "Found entity 1: pcie_core_mem_irq_mapper" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0 " "Found entity 1: pcie_core_mem_mm_interconnect_0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_cmd_demux " "Found entity 1: pcie_core_mem_mm_interconnect_0_cmd_demux" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_cmd_mux " "Found entity 1: pcie_core_mem_mm_interconnect_0_cmd_mux" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_core_mem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892018316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_core_mem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892018316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_router_default_decode " "Found entity 1: pcie_core_mem_mm_interconnect_0_router_default_decode" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018319 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_mem_mm_interconnect_0_router " "Found entity 2: pcie_core_mem_mm_interconnect_0_router" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_core_mem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892018321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_core_mem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892018321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_router_001_default_decode " "Found entity 1: pcie_core_mem_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018323 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_mem_mm_interconnect_0_router_001 " "Found entity 2: pcie_core_mem_mm_interconnect_0_router_001" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_core_mem_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892018324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_core_mem_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892018325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_router_005_default_decode " "Found entity 1: pcie_core_mem_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018327 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_mem_mm_interconnect_0_router_005 " "Found entity 2: pcie_core_mem_mm_interconnect_0_router_005" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_core_mem_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892018328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_core_mem_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at pcie_core_mem_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519892018328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_router_006_default_decode " "Found entity 1: pcie_core_mem_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018333 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_mem_mm_interconnect_0_router_006 " "Found entity 2: pcie_core_mem_mm_interconnect_0_router_006" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_rsp_demux " "Found entity 1: pcie_core_mem_mm_interconnect_0_rsp_demux" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_mem_mm_interconnect_0_rsp_mux " "Found entity 1: pcie_core_mem_mm_interconnect_0_rsp_mux" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892018340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892018340 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892018341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892018341 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom OrAtom.v(30) " "Verilog HDL Parameter Declaration warning at OrAtom.v(30): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519892018342 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom OrAtom.v(31) " "Verilog HDL Parameter Declaration warning at OrAtom.v(31): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519892018343 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom OrAtom.v(32) " "Verilog HDL Parameter Declaration warning at OrAtom.v(32): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519892018343 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom OrAtom.v(33) " "Verilog HDL Parameter Declaration warning at OrAtom.v(33): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519892018343 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom OrAtom.v(34) " "Verilog HDL Parameter Declaration warning at OrAtom.v(34): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "OrAtom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519892018343 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom oratom.v(30) " "Verilog HDL Parameter Declaration warning at oratom.v(30): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519892018344 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom oratom.v(31) " "Verilog HDL Parameter Declaration warning at oratom.v(31): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519892018344 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom oratom.v(32) " "Verilog HDL Parameter Declaration warning at oratom.v(32): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519892018344 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom oratom.v(33) " "Verilog HDL Parameter Declaration warning at oratom.v(33): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519892018344 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "OrAtom oratom.v(34) " "Verilog HDL Parameter Declaration warning at oratom.v(34): Parameter Declaration in module \"OrAtom\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1519892018344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcie_core_mem " "Elaborating entity \"pcie_core_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519892018845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Actuator Actuator:actuator " "Elaborating entity \"Actuator\" for hierarchy \"Actuator:actuator\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "actuator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892018912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrAtom OrAtom:oratom " "Elaborating entity \"OrAtom\" for hierarchy \"OrAtom:oratom\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "oratom" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892018921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 oratom.v(49) " "Verilog HDL assignment warning at oratom.v(49): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892018924 "|pcie_core_mem|OrAtom:oratom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 oratom.v(57) " "Verilog HDL assignment warning at oratom.v(57): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892018925 "|pcie_core_mem|OrAtom:oratom"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "oratom.v(96) " "Verilog HDL Case Statement information at oratom.v(96): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/oratom.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519892018925 "|pcie_core_mem|OrAtom:oratom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_PCIe_hard_ip pcie_core_mem_PCIe_hard_ip:pcie_hard_ip " "Elaborating entity \"pcie_core_mem_PCIe_hard_ip\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "pcie_hard_ip" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892018930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "pcie_internal_hip" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892018944 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018974 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018974 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018974 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018975 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018976 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018976 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892018976 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892018979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892018986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892018991 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892018991 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892018991 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892018991 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892018991 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892018994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892019012 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(421) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(421): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 421 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519892019012 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "rx" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892019016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892019029 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_eop_reg altpciexpav_stif_rx_cntrl.v(289) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(289): object \"rx_eop_reg\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892019043 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519892019043 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_cntrl.v(1030) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1030): truncated value with size 32 to match size of target (6)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892019043 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892019446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892019449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892019449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892019449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892019449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892019449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892019449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892019449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892019449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892019449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892019449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892019449 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892019449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892019536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892019536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892019537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892019557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892019557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892019560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_heh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_heh1 " "Found entity 1: altsyncram_heh1" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892019676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892019676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_heh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram " "Elaborating entity \"altsyncram_heh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892019680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cmpr_b09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892019774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892019774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892019778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892019784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_orb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892019869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892019869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892019873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_5s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892019959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892019959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892019964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_prb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892020055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892020055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020083 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519892020090 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519892020090 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020469 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892020469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_fj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892020563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892020563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892020585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892020585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_fj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_leh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_leh1 " "Found entity 1: altsyncram_leh1" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_leh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892020702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892020702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_leh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram " "Elaborating entity \"altsyncram_leh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892020861 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892020861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_5tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892020985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892020985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892020988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "tx" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892021011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "txavl" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892021028 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519892021036 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892021383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892021385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892021385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892021385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892021385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892021385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892021385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892021385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892021385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892021385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892021385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892021385 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892021385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_s031.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892021481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892021481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892021485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_3731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892021504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892021504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_s031.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892021508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdh1 " "Found entity 1: altsyncram_vdh1" {  } { { "db/altsyncram_vdh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_vdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892021604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892021604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram " "Elaborating entity \"altsyncram_vdh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_3731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892021609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892021653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892021661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892021663 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892021663 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "txresp" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892021667 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(458) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519892021673 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892022039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892022042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022042 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892022042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892022127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892022127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892022131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892022151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892022151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892022156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fh1 " "Found entity 1: altsyncram_1fh1" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892022282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892022282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram " "Elaborating entity \"altsyncram_1fh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892022287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892022689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892022691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892022692 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892022692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_3131.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892022785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892022785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892022788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892022810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892022810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_3131.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892022814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_reh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892022930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892022930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892022935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cmpr_d09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892023031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892023031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892023035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892023042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_qrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892023134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892023134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892023139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_7s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892023226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892023226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892023231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892023315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892023315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892023320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892023676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892023680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892023680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892023680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892023680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892023680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892023680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892023680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892023680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892023680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892023680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892023680 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892023680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892023776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892023776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892023779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892023802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892023802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892023806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfh1 " "Found entity 1: altsyncram_bfh1" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892023934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892023934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram " "Elaborating entity \"altsyncram_bfh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892023939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024022 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892024022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_ish1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892024146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892024146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024167 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(268) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object \"addr_hi\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892024179 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(285) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object \"nph_cred_sub\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892024179 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892024179 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892024179 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_sop altpciexpav_stif_tx_cntrl.v(301) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object \"rp_tlp_sop\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892024180 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_eop altpciexpav_stif_tx_cntrl.v(302) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object \"rp_tlp_eop\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892024180 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(442) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(442): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 442 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519892024180 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(853) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(853): all case item expressions in this case statement are onehot" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 853 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1519892024180 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1043) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1043): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892024180 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024542 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892024542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_gj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892024634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892024634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_np31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892024662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892024662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_gj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meh1 " "Found entity 1: altsyncram_meh1" {  } { { "db/altsyncram_meh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_meh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892024782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892024782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_meh1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram " "Elaborating entity \"altsyncram_meh1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_np31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892024844 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892024885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892024886 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892024886 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf" 788 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892024994 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf" 791 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892024995 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf" 794 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892024995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892024996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892024996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025049 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892025052 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892025053 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892025053 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892025053 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892025053 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1519892025053 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892025074 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_PCIe_hard_ip_altgx_internal pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal " "Elaborating entity \"pcie_core_mem_PCIe_hard_ip_altgx_internal\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "altgx_internal" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component " "Elaborating entity \"pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025111 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] pcie_core_mem_pcie_hard_ip_altgx_internal.v(105) " "Output port \"rx_patterndetect\[0\]\" at pcie_core_mem_pcie_hard_ip_altgx_internal.v(105) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025133 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] pcie_core_mem_pcie_hard_ip_altgx_internal.v(106) " "Output port \"rx_syncstatus\[0\]\" at pcie_core_mem_pcie_hard_ip_altgx_internal.v(106) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025133 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "pll0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0 " "Instantiated megafunction \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892025216 ""}  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892025216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892025321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892025321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "reset_controller_internal" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892025343 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892025343 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892025343 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519892025343 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1519892025343 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025343 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "pipe_interface_internal" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(284) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892025357 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(285) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892025357 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(286) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892025357 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(287) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892025357 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(288) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892025357 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(289) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892025357 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(290) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892025357 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(459) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892025357 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(78) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(78) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025357 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(79) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(79) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025357 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(80) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(80) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(81) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(81) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(82) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(82) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(83) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(83) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(84) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(84) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(131) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(131) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(132) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(132) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(133) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(133) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(134) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(134) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(135) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(135) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(136) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(136) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(137) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(137) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025358 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(151) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(151) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025359 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(152) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(152) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025359 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(153) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(153) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025359 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(154) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(154) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025359 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(155) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(155) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025359 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(156) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(156) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025359 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(157) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(157) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025359 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(171) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(171) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025359 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(172) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(172) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025359 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(173) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(173) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025359 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(174) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(174) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025359 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(175) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(175) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025360 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(176) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(176) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025360 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(177) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(177) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025360 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(203) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(203) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025360 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(204) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(204) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025360 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(205) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(205) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025360 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(206) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(206) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025360 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(207) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(207) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025360 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(208) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(208) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025360 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(209) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(209) has no driver" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519892025360 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "rst_controller" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamDes RamDes:ramdes " "Elaborating entity \"RamDes\" for hierarchy \"RamDes:ramdes\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "ramdes" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamSrc RamSrc:ramsrc " "Elaborating entity \"RamSrc\" for hierarchy \"RamSrc:ramsrc\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "ramsrc" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ramsrc.v(31) " "Verilog HDL assignment warning at ramsrc.v(31): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/pcie_core_mem/submodules/ramsrc.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/ramsrc.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892025380 "|pcie_core_mem|RamSrc:ramsrc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegMask RegMask:regmask " "Elaborating entity \"RegMask\" for hierarchy \"RegMask:regmask\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "regmask" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0 pcie_core_mem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892025398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_hard_ip_bar0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_hard_ip_bar0_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_bar0_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_cra_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ramsrc_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ramsrc_s1_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "ramsrc_s1_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:regmask_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:regmask_s1_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "regmask_s1_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:actuator_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:actuator_s1_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_hard_ip_txs_translator\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_txs_translator" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_hard_ip_bar0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_hard_ip_bar0_agent\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_bar0_agent" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_cra_agent\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_agent" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_cra_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_cra_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_agent_rsp_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:actuator_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:actuator_s1_agent\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_agent" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:actuator_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:actuator_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_agent_rsp_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_txs_agent\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_txs_agent" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_hard_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_txs_agent_rsp_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router:router " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router:router\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_default_decode pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router:router\|pcie_core_mem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_default_decode\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router:router\|pcie_core_mem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_001 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_001\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_001_default_decode pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_001:router_001\|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_001:router_001\|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_005 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_005\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_005_default_decode pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_005:router_005\|pcie_core_mem_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_005_default_decode\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_005:router_005\|pcie_core_mem_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_006 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_006\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "router_006" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_router_006_default_decode pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_006:router_006\|pcie_core_mem_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_router_006_default_decode\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_router_006:router_006\|pcie_core_mem_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_hard_ip_bar0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_hard_ip_bar0_limiter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_bar0_limiter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_burst_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892026403 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_burst_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892026593 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:actuator_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892026597 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519892026597 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_cmd_demux pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_cmd_demux\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_cmd_mux pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_cmd_mux\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_rsp_demux pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_rsp_demux\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_rsp_mux pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_rsp_mux\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_rsp_width_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026702 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892026710 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892026710 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892026710 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_rsp_width_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892026747 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892026747 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519892026747 "|pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "pcie_hard_ip_cra_cmd_width_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 2907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "actuator_s1_cmd_width_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 3171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 3200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 3316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v" 3345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"pcie_core_mem_mm_interconnect_0:mm_interconnect_0\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_mem_irq_mapper pcie_core_mem_irq_mapper:irq_mapper " "Elaborating entity \"pcie_core_mem_irq_mapper\" for hierarchy \"pcie_core_mem_irq_mapper:irq_mapper\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "irq_mapper" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "rst_controller" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/pcie_core_mem/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892026848 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1519892030741 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1519892030741 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1519892030749 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519892030803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519892030803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519892030803 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1519892030803 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1519892030808 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519892030931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519892030931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519892030931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519892030931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519892030931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519892030931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519892030931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1519892030931 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1519892030931 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1063 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1095 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1127 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1159 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1191 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1223 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1255 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1287 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1319 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1351 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1383 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1415 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1447 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1479 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1511 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1543 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1575 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1607 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1639 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1671 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1703 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1735 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1767 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1799 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1831 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1863 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1895 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1927 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1959 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 1991 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 2023 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 2055 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 2215 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf" 3175 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1063 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1095 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1127 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1159 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1191 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1223 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1255 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1287 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1319 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1351 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1383 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1415 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1447 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1479 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1511 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1543 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1575 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1607 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1639 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1671 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1703 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1735 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1767 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1799 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1831 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1863 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1895 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1927 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1959 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 1991 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 2023 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 2055 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf" 3175 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_5tl1.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_leh1.tdf" 295 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_leh1.tdf" 327 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf" 2343 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf" 2631 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892032882 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1519892032882 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1519892032882 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RamSrc:ramsrc\|ram_rtl_0 " "Inferred RAM node \"RamSrc:ramsrc\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1519892038804 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|pcie_core_mem\|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|pcie_core_mem\|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892045552 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[80\] " "Synthesized away node \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf" 2599 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v" 2152 0 0 } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1519892047909 "|pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a80"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1519892047909 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1519892047909 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RamSrc:ramsrc\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RamSrc:ramsrc\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RamDes:ramdes\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RamDes:ramdes\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1519892048622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1519892048622 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1519892048622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamSrc:ramsrc\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RamSrc:ramsrc\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892048673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamSrc:ramsrc\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RamSrc:ramsrc\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048674 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892048674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bm1 " "Found entity 1: altsyncram_1bm1" {  } { { "db/altsyncram_1bm1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1bm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892048784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892048784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamDes:ramdes\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RamDes:ramdes\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892048815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamDes:ramdes\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RamDes:ramdes\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892048815 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519892048815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49h1 " "Found entity 1: altsyncram_49h1" {  } { { "db/altsyncram_49h1.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_49h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519892048929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892048929 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1519892050452 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v" 968 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v" 752 -1 0 } } { "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 654 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 3776 -1 0 } } { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v" 511 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1519892050845 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1519892050846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519892059753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1376 " "1376 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519892068235 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/17.1/PCIeHello/output_files/PCIeHello.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/17.1/PCIeHello/output_files/PCIeHello.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892069518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 1 0 0 " "Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519892071627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519892071627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6892 " "Implemented 6892 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519892073288 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519892073288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6218 " "Implemented 6218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519892073288 ""} { "Info" "ICUT_CUT_TM_RAMS" "662 " "Implemented 662 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1519892073288 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1519892073288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519892073288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 261 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 261 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519892073563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 15:14:33 2018 " "Processing ended: Thu Mar 01 15:14:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519892073563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:28 " "Elapsed time: 00:02:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519892073563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:27 " "Total CPU time (on all processors): 00:03:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519892073563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519892073563 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1519892075587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519892075592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 15:14:34 2018 " "Processing started: Thu Mar 01 15:14:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519892075592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1519892075592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PCIeHello -c PCIeHello " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PCIeHello -c PCIeHello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1519892075592 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1519892075763 ""}
{ "Info" "0" "" "Project  = PCIeHello" {  } {  } 0 0 "Project  = PCIeHello" 0 0 "Fitter" 0 0 1519892075764 ""}
{ "Info" "0" "" "Revision = PCIeHello" {  } {  } 0 0 "Revision = PCIeHello" 0 0 "Fitter" 0 0 1519892075764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1519892076285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1519892076285 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PCIeHello EP4CGX150DF31C8 " "Selected device EP4CGX150DF31C8 for design \"PCIeHello\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519892076510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519892076612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519892076612 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519892077807 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519892077820 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C8 " "Device EP4CGX110DF31C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519892078834 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1519892078834 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 32349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519892078871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 32351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519892078871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 32353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519892078871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 32355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519892078871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 32357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519892078871 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1519892078871 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1519892078880 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1519892082080 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pcie_hard_ip_0_tx_out_tx_dataout_0 pcie_hard_ip_0_tx_out_tx_dataout_0(n) " "Pin \"pcie_hard_ip_0_tx_out_tx_dataout_0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pcie_hard_ip_0_tx_out_tx_dataout_0(n)\"" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_tx_out_tx_dataout_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_tx_out_tx_dataout_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 32359 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_tx_out_tx_dataout_0(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892085039 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pcie_hard_ip_0_rx_in_rx_datain_0 pcie_hard_ip_0_rx_in_rx_datain_0(n) " "Pin \"pcie_hard_ip_0_rx_in_rx_datain_0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pcie_hard_ip_0_rx_in_rx_datain_0(n)\"" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_rx_in_rx_datain_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_rx_in_rx_datain_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 32361 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_rx_in_rx_datain_0(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1519892085039 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1519892085039 ""}
{ "Warning" "WFHSSI_FHSSI_NOT_LVDS_IO_STD_GROUP" "" "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" { { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "pcie_hard_ip_0_rx_in_rx_datain_0 1.5-V PCML " "Pin pcie_hard_ip_0_rx_in_rx_datain_0 must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_rx_in_rx_datain_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_rx_in_rx_datain_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1519892085238 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "pcie_hard_ip_0_rx_in_rx_datain_0(n) 1.5-V PCML " "Pin pcie_hard_ip_0_rx_in_rx_datain_0(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_rx_in_rx_datain_0(n) } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 32361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1519892085238 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "pcie_hard_ip_0_tx_out_tx_dataout_0 1.5-V PCML " "Pin pcie_hard_ip_0_tx_out_tx_dataout_0 must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_tx_out_tx_dataout_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_tx_out_tx_dataout_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1519892085238 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "pcie_hard_ip_0_tx_out_tx_dataout_0(n) 1.5-V PCML " "Pin pcie_hard_ip_0_tx_out_tx_dataout_0(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_tx_out_tx_dataout_0(n) } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 32359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1519892085238 ""}  } {  } 0 167036 "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" 0 0 "Fitter" 0 -1 1519892085238 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1519892085666 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1519892085666 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 7120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519892085666 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519892085667 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1519892085668 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 15280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 7120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 " "CMU_X0_Y28_N6                pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      pcie_hard_ip_0_rx_in_rx_datain_0 " "PIN_AC2                      pcie_hard_ip_0_rx_in_rx_datain_0" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_rx_in_rx_datain_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_rx_in_rx_datain_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      pcie_hard_ip_0_rx_in_rx_datain_0~input " "PIN_AC2                      pcie_hard_ip_0_rx_in_rx_datain_0~input" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 32119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|receive_pma0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 705 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 6323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|receive_pcs0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 595 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 9633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|transmit_pcs0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 799 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|transmit_pma0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 858 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 9828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      pcie_hard_ip_0_tx_out_tx_dataout_0 " "PIN_AB4                      pcie_hard_ip_0_tx_out_tx_dataout_0" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { pcie_hard_ip_0_tx_out_tx_dataout_0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_hard_ip_0_tx_out_tx_dataout_0" } } } } { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      pcie_hard_ip_0_tx_out_tx_dataout_0~output " "PIN_AB4                      pcie_hard_ip_0_tx_out_tx_dataout_0~output" {  } { { "db/ip/pcie_core_mem/pcie_core_mem.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 32118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1519892085674 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1519892085674 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1519892085939 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1519892085939 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 7120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519892085939 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519892085939 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1519892086026 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1519892086026 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1519892086026 ""}  } { { "db/altpll_nn81.tdf" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1519892086026 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc " "Reading SDC File: 'd:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1519892087705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1519892087823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519892087824 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1519892087824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1519892087832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519892087832 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1519892087832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1519892087832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1519892087832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519892087833 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1519892087833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1519892087833 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1519892087850 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1519892088114 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1519892088115 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892088157 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892088157 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892088157 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892088157 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1519892088157 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1519892088158 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519892088158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519892088158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 refclk_pci_express " "  10.000 refclk_pci_express" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519892088158 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1519892088158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519892089684 ""}  } { { "db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 15280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519892089684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519892089684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\] " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\]" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 14207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519892089684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\] " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\]" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 14196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519892089684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\] " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\]" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 14195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519892089684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\] " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\]" {  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 14194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519892089684 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1519892089684 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v" 462 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 14365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519892089684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519892089684 ""}  } { { "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519892089684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519892089685 ""}  } { { "db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 10349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519892089685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519892089685 ""}  } { { "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519892089685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\]  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519892089685 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519892089685 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1519892089685 ""}  } { { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519892089685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519892089685 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\] " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\]" {  } { { "db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519892089685 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1519892089685 ""}  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519892089685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519892089685 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 21962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519892089685 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1519892089685 ""}  } { { "db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519892089685 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519892091958 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519892091982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519892091984 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519892092018 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519892092064 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519892092103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519892092103 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519892092126 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519892092485 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1519892092507 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519892092507 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1519892092841 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1519892092841 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 7120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519892092841 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 0 { 0 ""} 0 1251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1519892092841 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) pcie_core_mem_PCIe_hard_ip:pcie_hard_ip\|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1519892092841 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519892096348 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1519892096378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519892105278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519892109637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519892110005 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519892115872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519892115872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519892118491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X35_Y46 X46_Y56 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X35_Y46 to location X46_Y56" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/17.1/PCIeHello/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X35_Y46 to location X46_Y56"} { { 12 { 0 ""} 35 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1519892132267 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519892132267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1519892134113 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1519892134113 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519892134113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519892134117 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1519892135422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519892138108 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519892140407 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519892140417 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519892143216 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519892146414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/17.1/PCIeHello/output_files/PCIeHello.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/17.1/PCIeHello/output_files/PCIeHello.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519892151796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1534 " "Peak virtual memory: 1534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519892155459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 15:15:55 2018 " "Processing ended: Thu Mar 01 15:15:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519892155459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519892155459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519892155459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519892155459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1519892157097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519892157102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 15:15:56 2018 " "Processing started: Thu Mar 01 15:15:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519892157102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1519892157102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PCIeHello -c PCIeHello " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PCIeHello -c PCIeHello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1519892157102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1519892157986 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1519892168220 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1519892168519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519892169291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 15:16:09 2018 " "Processing ended: Thu Mar 01 15:16:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519892169291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519892169291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519892169291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1519892169291 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1519892170184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1519892171244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519892171249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 15:16:10 2018 " "Processing started: Thu Mar 01 15:16:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519892171249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892171249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PCIeHello -c PCIeHello " "Command: quartus_sta PCIeHello -c PCIeHello" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892171250 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1519892171432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892172235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892172235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892172351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892172351 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc " "Reading SDC File: 'd:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519892174324 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519892174330 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519892174331 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174332 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174344 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174495 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174496 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892174525 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892174525 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892174525 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892174525 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174525 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1519892174526 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519892174560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.519 " "Worst-case minimum pulse width slack is 7.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519892174575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519892174575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.519               0.000 refclk_pci_express  " "    7.519               0.000 refclk_pci_express " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519892174575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174575 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519892174622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892174708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892177767 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892178534 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892178554 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892178554 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892178554 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892178554 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892178554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892178555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892178559 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892178561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892178563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892178565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.519 " "Worst-case minimum pulse width slack is 7.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519892178566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519892178566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.519               0.000 refclk_pci_express  " "    7.519               0.000 refclk_pci_express " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519892178566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892178566 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519892178611 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892179280 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892179300 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892179300 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892179300 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519892179300 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892179300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892179303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892179305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892179307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892179310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.717 " "Worst-case minimum pulse width slack is 7.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519892179311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519892179311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.717               0.000 refclk_pci_express  " "    7.717               0.000 refclk_pci_express " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519892179311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892179311 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892180083 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892180084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "845 " "Peak virtual memory: 845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519892180244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 15:16:20 2018 " "Processing ended: Thu Mar 01 15:16:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519892180244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519892180244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519892180244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892180244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519892181936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519892181940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 15:16:21 2018 " "Processing started: Thu Mar 01 15:16:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519892181940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1519892181940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PCIeHello -c PCIeHello " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PCIeHello -c PCIeHello" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1519892181941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1519892183406 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCIeHello_8_1200mv_85c_slow.vo D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/ simulation " "Generated file PCIeHello_8_1200mv_85c_slow.vo in folder \"D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519892202363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCIeHello_8_1200mv_0c_slow.vo D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/ simulation " "Generated file PCIeHello_8_1200mv_0c_slow.vo in folder \"D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519892219902 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCIeHello_min_1200mv_0c_fast.vo D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/ simulation " "Generated file PCIeHello_min_1200mv_0c_fast.vo in folder \"D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519892237210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCIeHello.vo D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/ simulation " "Generated file PCIeHello.vo in folder \"D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519892254589 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCIeHello_8_1200mv_85c_v_slow.sdo D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/ simulation " "Generated file PCIeHello_8_1200mv_85c_v_slow.sdo in folder \"D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519892256053 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCIeHello_8_1200mv_0c_v_slow.sdo D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/ simulation " "Generated file PCIeHello_8_1200mv_0c_v_slow.sdo in folder \"D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519892257454 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCIeHello_min_1200mv_0c_v_fast.sdo D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/ simulation " "Generated file PCIeHello_min_1200mv_0c_v_fast.sdo in folder \"D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519892258865 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCIeHello_v.sdo D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/ simulation " "Generated file PCIeHello_v.sdo in folder \"D:/intelFPGA_lite/17.1/PCIeHello/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519892260282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519892260617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 15:17:40 2018 " "Processing ended: Thu Mar 01 15:17:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519892260617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519892260617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519892260617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1519892260617 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 315 s " "Quartus Prime Full Compilation was successful. 0 errors, 315 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1519892261511 ""}
