t test wrapper test access mechan cooptim systemonchip a test access mechan tam test wrapper integr part systemonchip soc test architectur prior research concentr one aspect tamwrapp design problem time ie either optim tam set predesign wrapper optim wrapper given tam width paper address gener problem carri tam design wrapper optim conjunct present effici algorithm construct wrapper reduc test time core wrapper design algorithm improv earlier approach also reduc tam width requir achiev lower test time present new mathemat model tam optim use core test time valu calcul wrapper design algorithm present new enum method tam optim reduc execut time significantli number tam design small experiment result present academ soc well industri soc b introduct systemonchip soc integr circuit compos proce sor memori peripher interfac devic form embed core commonplac nevertheless remain sever roadblock rapid effici system integr test develop seen major bottleneck soc design test challeng major contributor widen gap design manufactur capabl intern technolog roadmap semiconductor clearli identifi test access soc core one challeng near futur test access mechan tam test wrapper propos import compon soc test access architectur tam deliv precomput test sequenc core soc test wrapper translat test sequenc pattern appli directli core test wrapper tam design critic import soc system integr sinc directli impact vector memori depth requir ate well test time therebi affect test cost tam wrapper design minim idl time spent tam wrapper test directli reduc number dontcar bit vector store tester therebi reduc vector memori depth design effici test access architectur becom import focu research core test integr especi time relev research support part nation scienc foundat grant number ccr sinc propos ieee p standard provid lot freedom optim standard scalabl wrapper leav tam optim entir system integr gener problem soc test integr includ design tam architectur optim core wrapper test schedul goal minim test time area cost power consumpt test wrappertam cooptim problem address paper follow given test set paramet core soc well total tam width determin optim number tam soc optim partit total tam width among tam optim assign core tam optim wrapper design core overal system test time minim order solv problem examin progress three increment problem structur order increas com plexiti serv steppingston gener problem wrappertam design first problem pw relat test wrapper design next two problem paw ppaw relat wrappertam cooptim wrapper given core a core test time minim b tam width requir core minim paw determin i assign core tam given width ii wrapper design core soc test time minim item ii equal pw partit total tam width among given number tam ii assign core tam iii wrapper design core soc test time minim item ii iii togeth equal paw three problem lead pnpaw gener problem wrappertam cooptim describ follow number tam soc ii partit total tam width among tam iii assign core tam iv wrapper design core test time minim item ii iii iv togeth equal remaind paper formal defin analyz problem propos solut each paper assum test bu model tam assum tam soc oper independ howev core singl tam test sequenti implement either i multiplex core assign tam ii test one core tam core tam bypass furthermor paper address problem core test onli henc discuss issu relat test wrapper bypass interconnect test organ paper follow section discuss prior work area tam test wrapper design section present two soc use run exampl throughout paper section address problem pw section develop improv integ linear program ilp model optim core assign tam problem paw section present new ilp model tam width partit problem ppaw section present enum method often reduc execut time requir solv ppaw number tam small final section examin pnpaw gener problem wrappertam cooptim section conclud paper prior work test wrapper provid varieti oper mode includ normal oper core test interconnect test option bypass addit test wrapper need abl perform test width adapt width tam equal number core termin ieee p standard address design flexibl scalabl wrapper allow modular test wrapper flexibl optim suit type tam test requir core test collar propos use test wrapper core howev test width adapt interconnect test address issu effici deseri test data use balanc wrapper scan chain discuss balanc wrapper scan chain consist chain core io intern scan chain desir minim time requir scan test pattern tam howev mention made method use arriv balanc assign core io intern scan chain tam line testshel propos provis ieee p requir mode oper furthermor heurist design balanc wrapper scan chain base approxim algorithm wellknown bin design problem present howev issu reduc tam width requir wrapper address number tam design propos literatur includ multiplex access partial isol ring core transpar dedic test bu reus exist system bu scalabl busbas architectur call rail busbas tam flexibl scalabl appear promis howev design larg ad hoc previou method seldom address problem minim test time tam width constraint present sever novel tam architectur ie multiplex daisi chain distribut directli address problem optim size tam soc particular intern scan chain consid wrapper function io ignor moreov length intern scan chain consid fix therefor directli address problem design test architectur hard core recent integr tam design test schedul attempt howev problem optim test bu width arbitr content among core test width address cost estim tam base number bridg multiplex use number tam wire taken consider fur thermor impact tam width test time includ cost function relationship test time tam width use ilp examin tam width optim power rout constraint studi howev problem effect test width adapt wrapper address led overestim test time tam width improv wrapper design new ilp model tam design therefor necessari paper present new wrappertam cooptim methodolog overcom limit previou tam design approach address tam optim wrapper design independ problem new wrapper design algorithm present improv upon previou approach minim core test time well reduc tam width requir core propos approach base ilp solv problem determin optim partit total tam width determin optim core assign tam also address new problem determin optim number tam soc problem gain import increas soc size paper best knowledg first wrappertam cooptim methodolog appli industri soc exampl soc order illustr propos wrappertam cooptim method present paper demonstr effect ness use two repres soc run exampl throughout paper first one academ soc name de scribe system second one industri soc philip name p number eg soc name measur test complex number calcul consid number function input n function output chain sc intern scan chain length l i l test pattern p core i well total number core n soc contribut complex wrappertam cooptim prob lem calcul soc test complex number use formula l ir letter d p p refer duke univers philip respect soc consist two combin isca eight sequenti benchmark circuit tabl present test data core d assum isca circuit contain wellbalanc intern scan chain propos wrappertam cooptim methodolog also applic soc contain nonscan sequenti core sinc core treat combin have zerolength intern scan chain purpos test time calcul soc p contain core these memori core embed within hierarch logic core tabl present data logic core embed memori soc p describ core p individu due insuffici space test data individu core p present experiment result present paper obtain use sun ultra mhz processor mb memori number scan chain circuit test function scan length pattern io chain min max tabl test data core number rang scan chain circuit test function scan length pattern io chain min max logic core memori core tabl rang test data core p test wrapper design standard scalabl test wrapper integr part ieee p work group propos test wrapper layer dft logic connect tam core purpos test test wrapper four main mode oper i normal oper ii intest coreintern test iii extest coreextern test ie interconnect test iv bypass mode wrapper may need perform test width adapt tam width equal number core termin often requir practic sinc larg core typic hundr core termin total tam width limit number soc pin paper address problem tam design intest therefor discuss issu relat bypass extest problem design effect width adapt mechan intest broken three problem i partit set wrapper scan chain element intern scan chain wrapper cell sever wrapper scan chain equal number number tam line ii order scan element wrapper chain iii provid option bypass path across core problem order scan element wrapper scan chain provid bypass path shown simpl partit wrapper scan chain element shown nphard therefor sec tion address problem effect partit wrapper scan chain element wrapper scan chain recent research wrapper design stress need balanc wrapper scan chain balanc wrapper scan chain equal length possibl balanc wrapper scan chain import number clock cycl scan out test pattern from core function length longest wrapper scanin scanout chain length longest wrapper scanin scanout chain core time requir appli entir test set core given p number test pattern time decreas reduc ie wrapper scanin and scan out chain becom equal length figur illustr differ balanc unbalanc wrapper scan chain bypass extest mechan shown figur a wrapper scan chain consist two input cell two output cell wrapper scan chain consist three intern scan chain contain flipflop total result unbalanc wrapper scaninout chain scanin scanout time per test pattern clock cycl each hand element tam width wrapper scan chain figur b balanc scanin scanout time per test pattern clock cycl wrapper scan chain wrapper scan chain wrapper scan chain wrapper wrapper scan chain wrapper a b figur wrapper chain a unbalanc b balanc problem partit wrapper scan chain element balanc wrapper scan chain shown equival wellknown multiprocessor schedul bin design problem paper author present two heurist algorithm bin design problem solv wrapper scan chain element partit problem given k tam line sc intern scan chain author assign scan element wrapper scan chain maxf sog minim approach effect goal minim maxf sog howev address wrapper design problem part gener problem wrappertam cooptim therefor would also like minim number wrapper chain creat explain follow consid core four intern scan chain length respect function input function output let number tam line provid algorithm partit scan element among four wrapper scan chain shown figur a give howev scan element may also assign wrapper scan chain shown figur b also give maxf second assign howev clearli effici term tam width util therefor would use wrappertam cooptim strategi consid core largest logic core p core function input function output bidirect io intern scan chain length scan chain bit scan chain bit scan chain bit re spectiv combin algorithm use creat wrapper configur core valu k bit sinc function input core outnumb function out put valu obtain valu k illustr figur graph observ increas decreas seri distinct step be scan chain scan chain ff scan chain ff scan chain ff a scan chain scan chain ff scan chain ff scan chain ff b figur wrapper design exampl use a four wrapper scan chain b two wrapper scan chain caus k increas core intern scan chain redistribut among larger number wrapper scanin chain thu decreas increas k suffici remov intern scan chain longest wrapper scanin chain exampl intern scan chain core distribut among wrapper scanin chain long valu remain k reach drop henc k wrapper scanin chain need design wrapper design strategi therefor i minim test time minim identifi maximum number k wrapper scan chain actual need creat minim test time k tam line provid wrapper set valu correspond valu k known set paretooptim point graph tam width bit longest wrapper scanin chain figur decreas increas k core pw twoprior wrapper optim problem section address formal state follow given core n function input function out put sc intern scan chain length l tive tam width k assign n m sc wrapper scan chain element k k wrapper scan chain i length longest wrapper scanin scanout chain ii k minimum subject prioriti i prioriti ii pw base earlier observ minim even number wrapper scan chain design less k reduc width tam requir connect wrapper problem pw therefor analog problem bin design minim size bin secondari prioriti bin pack minimiz ing number bin valu kmax problem pw alway fix k problem pw reduc partit scan chain psc problem therefor clearli nphard sinc problem psc shown nphard develop approxim algorithm base best fit decreas bfd heurist solv pw effici algorithm three main part similar i partit intern scan chain among minim number wrapper scan chain minim longest wrapper scan chain length ii assign function input wrapper scan chain creat part i iii assign function output wrapper scan chain creat part i solv part i intern scan chain sort descend order intern scan chain success assign wrapper scan chain whose length assign closest to exceed length current longest wrapper scan chain intuit intern scan chain assign wrapper scan chain achiev best fit wrapper scan chain avail intern scan chain assign current shortest wrapper scan chain next process repeat part ii part iii consid function input output intern scan chain length pseudocod algorithm design wrapper illustr figur procedur design wrapper part i sort intern scan chain descend order length intern scan chain l find wrapper scan chain smax current maximum length find wrapper scan chain smin current minimum length assign l wrapper scan chain s wrapper scan chain assign l smin part ii add function input wrapper chain creat part i part iii add function output wrapper chain creat part i figur algorithm wrapper design minim test time number wrapper scan chain base algorithm bfd heurist mainli bfd util sophist partit rule first fit decreas sinc scan element assign wrapper scan chain achiev best fit ffd use subroutin wrapper design algorithm algorithm new wrapper scan chain creat possibl fit intern scan chain one exist wrapper scan chain without exceed length current longest wrapper scan chain thu algorithm present alway use k wrapper scan chain design wrapper use wrapper scan chain possibl without compromis test applic time worstcas complex design wrapper algorithm osc log sc sc k sc number intern scan chain k limit number wrapper scan chain figur observ k increas beyond decreas test time sinc longest intern scan chain core assign dedic wrapper scan chain wrapper scan chain longer longest intern scan chain next deriv express maximum valu tam width kmax requir minim test time core theorem core n function input function output sc intern scan chain length l respect upper bound kmax tam width requir minim test time given proof test applic time core given length longest wrapper scanin scanout chain p number test pattern test set lower bound tam width k therefor given sogg lowest valu maxf sog attain given length core longest intern scan chain g therefor g let upper bound k minftg reach denot kmax valu k number flipflop assign wrapper scan chain either scanin scanout whichev flipflop max g therefor kmax smallest integ kmax least sum flipflop wrapper scan chain l thu kmax smallest integ kmax maxfnmg therefor l valu kmax core use determin upper bound tam width tam soc section show kmax use bound tam width obtain optim partit total test width among tam soc tabl present result save tam width obtain use design wrapper core larger valu k number tam line actual use far less number avail tam line thu respect tam width util design wrapper consider effici wrapper design algorithm propos avail tam longest tam width wrapper width util scan chain avail tam longest tam width wrapper width util scan chain tabl design wrapper result core next section address paw second problem tamwrapp cooptim frameworkdetermin assign core tam given width optim wrapper design core optim core assign tam paper assum test bu model tam design assum b tam soc independ howev core tam test sequenti order implement either i multiplex core assign tam figur a ii test one core tam core tam bypass mode figur b furthermor core bypass may either intern bypass within wrapper extern bypass paper directli address design hierarch tam soc hierarchi flatten purpos tam design hierarch core consid level test mode multiplex core core core intern bypass extern bypass a b figur test bu model tam design a multiplex core b core bypass test bu problem examin section minim system test time assign core tam tam width known state follow given n core b tam test width determin assign core tam wrapper design core test time minim problem shown nphard use techniqu present howev realist soc size problem instanc found small could solv exactli use ilp formul execut time less second model problem consid soc consist n core b tam width w assign tam j let time taken test core given w j clock cycl test time w j calcul w number test pattern core so length longest wrapper scanin scanout chain obtain design wrapper introduc binari variabl x ij where n j b use determin assign core tam soc let x ij variabl defin follow assign tam j time need test core tam j given sinc tam use simultan test system test time equal mathemat program model problem formul follow object min subject everi core connect exactli one tam describ solut paw obtain briefli describ ilp present ilp formul base mathemat program model solv paw goal ilp minim linear object function set integ variabl satisfi set linear constraint typic ilp model describ follow minim ax subject to bx c x object vector b constraint matrix c column vector constant x vector integ variabl effici ilp solver readili avail commerci public domain minmax object function mathemat program model paw easili linear obtain follow ilp model object minim subject maximum test time tam everi core assign exactli one tam solv simpl ilp model determin optim assign core tam soc introduc section number variabl constraint model a measur complex problem given nb n respect user time less second case optim assign core tam given width soc shown tabl note test time shown optim given tam width lower test time achiev optim tam width partit chosen exampl tabl section show test time lower cycl achiev use two tam optim tam width partit cho sen section address problem determin optim width partit tam tam test time width assign clock cycl tabl core assign tam soc d lower bound system test time soc n core b tam width w respect lower bound total test time given g test time core depend width test bu assign clearli test time core least min j ft w j g sinc overal system test time constrain core largest test time therefor g intuit valu time need test core largest test time assign widest tam soc two tam bit bit respect lower bound test time cycl correspond test time need core assign tam lower bound system test time depend given tam width determin bound relat length longest intern scan chain core lower bound becom tighter increas number tam theorem know core i core sc intern scan chain length l i l respect test set core p test pattern lower bound test time given maxrfl ir g p maxrfl ir g therefor soc n core lower bound system test time given gg intuit mean system test time lower bound time requir test core largest test time optim partit tam width section address ppaw problem determin i optim width tam ii optim assign core tam conjunct wrapper design gener core assign problem paw describ test time comput use design wrapper algorithm section use design tam architectur assum total system tam width w theorem section know width tam need exceed maximum valu upper bound kmax core soc denot upper bound width individu tam wmax tam wider wmax decreas test time problem ppaw minim test time optim alloc width among tam state follow given soc n core b tam total width w determin partit w among b tam assign core tam wrapper design core total test time minim problem shown nphard use techniqu present howev mani realist soc includ p problem instanc size reason solv exactli use ilp formul also complex solut relat number core soc number io port scan chain number transistor net chip mathemat program model ppaw shown below object min subject everi core connect exactli one tam ie sum tam width w j wmax j b ie tam wmax bit wide object function constraint mathemat program model must linear order express form ilp model solv ilp solver first express w j sum w ad new binari indic variabl jk where j b mathemat program model that tam j k bit wide otherwis addit follow constraint includ model tam valu width wmax tam one width intuit everi tam j exactli one valu k therefor new indic variabl determin width w j tam object function becom g test time k variou valu tam width k effici calcul use design wrapper algorithm shown section store form lookup tabl refer ilp solver final nonlinear term jk x ij object function linear replac variabl ijk follow two constraint explain follow consid first case x constraint ijk jk ijk jk sinc jk therefor ijk must equal new variabl constraint yield follow ilp formul object minim subject number variabl constraint ilp model given b n respect solv ilp model ppaw sever valu w b tabl figur present valu test time soc obtain two tam total tam width partit among two tam shown also compar test time obtain test time obtain test time use new wrapper design least order magnitud less time requir case expect sinc ineffici deseri model use reduct test time diminish increas w pragmat choic w system might therefor point system test time begin level off figur occur total result current wrappertam cooptimizaion tam partit test partit test execut report tabl test time total tam width bit test time clock cycl figur test time tabl present valu test time obtain three tam test time lower valu obtain gener howev w test time includ tabl small valu w larger number tam make width individu tam small again test time begin level off time henc good choic trade tam width test time total tam width execut tam partit core test time lpsolv halt minut tabl test time obtain tabl present system test time soc p obtain use two tam halt ilp solver hour valu w tabul best result obtain done determin whether effici partit tam width correspond test time obtain use ilp model within reason execut time next section present optim test time obtain p use new enum methodolog show test time obtain tabl tabl use ilp model ppaw inde either optim close optim test test tabl test time p obtain enum tam size section show tam optim carri use ilp model ppaw problem howev ilp nphard problem execut time get high larg soc faster algorithm tam optim produc optim result short execut time clearli need section observ execut time model problem paw less second case next demonstr short execut time ilp model exploit construct seri paw model solv address ppaw problem pseudocod enum algorithm ppaw explicitli enumer uniqu partit w among individu tam present figur procedur ppaw enumer let number tam uniqu partit w enumer tam tam width w j creat ilp model pa tam width use design wrapper determin core assign test time record tam design minimum test time figur algorithm enum tam design ilp model gener valu w line ppaw enumer solv tam width partit core assign deliv best test time record solut obtain use ppaw enumer alway optim gener uniqu tam width partit choos solut lowest cost sinc line take less second execut execut time ppaw enumer pb w second pb w number partit w among b tam enumer line problem determin number partit pb w given choic b tam address use partit theori combinatori mathemat pb w shown approxim bb w w sinc w uniqu way divid integ w two smaller integ w w thu ppaw enumer obtain optim solut ppaw problem second number partit work pw w i formula valu c found there fore execut time ppaw enumer bound second minut execut time clearli reason even larg w experi use sun ultra solv pa model well second execut time time taken ppaw enumer therefor significantli lower upper bound pb w second even larg valu w use ppaw enumer obtain optim tam width assign minim test time p result soc present tabl test time alway less test time differ widen larger w explain follow smaller valu w individu tam test time individu tam increas sharpli observ earlier figur exec exec time tabl result soc use ppaw enumer tabl present optim result enum tam optim p soc compar result present tabl note result tabl inde close optim exampl test time present tabl higher optim note soc execut time paw second henc similar execut time ppaw enumer obtain soc p execut time significantli lower tabl exec exec time tabl result soc p use ppaw enumer compar optim test time present tabl test time obtain use equal partit w among b tam test time use optim partit w significantli lower obtain use equal partit valu w exampl partit w test time clock cycl increas test time clock cycl obtain use optim partit execut time ppaw enumer smaller ilp model section number enumer two three tam reason howev tam optim carri larger number tam larger number partit w ilp model ppaw like effici term execut time addit ilp model present section like effici constraint aris placeandrout power issu includ tam optim gener problem wrappertam co optim previou section present seri problem test wrapper tam design gener version problem preced it section present pnpaw gener problem wrappertam optim problem preced section lead to also show solut previou problem use formul solut gener problem gener problem state follow given soc n core total tam width w determin number tam partit w among tam assign core tam wrapper design core total test time minim use method restrict prove pnpaw np hard first defin new problem pnpaw consist instanc pnpaw i core soc singl intern scan chain function termin henc core test time bit tam bit tam optim solut pnpaw therefor alway result two tam width one bit each problem reduc partit set c core soc two subset c c c subset assign separ bit tam differ sum test time core on first bit tam sum test time core on nd bit tam minim formal optim cost function pnpaw written as object minim test time core c bit tam next consid partit problem whose optim variant state follow partit given finit set size sa z element a determin partit two subset sa sa minim problem pnpaw equival partit establish follow four map i c a ii c sa sinc partit known nphard pnpaw pnpaw must also nphard solv pnpaw enumer solut ppaw sever valu b valu w optim number tam tam width partit core assign wrapper design core obtain solut ppaw valu b rang illustr figur a b w valu bit respect figur observ b increas test time decreas minimum valu reach particular valu b test time stop decreas start increas b increas further larger b width per tam small test time tam increas significantli number tam test time clock cycl number tam test time clock cycl a figur test time obtain increas valu b next present conjectur formal observ made figur a b conjectur let s wb denot optim test time total tam width w conjectur execut pnpaw enumer certain valu b test time greater equal test time previou valu b total tam width w enumer procedur halt optim valu b record therefor conjectur use prune search space optim wrappertam design sinc execut time pnpaw enumer particularli high larg valu b achiev signific speedup tam optim halt enumer soon minimum valu reach base conjectur execut pnpaw enumer sever valu w tabl present best test time obtain valu w valu w number tam width partit test time core assign provid minimum test time shown tam optimum optim optim optimum width number width core test w tam partit asign time tabl result obtain sever valu w conclus investig problem test wrappertam cooptim soc base test bu model tam design particular formal defin problem determin number tam partit total tam width among tam assign core tam wrapper design core soc test time minim address problem formul three increment problem test wrapper tam optim serv steppingston gener problem state abov propos effici heurist algorithm base bfd wrapper design problem pw minim test time tam width paw problem determin core assign wrapper design formul ilp model result optim solut short execut time formul ilp model solv ppaw problem tam width partion paw lead to ilp model solv obtain optim tam design reasonablys problem instanc also present new enum approach ppaw offer signific reduct execut time final defin new wrap pertam design problem pnpaw number tam design must determin pnpaw final step progress increment wrappertam design problem includ pw paw ppaw enum algorithm solv pnpaw propos search space prune significantli improv test time would result appli tam optim model realist exampl soc well industri soc experiment result demonstr feasibl propos techniqu best knowledg first report attempt integr wrappertam cooptim appli industri soc futur work intend extend tam optim model includ sever tam configur includ daisychain core tam fork merg tam intend extend model multipl wrapper tam activ test data transfer mode time allow us address problem test hierarch core well extest ilp use optim tool reasonablys problem instanc execut time increas significantli complex soc larg valu b also true enum approach problem ppaw pnpaw process design heurist algorithm problem formul paper effici address wrappertam cooptim larg tam width well larg number tam furthermor plan add constraint relat power dissip rout complex layout area tam optim model acknowledg author thank harri van herten erwin waterland help provid data philip soc p henk hollmann wil schilder help partit theori jan korst help nphard proof pnpaw also thank sandeep korann harald vranken construct review comment earlier version paper r scan chain design test time reduct corebas ic lpsolv design systemonachip test access architectur use integ linear program design systemonachip test access architectur placeandrout power constraint optim test access architectur systemona chip comput intract guid theori npcomplet fast low cost test techniqu corebas systemonchip test reusabl ip case studi ieee p standard embed core test direct access test scheme design block core cell embed asic test wrapper test access mechan cooptim systemonchip integr systemonchip test framework cours combinator structur scalabl mechan test access embed reusabl core wrapper design embed core test use ieee p sect test plugnplay ilp formul optim test access mechan systemonchip test use partial isol ring test corebas design structur test reus methodolog corebas system chip model build mathemat program test embeddedcorebas system chip tr ctr feng jianhua long jieyi xu wenhua ye hongfei improv test access mechan structur optim techniqu systemonchip proceed confer asia south pacif design autom januari shanghai china qiang xu nicola nicolici krishnendu chakrabarti multifrequ wrapper design optim embed core averag power constraint proceed nd annual confer design autom june san diego california usa tomokazu yoneda kimihiko masuda hideo fujiwara powerconstrain test schedul multiclock domain soc proceed confer design autom test europ proceed march munich germani tomokazu yoneda masahiro imanishi hideo fujiwara interact present soc test schedul algorithm use reconfigur union wrapper proceed confer design autom test europ april nice franc test schedul reconfigur core wrapper ieee transact larg scale integr vlsi system v n p march julien pouget erik larsson zebo peng multipleconstraint driven systemonchip test time optim journal electron test theori applic v n p decemb anuja sehgal sandeep kumar goel erik jan marinissen krishnendu chakrabarti hierarchyawar areaeffici test infrastructur design corebas system chip proceed confer design autom test europ proceed march munich germani sudarshan bahukudumbi krishnendu chakrabarti waferlevel modular test corebas soc ieee transact larg scale integr vlsi system v n p octob anuja sehgal krishnendu chakrabarti effici modular test soc use dualspe tam architectur proceed confer design autom test europ p februari anuja sehgal vikram iyengar mark d krasniewski krishnendu chakrabarti test cost reduct soc use virtual tam lagrang multipli proceed th confer design autom june anaheim ca usa zhanglei wang krishnendu chakrabarti seongmoon wang soc test use lfsr reseed scanslicebas tam optim test schedul proceed confer design autom test europ april nice franc sandeep kumar goel erik jan marinissen layoutdriven soc test architectur design test time wire length minim proceed confer design autom test europ p march sandeep kumar goel kuoshu chiu erik jan marinissen toan nguyen steven oostdijk test infrastructur design nexperia home platform pnx system chip proceed confer design autom test europ p februari jan marinissen rohit kapur mauric lousberg teresa mclaurin mike ricchetti yervant zorian ieee ps standard embed core test journal electron test theori applic v n p augustoctob anuja sehgal sule ozev krishnendu chakrabarti tam optim mixedsign soc use analog test wrapper proceed ieeeacm intern confer computeraid design p novemb sandeep kumar goel erik jan marinissen test time reduct algorithm test architectur design corebas system chip journal electron test theori applic v n p august qiang xu nicola nicolici delay fault test corebas systemsonachip proceed confer design autom test europ p march sandeep kumar goel erik jan marinissen onchip test infrastructur design optim multisit test system chip proceed confer design autom test europ p march vikram iyengar krishnendu chakrabarti erik jan marinissen wrappertam cooptim constraintdriven test schedul tester data volum reduct soc proceed th confer design autom june new orlean louisiana usa a sehgal k chakrabarti test plan effect util portscal tester heterogen corebas soc proceed ieeeacm intern confer computeraid design p novemb san jose ca qiang xu nicola nicolici modular rapid test soc unwrap logic block ieee transact larg scale integr vlsi system v n p novemb vikram iyengar krishnendu chakrabarti erik jan marinissen test access mechan optim test schedul tester data volum reduct systemonchip ieee transact comput v n p decemb sandeep kumar goel erik jan marinissen soc test architectur design effici util test bandwidth acm transact design autom electron system toda v n p octob anuja sehgal fang liu sule ozev krishnendu chakrabarti test plan mixedsign soc wrap analog core proceed confer design autom test europ p march matthew w heath wayn p burleson ian g harri synchrotoken elimin nondetermin enabl chiplevel test globallyasynchron locallysynchron soc proceed confer design autom test europ p februari zahra s ebadi alireza n avanaki resv saleh andr ivanov design implement reconfigur flexibl test access mechan systemonchip integr vlsi journal v n p februari jan marinissen role test protocol autom test gener embeddedcorebas system ic journal electron test theori applic v n p augustoctob anuja sehgal sule ozev krishnendu chakrabarti test infrastructur design mixedsign soc wrap analog core ieee transact larg scale integr vlsi system v n p march