#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023103a561f0 .scope module, "logic_gates_tb" "logic_gates_tb" 2 12;
 .timescale 0 0;
v0000023103a565b0_0 .var "a", 0 0;
v0000023103a0b920_0 .net "and_out", 0 0, L_0000023103a56650;  1 drivers
v0000023103a0b9c0_0 .var "b", 0 0;
v0000023103a0ba60_0 .net "or_out", 0 0, L_0000023103a09290;  1 drivers
v0000023103a0bb00_0 .net "xor_out", 0 0, L_0000023103a599e0;  1 drivers
S_0000023103a56380 .scope module, "uut" "logic_gates" 2 16, 2 1 0, S_0000023103a561f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_and";
    .port_info 3 /OUTPUT 1 "out_or";
    .port_info 4 /OUTPUT 1 "out_xor";
L_0000023103a56650 .functor AND 1, v0000023103a565b0_0, v0000023103a0b9c0_0, C4<1>, C4<1>;
L_0000023103a09290 .functor OR 1, v0000023103a565b0_0, v0000023103a0b9c0_0, C4<0>, C4<0>;
L_0000023103a599e0 .functor XOR 1, v0000023103a565b0_0, v0000023103a0b9c0_0, C4<0>, C4<0>;
v0000023103a59bc0_0 .net "a", 0 0, v0000023103a565b0_0;  1 drivers
v0000023103a06d10_0 .net "b", 0 0, v0000023103a0b9c0_0;  1 drivers
v0000023103a59940_0 .net "out_and", 0 0, L_0000023103a56650;  alias, 1 drivers
v0000023103a091f0_0 .net "out_or", 0 0, L_0000023103a09290;  alias, 1 drivers
v0000023103a56510_0 .net "out_xor", 0 0, L_0000023103a599e0;  alias, 1 drivers
    .scope S_0000023103a561f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023103a565b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023103a0b9c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023103a565b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023103a0b9c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023103a565b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023103a0b9c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023103a565b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023103a0b9c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000023103a561f0;
T_1 ;
    %vpi_call 2 31 "$monitor", "time=%t ; a=%b, b=%b , and_out = %b, or_out = %b, xor_out = %b", $time, v0000023103a565b0_0, v0000023103a0b9c0_0, v0000023103a0b920_0, v0000023103a0ba60_0, v0000023103a0bb00_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000023103a561f0;
T_2 ;
    %vpi_call 2 33 "$dumpfile", "logic_gates.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023103a561f0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000023103a561f0;
T_3 ;
    %delay 50, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "logic_gates.v";
