INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/sources_1/new/uart_byte_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/uart_byte_tx/uart_byte_tx.srcs/sim_1/new/uart_byte_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_tx_tb
