{
  "Top": "cnn",
  "RtlTop": "cnn",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_pipeline conv_1\/Filter1_Loop ",
      "set_directive_unroll conv_1\/Filter1_Loop -factor 3",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_array_partition cnn ",
      "set_directive_pipeline max_pool_1\/Row_Loop ",
      "set_directive_pipeline conv_2\/Filter2_Loop ",
      "set_directive_pipeline max_pool_2\/Filter_Loop ",
      "set_directive_pipeline dense_1\/FLAT_LOOP ",
      "set_directive_unroll dense_1\/FLAT_LOOP -factor 50",
      "set_directive_pipeline dense_2\/DENSE_LOOP ",
      "set_directive_pipeline soft_max\/Max_Loop ",
      "set_directive_pipeline soft_max\/Sum_Loop ",
      "set_directive_pipeline soft_max\/Prediction_Loop ",
      "set_directive_pipeline dense_out\/Flat_Loop ",
      "set_directive_unroll dense_out\/Flat_Loop -factor 10",
      "set_directive_pipeline flat\/Filter_Loop ",
      "set_directive_pipeline cnn\/INPUT_LOOP "
    ],
    "DirectiveInfo": [
      "pipeline conv_1\/Filter1_Loop {} {}",
      "unroll conv_1\/Filter1_Loop {{factor 3}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredconv_1_input} {cyclic positionBoolean0type} {factor 3} {dim 1}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredconv_1_input} {cyclic positionBoolean0type} {factor 3} {dim 2}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredconv_1_out} {cyclic positionBoolean0type} {factor 3} {dim 3}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredconv_1_out} {complete positionBoolean0type} {dim 2}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredmax_pool_1_out} {complete positionBoolean0type} {dim 2}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredmax_pool_1_out} {cyclic positionBoolean0type} {factor 3} {dim 1}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredmax_pool_1_out} {complete positionBoolean0type} {dim 3}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredconv_2_out} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredconv_2_out} {complete positionBoolean0type} {dim 2}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredmax_pool_2_out} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredmax_pool_2_out} {complete positionBoolean0type} {dim 2}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequiredflat_array} {cyclic positionBoolean0type} {factor 25} {dim 1}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequireddense_1_out} {cyclic positionBoolean0type} {factor 25} {dim 1}} {}",
      "array_partition cnn {{partition positionBooleanCmd} {variable positionBooleanTextRequireddense_2_out} {cyclic positionBoolean0type} {factor 5} {dim 1}} {}",
      "pipeline max_pool_1\/Row_Loop {} {}",
      "pipeline conv_2\/Filter2_Loop {} {}",
      "pipeline max_pool_2\/Filter_Loop {} {}",
      "pipeline dense_1\/FLAT_LOOP {} {}",
      "unroll dense_1\/FLAT_LOOP {{factor 50}} {}",
      "pipeline dense_2\/DENSE_LOOP {} {}",
      "pipeline soft_max\/Max_Loop {} {}",
      "pipeline soft_max\/Sum_Loop {} {}",
      "pipeline soft_max\/Prediction_Loop {} {}",
      "pipeline dense_out\/Flat_Loop {} {}",
      "unroll dense_out\/Flat_Loop {{factor 10}} {}",
      "pipeline flat\/Filter_Loop {} {}",
      "pipeline cnn\/INPUT_LOOP {} {}"
    ]
  },
  "Args": {
    "cnn_input": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["784"],
        "multiInterfaceRef": [
          "cnn_input_address0",
          "cnn_input_q0"
        ]
      }
    },
    "prediction_output": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["10"],
        "multiInterfaceRef": [
          "prediction_output_address0",
          "prediction_output_d0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "9198",
    "Uncertainty": "2.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn",
    "Version": "1.0",
    "DisplayName": "Cnn",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/max_pool_2.cpp",
      "..\/max_pool_1.cpp",
      "..\/flat.cpp",
      "..\/dense_out.cpp",
      "..\/dense_2.cpp",
      "..\/dense_1.cpp",
      "..\/conv_2.cpp",
      "..\/conv_1.cpp",
      "..\/cnn.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cnn_conv_1_input_clv.vhd",
      "impl\/vhdl\/cnn_conv_1_input_cmv.vhd",
      "impl\/vhdl\/cnn_conv_1_input_cpw.vhd",
      "impl\/vhdl\/cnn_conv_1_out_0_cux.vhd",
      "impl\/vhdl\/cnn_conv_2_out_0_e0W.vhd",
      "impl\/vhdl\/cnn_conv_2_out_0_faY.vhd",
      "impl\/vhdl\/cnn_dcmp_64ns_64ndEe.vhd",
      "impl\/vhdl\/cnn_dense_2_out_0_V.vhd",
      "impl\/vhdl\/cnn_flat_array_0_V.vhd",
      "impl\/vhdl\/cnn_fpext_32ns_64hmb.vhd",
      "impl\/vhdl\/cnn_mac_muladd_7sbgk.vhd",
      "impl\/vhdl\/cnn_mac_muladd_8sccu.vhd",
      "impl\/vhdl\/cnn_mac_muladd_9nbll.vhd",
      "impl\/vhdl\/cnn_mac_muladd_9sbml.vhd",
      "impl\/vhdl\/cnn_mac_muladd_13ckv.vhd",
      "impl\/vhdl\/cnn_max_pool_1_oudKJ.vhd",
      "impl\/vhdl\/cnn_mul_mul_8s_14bek.vhd",
      "impl\/vhdl\/cnn_mul_mul_9s_14bdk.vhd",
      "impl\/vhdl\/cnn_mul_mul_9s_14g8j.vhd",
      "impl\/vhdl\/cnn_mul_mul_10s_1bfk.vhd",
      "impl\/vhdl\/cnn_mul_mul_11ns_bil.vhd",
      "impl\/vhdl\/cnn_mul_mul_14s_8bck.vhd",
      "impl\/vhdl\/cnn_mul_mul_14s_9fYi.vhd",
      "impl\/vhdl\/cnn_mux_42_14_1_1.vhd",
      "impl\/vhdl\/cnn_mux_255_14_1_1.vhd",
      "impl\/vhdl\/cnn_mux_332_14_1_1.vhd",
      "impl\/vhdl\/cnn_prediction_V.vhd",
      "impl\/vhdl\/cnn_sdiv_22ns_14scgu.vhd",
      "impl\/vhdl\/cnn_urem_3ns_3ns_hbi.vhd",
      "impl\/vhdl\/cnn_urem_4ns_3ns_ibs.vhd",
      "impl\/vhdl\/cnn_urem_5ns_3ns_eOg.vhd",
      "impl\/vhdl\/cnn_urem_9ns_6ns_bhl.vhd",
      "impl\/vhdl\/conv_1.vhd",
      "impl\/vhdl\/conv_1_conv_1_biacud.vhd",
      "impl\/vhdl\/conv_1_conv_1_weibkb.vhd",
      "impl\/vhdl\/conv_2.vhd",
      "impl\/vhdl\/conv_2_conv_2_biabak.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei0iy.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei1iI.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei2iS.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei3i2.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei4jc.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei5jm.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei6jw.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei7jG.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei8jQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_wei9j0.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiAem.vhd",
      "impl\/vhdl\/conv_2_conv_2_weibbk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiBew.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiCeG.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiDeQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiEe0.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiFfa.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiGfk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiHfu.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiIfE.vhd",
      "impl\/vhdl\/conv_2_conv_2_weijbC.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiJfO.vhd",
      "impl\/vhdl\/conv_2_conv_2_weikbM.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiKfY.vhd",
      "impl\/vhdl\/conv_2_conv_2_weilbW.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiLf8.vhd",
      "impl\/vhdl\/conv_2_conv_2_weimb6.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiMgi.vhd",
      "impl\/vhdl\/conv_2_conv_2_weincg.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiNgs.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiocq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiOgC.vhd",
      "impl\/vhdl\/conv_2_conv_2_weipcA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiPgM.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiqcK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiQgW.vhd",
      "impl\/vhdl\/conv_2_conv_2_weircU.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiRg6.vhd",
      "impl\/vhdl\/conv_2_conv_2_weisc4.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiShg.vhd",
      "impl\/vhdl\/conv_2_conv_2_weitde.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiThq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiudo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiUhA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weivdy.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiVhK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiwdI.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiWhU.vhd",
      "impl\/vhdl\/conv_2_conv_2_weixdS.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiXh4.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiyd2.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiYie.vhd",
      "impl\/vhdl\/conv_2_conv_2_weizec.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiZio.vhd",
      "impl\/vhdl\/dense_1.vhd",
      "impl\/vhdl\/dense_1_dense_1_bbkl.vhd",
      "impl\/vhdl\/dense_1_dense_1_wbjl.vhd",
      "impl\/vhdl\/dense_2.vhd",
      "impl\/vhdl\/dense_2_dense_2_bcbu.vhd",
      "impl\/vhdl\/dense_2_dense_2_wb0s.vhd",
      "impl\/vhdl\/dense_2_dense_2_wb1s.vhd",
      "impl\/vhdl\/dense_2_dense_2_wb2s.vhd",
      "impl\/vhdl\/dense_2_dense_2_wb3s.vhd",
      "impl\/vhdl\/dense_2_dense_2_wb4t.vhd",
      "impl\/vhdl\/dense_2_dense_2_wb5t.vhd",
      "impl\/vhdl\/dense_2_dense_2_wb6t.vhd",
      "impl\/vhdl\/dense_2_dense_2_wb7t.vhd",
      "impl\/vhdl\/dense_2_dense_2_wb8t.vhd",
      "impl\/vhdl\/dense_2_dense_2_wb9t.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbAo.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbBo.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbCo.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbDo.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbEo.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbFp.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbGp.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbHp.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbIp.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbJp.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbKp.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbLp.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbMq.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbnm.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbNq.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbom.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbOq.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbpm.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbPq.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbqm.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbQq.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbrm.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbRq.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbsm.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbSr.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbtn.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbTr.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbun.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbUr.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbvn.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbVr.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbwn.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbWr.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbxn.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbXr.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbyn.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbYs.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbzo.vhd",
      "impl\/vhdl\/dense_2_dense_2_wbZs.vhd",
      "impl\/vhdl\/dense_2_dense_2_wcau.vhd",
      "impl\/vhdl\/dense_out.vhd",
      "impl\/vhdl\/dense_out_dense_acjv.vhd",
      "impl\/vhdl\/dense_out_dense_ochv.vhd",
      "impl\/vhdl\/dense_out_dense_ociv.vhd",
      "impl\/vhdl\/exp_15_7_s.vhd",
      "impl\/vhdl\/exp_15_7_s_exp_x_ceu.vhd",
      "impl\/vhdl\/exp_15_7_s_exp_x_cfu.vhd",
      "impl\/vhdl\/exp_15_7_s_f_x_lscdu.vhd",
      "impl\/vhdl\/flat.vhd",
      "impl\/vhdl\/max_pool_1.vhd",
      "impl\/vhdl\/max_pool_2.vhd",
      "impl\/vhdl\/soft_max.vhd",
      "impl\/vhdl\/cnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_conv_1_input_clv.v",
      "impl\/verilog\/cnn_conv_1_input_cmv.v",
      "impl\/verilog\/cnn_conv_1_input_cpw.v",
      "impl\/verilog\/cnn_conv_1_out_0_cux.v",
      "impl\/verilog\/cnn_conv_2_out_0_e0W.v",
      "impl\/verilog\/cnn_conv_2_out_0_faY.v",
      "impl\/verilog\/cnn_dcmp_64ns_64ndEe.v",
      "impl\/verilog\/cnn_dense_2_out_0_V.v",
      "impl\/verilog\/cnn_flat_array_0_V.v",
      "impl\/verilog\/cnn_fpext_32ns_64hmb.v",
      "impl\/verilog\/cnn_mac_muladd_7sbgk.v",
      "impl\/verilog\/cnn_mac_muladd_8sccu.v",
      "impl\/verilog\/cnn_mac_muladd_9nbll.v",
      "impl\/verilog\/cnn_mac_muladd_9sbml.v",
      "impl\/verilog\/cnn_mac_muladd_13ckv.v",
      "impl\/verilog\/cnn_max_pool_1_oudKJ.v",
      "impl\/verilog\/cnn_mul_mul_8s_14bek.v",
      "impl\/verilog\/cnn_mul_mul_9s_14bdk.v",
      "impl\/verilog\/cnn_mul_mul_9s_14g8j.v",
      "impl\/verilog\/cnn_mul_mul_10s_1bfk.v",
      "impl\/verilog\/cnn_mul_mul_11ns_bil.v",
      "impl\/verilog\/cnn_mul_mul_14s_8bck.v",
      "impl\/verilog\/cnn_mul_mul_14s_9fYi.v",
      "impl\/verilog\/cnn_mux_42_14_1_1.v",
      "impl\/verilog\/cnn_mux_255_14_1_1.v",
      "impl\/verilog\/cnn_mux_332_14_1_1.v",
      "impl\/verilog\/cnn_prediction_V.v",
      "impl\/verilog\/cnn_sdiv_22ns_14scgu.v",
      "impl\/verilog\/cnn_urem_3ns_3ns_hbi.v",
      "impl\/verilog\/cnn_urem_4ns_3ns_ibs.v",
      "impl\/verilog\/cnn_urem_5ns_3ns_eOg.v",
      "impl\/verilog\/cnn_urem_9ns_6ns_bhl.v",
      "impl\/verilog\/conv_1.v",
      "impl\/verilog\/conv_1_conv_1_biacud.v",
      "impl\/verilog\/conv_1_conv_1_biacud_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weibkb.v",
      "impl\/verilog\/conv_1_conv_1_weibkb_rom.dat",
      "impl\/verilog\/conv_2.v",
      "impl\/verilog\/conv_2_conv_2_biabak.v",
      "impl\/verilog\/conv_2_conv_2_biabak_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei0iy.v",
      "impl\/verilog\/conv_2_conv_2_wei0iy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei1iI.v",
      "impl\/verilog\/conv_2_conv_2_wei1iI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei2iS.v",
      "impl\/verilog\/conv_2_conv_2_wei2iS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei3i2.v",
      "impl\/verilog\/conv_2_conv_2_wei3i2_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei4jc.v",
      "impl\/verilog\/conv_2_conv_2_wei4jc_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei5jm.v",
      "impl\/verilog\/conv_2_conv_2_wei5jm_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei6jw.v",
      "impl\/verilog\/conv_2_conv_2_wei6jw_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei7jG.v",
      "impl\/verilog\/conv_2_conv_2_wei7jG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei8jQ.v",
      "impl\/verilog\/conv_2_conv_2_wei8jQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_wei9j0.v",
      "impl\/verilog\/conv_2_conv_2_wei9j0_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiAem.v",
      "impl\/verilog\/conv_2_conv_2_weiAem_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weibbk.v",
      "impl\/verilog\/conv_2_conv_2_weibbk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiBew.v",
      "impl\/verilog\/conv_2_conv_2_weiBew_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiCeG.v",
      "impl\/verilog\/conv_2_conv_2_weiCeG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiDeQ.v",
      "impl\/verilog\/conv_2_conv_2_weiDeQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiEe0.v",
      "impl\/verilog\/conv_2_conv_2_weiEe0_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiFfa.v",
      "impl\/verilog\/conv_2_conv_2_weiFfa_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiGfk.v",
      "impl\/verilog\/conv_2_conv_2_weiGfk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiHfu.v",
      "impl\/verilog\/conv_2_conv_2_weiHfu_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiIfE.v",
      "impl\/verilog\/conv_2_conv_2_weiIfE_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weijbC.v",
      "impl\/verilog\/conv_2_conv_2_weijbC_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiJfO.v",
      "impl\/verilog\/conv_2_conv_2_weiJfO_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weikbM.v",
      "impl\/verilog\/conv_2_conv_2_weikbM_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiKfY.v",
      "impl\/verilog\/conv_2_conv_2_weiKfY_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weilbW.v",
      "impl\/verilog\/conv_2_conv_2_weilbW_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiLf8.v",
      "impl\/verilog\/conv_2_conv_2_weiLf8_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weimb6.v",
      "impl\/verilog\/conv_2_conv_2_weimb6_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiMgi.v",
      "impl\/verilog\/conv_2_conv_2_weiMgi_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weincg.v",
      "impl\/verilog\/conv_2_conv_2_weincg_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiNgs.v",
      "impl\/verilog\/conv_2_conv_2_weiNgs_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiocq.v",
      "impl\/verilog\/conv_2_conv_2_weiocq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiOgC.v",
      "impl\/verilog\/conv_2_conv_2_weiOgC_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weipcA.v",
      "impl\/verilog\/conv_2_conv_2_weipcA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiPgM.v",
      "impl\/verilog\/conv_2_conv_2_weiPgM_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiqcK.v",
      "impl\/verilog\/conv_2_conv_2_weiqcK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiQgW.v",
      "impl\/verilog\/conv_2_conv_2_weiQgW_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weircU.v",
      "impl\/verilog\/conv_2_conv_2_weircU_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiRg6.v",
      "impl\/verilog\/conv_2_conv_2_weiRg6_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weisc4.v",
      "impl\/verilog\/conv_2_conv_2_weisc4_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiShg.v",
      "impl\/verilog\/conv_2_conv_2_weiShg_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weitde.v",
      "impl\/verilog\/conv_2_conv_2_weitde_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiThq.v",
      "impl\/verilog\/conv_2_conv_2_weiThq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiudo.v",
      "impl\/verilog\/conv_2_conv_2_weiudo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiUhA.v",
      "impl\/verilog\/conv_2_conv_2_weiUhA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weivdy.v",
      "impl\/verilog\/conv_2_conv_2_weivdy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiVhK.v",
      "impl\/verilog\/conv_2_conv_2_weiVhK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiwdI.v",
      "impl\/verilog\/conv_2_conv_2_weiwdI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiWhU.v",
      "impl\/verilog\/conv_2_conv_2_weiWhU_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weixdS.v",
      "impl\/verilog\/conv_2_conv_2_weixdS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiXh4.v",
      "impl\/verilog\/conv_2_conv_2_weiXh4_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiyd2.v",
      "impl\/verilog\/conv_2_conv_2_weiyd2_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiYie.v",
      "impl\/verilog\/conv_2_conv_2_weiYie_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weizec.v",
      "impl\/verilog\/conv_2_conv_2_weizec_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiZio.v",
      "impl\/verilog\/conv_2_conv_2_weiZio_rom.dat",
      "impl\/verilog\/dense_1.v",
      "impl\/verilog\/dense_1_dense_1_bbkl.v",
      "impl\/verilog\/dense_1_dense_1_bbkl_rom.dat",
      "impl\/verilog\/dense_1_dense_1_wbjl.v",
      "impl\/verilog\/dense_1_dense_1_wbjl_rom.dat",
      "impl\/verilog\/dense_2.v",
      "impl\/verilog\/dense_2_dense_2_bcbu.v",
      "impl\/verilog\/dense_2_dense_2_bcbu_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wb0s.v",
      "impl\/verilog\/dense_2_dense_2_wb0s_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wb1s.v",
      "impl\/verilog\/dense_2_dense_2_wb1s_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wb2s.v",
      "impl\/verilog\/dense_2_dense_2_wb2s_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wb3s.v",
      "impl\/verilog\/dense_2_dense_2_wb3s_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wb4t.v",
      "impl\/verilog\/dense_2_dense_2_wb4t_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wb5t.v",
      "impl\/verilog\/dense_2_dense_2_wb5t_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wb6t.v",
      "impl\/verilog\/dense_2_dense_2_wb6t_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wb7t.v",
      "impl\/verilog\/dense_2_dense_2_wb7t_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wb8t.v",
      "impl\/verilog\/dense_2_dense_2_wb8t_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wb9t.v",
      "impl\/verilog\/dense_2_dense_2_wb9t_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbAo.v",
      "impl\/verilog\/dense_2_dense_2_wbAo_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbBo.v",
      "impl\/verilog\/dense_2_dense_2_wbBo_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbCo.v",
      "impl\/verilog\/dense_2_dense_2_wbCo_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbDo.v",
      "impl\/verilog\/dense_2_dense_2_wbDo_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbEo.v",
      "impl\/verilog\/dense_2_dense_2_wbEo_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbFp.v",
      "impl\/verilog\/dense_2_dense_2_wbFp_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbGp.v",
      "impl\/verilog\/dense_2_dense_2_wbGp_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbHp.v",
      "impl\/verilog\/dense_2_dense_2_wbHp_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbIp.v",
      "impl\/verilog\/dense_2_dense_2_wbIp_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbJp.v",
      "impl\/verilog\/dense_2_dense_2_wbJp_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbKp.v",
      "impl\/verilog\/dense_2_dense_2_wbKp_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbLp.v",
      "impl\/verilog\/dense_2_dense_2_wbLp_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbMq.v",
      "impl\/verilog\/dense_2_dense_2_wbMq_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbnm.v",
      "impl\/verilog\/dense_2_dense_2_wbnm_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbNq.v",
      "impl\/verilog\/dense_2_dense_2_wbNq_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbom.v",
      "impl\/verilog\/dense_2_dense_2_wbom_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbOq.v",
      "impl\/verilog\/dense_2_dense_2_wbOq_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbpm.v",
      "impl\/verilog\/dense_2_dense_2_wbpm_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbPq.v",
      "impl\/verilog\/dense_2_dense_2_wbPq_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbqm.v",
      "impl\/verilog\/dense_2_dense_2_wbqm_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbQq.v",
      "impl\/verilog\/dense_2_dense_2_wbQq_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbrm.v",
      "impl\/verilog\/dense_2_dense_2_wbrm_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbRq.v",
      "impl\/verilog\/dense_2_dense_2_wbRq_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbsm.v",
      "impl\/verilog\/dense_2_dense_2_wbsm_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbSr.v",
      "impl\/verilog\/dense_2_dense_2_wbSr_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbtn.v",
      "impl\/verilog\/dense_2_dense_2_wbtn_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbTr.v",
      "impl\/verilog\/dense_2_dense_2_wbTr_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbun.v",
      "impl\/verilog\/dense_2_dense_2_wbun_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbUr.v",
      "impl\/verilog\/dense_2_dense_2_wbUr_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbvn.v",
      "impl\/verilog\/dense_2_dense_2_wbvn_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbVr.v",
      "impl\/verilog\/dense_2_dense_2_wbVr_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbwn.v",
      "impl\/verilog\/dense_2_dense_2_wbwn_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbWr.v",
      "impl\/verilog\/dense_2_dense_2_wbWr_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbxn.v",
      "impl\/verilog\/dense_2_dense_2_wbxn_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbXr.v",
      "impl\/verilog\/dense_2_dense_2_wbXr_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbyn.v",
      "impl\/verilog\/dense_2_dense_2_wbyn_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbYs.v",
      "impl\/verilog\/dense_2_dense_2_wbYs_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbzo.v",
      "impl\/verilog\/dense_2_dense_2_wbzo_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wbZs.v",
      "impl\/verilog\/dense_2_dense_2_wbZs_rom.dat",
      "impl\/verilog\/dense_2_dense_2_wcau.v",
      "impl\/verilog\/dense_2_dense_2_wcau_rom.dat",
      "impl\/verilog\/dense_out.v",
      "impl\/verilog\/dense_out_dense_acjv.v",
      "impl\/verilog\/dense_out_dense_ochv.v",
      "impl\/verilog\/dense_out_dense_ochv_rom.dat",
      "impl\/verilog\/dense_out_dense_ociv.v",
      "impl\/verilog\/dense_out_dense_ociv_rom.dat",
      "impl\/verilog\/exp_15_7_s.v",
      "impl\/verilog\/exp_15_7_s_exp_x_ceu.v",
      "impl\/verilog\/exp_15_7_s_exp_x_ceu_rom.dat",
      "impl\/verilog\/exp_15_7_s_exp_x_cfu.v",
      "impl\/verilog\/exp_15_7_s_exp_x_cfu_rom.dat",
      "impl\/verilog\/exp_15_7_s_f_x_lscdu.v",
      "impl\/verilog\/exp_15_7_s_f_x_lscdu_rom.dat",
      "impl\/verilog\/flat.v",
      "impl\/verilog\/max_pool_1.v",
      "impl\/verilog\/max_pool_2.v",
      "impl\/verilog\/soft_max.v",
      "impl\/verilog\/cnn.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cnn_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/cnn_ap_fpext_0_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/chenq\/MAG\/code\/FFF\/HLS2019\/APDataType\/cnn\/cnn_ap_lp\/OPT_AP_LP_0\/.autopilot\/db\/cnn.design.xml",
    "DebugDir": "C:\/Users\/chenq\/MAG\/code\/FFF\/HLS2019\/APDataType\/cnn\/cnn_ap_lp\/OPT_AP_LP_0\/.debug",
    "ProtoInst": ["C:\/Users\/chenq\/MAG\/code\/FFF\/HLS2019\/APDataType\/cnn\/cnn_ap_lp\/OPT_AP_LP_0\/.debug\/cnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "cnn_ap_dcmp_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cnn_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name cnn_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "cnn_input_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }},
      "bundle_name": "cnn_input",
      "bundle_role": "address0"
    },
    "cnn_input_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "cnn_input",
      "bundle_role": "q0"
    },
    "prediction_output_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }},
      "bundle_name": "prediction_output",
      "bundle_role": "address0"
    },
    "prediction_output_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "prediction_output",
      "bundle_role": "d0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "cnn_input_address0": {
      "dir": "out",
      "width": "10"
    },
    "cnn_input_ce0": {
      "dir": "out",
      "width": "1"
    },
    "cnn_input_q0": {
      "dir": "in",
      "width": "32"
    },
    "prediction_output_address0": {
      "dir": "out",
      "width": "4"
    },
    "prediction_output_ce0": {
      "dir": "out",
      "width": "1"
    },
    "prediction_output_we0": {
      "dir": "out",
      "width": "1"
    },
    "prediction_output_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn",
      "Instances": [
        {
          "ModuleName": "conv_2",
          "InstanceName": "grp_conv_2_fu_2083"
        },
        {
          "ModuleName": "max_pool_1",
          "InstanceName": "grp_max_pool_1_fu_3020"
        },
        {
          "ModuleName": "conv_1",
          "InstanceName": "grp_conv_1_fu_3180"
        },
        {
          "ModuleName": "dense_1",
          "InstanceName": "grp_dense_1_fu_3275"
        },
        {
          "ModuleName": "max_pool_2",
          "InstanceName": "grp_max_pool_2_fu_3308"
        },
        {
          "ModuleName": "dense_out",
          "InstanceName": "grp_dense_out_fu_3437",
          "Instances": [{
              "ModuleName": "soft_max",
              "InstanceName": "grp_soft_max_fu_438",
              "Instances": [{
                  "ModuleName": "exp_15_7_s",
                  "InstanceName": "grp_exp_15_7_s_fu_155"
                }]
            }]
        },
        {
          "ModuleName": "dense_2",
          "InstanceName": "grp_dense_2_fu_3457"
        },
        {
          "ModuleName": "flat",
          "InstanceName": "grp_flat_fu_3618"
        }
      ]
    },
    "Info": {
      "conv_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pool_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pool_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_15_7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "soft_max": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv_1": {
        "Latency": {
          "LatencyBest": "1367",
          "LatencyAvg": "1367",
          "LatencyWorst": "1367",
          "PipelineII": "1367",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "16.934"
        },
        "Loops": [{
            "Name": "Row_Loop_Col_Loop_Filter1_Loop",
            "TripCount": "1352",
            "Latency": "1365",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "27",
          "FF": "4008",
          "LUT": "12321",
          "URAM": "0"
        }
      },
      "max_pool_1": {
        "Latency": {
          "LatencyBest": "86",
          "LatencyAvg": "86",
          "LatencyWorst": "86",
          "PipelineII": "86",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "15.656"
        },
        "Loops": [{
            "Name": "Filter_Loop_Row_Loop",
            "TripCount": "78",
            "Latency": "84",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "21430",
          "LUT": "12608",
          "URAM": "0"
        }
      },
      "conv_2": {
        "Latency": {
          "LatencyBest": "1956",
          "LatencyAvg": "1956",
          "LatencyWorst": "1956",
          "PipelineII": "1956",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "16.881"
        },
        "Loops": [{
            "Name": "Row_Loop_Col_Loop_Filter2_Loop",
            "TripCount": "1936",
            "Latency": "1954",
            "PipelineII": "1",
            "PipelineDepth": "20"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "54",
          "FF": "11873",
          "LUT": "87373",
          "URAM": "0"
        }
      },
      "max_pool_2": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "16.288"
        },
        "Loops": [{
            "Name": "Filter_Loop",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "LUT": "2750",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "flat": {
        "Latency": {
          "LatencyBest": "413",
          "LatencyAvg": "413",
          "LatencyWorst": "413",
          "PipelineII": "413",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "11.961"
        },
        "Loops": [{
            "Name": "Row_Loop_Col_Loop_Filter_Loop",
            "TripCount": "400",
            "Latency": "411",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "1",
          "FF": "522",
          "LUT": "801",
          "URAM": "0"
        }
      },
      "dense_1": {
        "Latency": {
          "LatencyBest": "4301",
          "LatencyAvg": "4301",
          "LatencyWorst": "4301",
          "PipelineII": "4301",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "18.460"
        },
        "Loops": [{
            "Name": "DENSE_LOOP",
            "TripCount": "50",
            "Latency": "4300",
            "PipelineII": "",
            "PipelineDepth": "86",
            "Loops": [{
                "Name": "FLAT_LOOP",
                "TripCount": "8",
                "Latency": "81",
                "PipelineII": "10",
                "PipelineDepth": "12"
              }]
          }],
        "Area": {
          "BRAM_18K": "54",
          "DSP48E": "100",
          "FF": "2338",
          "LUT": "2050",
          "URAM": "0"
        }
      },
      "dense_2": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "42",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "18.460"
        },
        "Loops": [{
            "Name": "DENSE_LOOP",
            "TripCount": "30",
            "Latency": "40",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "50",
          "FF": "2224",
          "LUT": "556",
          "URAM": "0"
        }
      },
      "exp_15_7_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "15.178"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "99",
          "LUT": "338",
          "URAM": "0"
        }
      },
      "soft_max": {
        "Latency": {
          "LatencyBest": "64",
          "LatencyAvg": "64",
          "LatencyWorst": "64",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "16.990"
        },
        "Loops": [
          {
            "Name": "Max_Loop",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Sum_Loop",
            "TripCount": "10",
            "Latency": "13",
            "PipelineII": "1",
            "PipelineDepth": "5"
          },
          {
            "Name": "Prediction_Loop",
            "TripCount": "10",
            "Latency": "35",
            "PipelineII": "1",
            "PipelineDepth": "27"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "1766",
          "LUT": "1745",
          "URAM": "0"
        }
      },
      "dense_out": {
        "Latency": {
          "LatencyBest": "176",
          "LatencyAvg": "176",
          "LatencyWorst": "176",
          "PipelineII": "176",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "18.460"
        },
        "Loops": [{
            "Name": "Dense_Loop",
            "TripCount": "10",
            "Latency": "110",
            "PipelineII": "",
            "PipelineDepth": "11",
            "Loops": [{
                "Name": "Flat_Loop",
                "TripCount": "3",
                "Latency": "7",
                "PipelineII": "2",
                "PipelineDepth": "4"
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "12",
          "FF": "2006",
          "LUT": "2400",
          "URAM": "0"
        }
      },
      "cnn": {
        "Latency": {
          "LatencyBest": "9198",
          "LatencyAvg": "9198",
          "LatencyWorst": "9198",
          "PipelineII": "9199",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "18.460"
        },
        "Loops": [
          {
            "Name": "L_INPUT_LOOP",
            "TripCount": "784",
            "Latency": "791",
            "PipelineII": "1",
            "PipelineDepth": "9"
          },
          {
            "Name": "Loop 2",
            "TripCount": "10",
            "Latency": "30",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "67",
          "DSP48E": "244",
          "FF": "64059",
          "LUT": "138379",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "cnn",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-11 14:03:27 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
