// Seed: 803701941
module module_0 (
    input id_0
);
  assign id_1 = id_0;
  always @(posedge 1 == 1) id_2 = id_0;
  assign id_3 = 1'd0;
  logic id_4;
  logic id_5, id_6;
  logic id_7;
  logic id_8;
endmodule
module module_1 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output id_6,
    input logic id_7,
    output logic id_8
);
  id_9(
      id_3, 1
  );
  type_18 id_10 (
      .id_0(1'd0),
      .id_1(1),
      .id_2({id_8, id_5, id_7 ? id_0 : id_4}),
      .id_3(1),
      .id_4(),
      .id_5(1),
      .id_6((id_1)),
      .id_7(id_2)
  );
  logic id_11;
  logic id_12;
  logic id_13 = 1'h0;
  assign id_6 = 1;
  logic id_14;
endmodule
`endcelldefine
