# Reading D:/software/modelsim/modelsim_ase/tcl/vsim/pref.tcl
# Loading project avalon_fifo
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v failed with 1 errors.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v failed with 1 errors.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v failed with 5 errors.
# Compile of rmst_ctrl.v failed with 4 errors.
# 13 compiles, 4 failed with 11 errors.
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v failed with 5 errors.
# Compile of rmst_ctrl.v failed with 4 errors.
# 13 compiles, 2 failed with 9 errors.
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v failed with 5 errors.
# Compile of rmst_ctrl.v failed with 3 errors.
# 13 compiles, 2 failed with 8 errors.
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v failed with 4 errors.
# Compile of rmst_ctrl.v failed with 3 errors.
# 13 compiles, 2 failed with 7 errors.
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v failed with 1 errors.
# Compile of rmst_ctrl.v failed with 3 errors.
# 13 compiles, 2 failed with 4 errors.
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v failed with 3 errors.
# Compile of rmst_ctrl.v failed with 3 errors.
# 13 compiles, 2 failed with 6 errors.
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v failed with 2 errors.
# Compile of rmst_ctrl.v failed with 3 errors.
# 13 compiles, 2 failed with 5 errors.
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v failed with 3 errors.
# 13 compiles, 1 failed with 3 errors.
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v failed with 3 errors.
# 13 compiles, 1 failed with 3 errors.
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# 13 compiles, 0 failed with no errors.
# Load canceled
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.avlon_tb -L 220model_ver -L altera_mf_ver
# vsim -gui work.avlon_tb -L 220model_ver -L altera_mf_ver 
# Start time: 12:50:03 on Jun 12,2016
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.mem_rmst
# Loading work.mem_wmst
# ** Warning: (vsim-3017) D:/projects/backup/avalon_fifo/avlon_tb.v(131): [TFMPC] - Too few port connections. Expected 17, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /avlon_tb/wmst_out_fm File: D:/projects/backup/avalon_fifo/wmst_to_fifo_tile.v
# ** Error: (vsim-3063) D:/projects/backup/avalon_fifo/avlon_tb.v(131): Port 'store_data_done' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /avlon_tb/wmst_out_fm File: D:/projects/backup/avalon_fifo/wmst_to_fifo_tile.v
# ** Error: (vsim-3063) D:/projects/backup/avalon_fifo/avlon_tb.v(131): Port 'store_data_start' not found in the connected module (10th connection).
#    Time: 0 ps  Iteration: 0  Instance: /avlon_tb/wmst_out_fm File: D:/projects/backup/avalon_fifo/wmst_to_fifo_tile.v
# ** Warning: (vsim-3722) D:/projects/backup/avalon_fifo/avlon_tb.v(131): [TFMPC] - Missing connection for port 'param_iolen'.
# ** Warning: (vsim-3722) D:/projects/backup/avalon_fifo/avlon_tb.v(131): [TFMPC] - Missing connection for port 'param_waddr'.
# ** Warning: (vsim-3722) D:/projects/backup/avalon_fifo/avlon_tb.v(131): [TFMPC] - Missing connection for port 'store_done'.
# ** Warning: (vsim-3722) D:/projects/backup/avalon_fifo/avlon_tb.v(131): [TFMPC] - Missing connection for port 'store_start'.
# Error loading design
# End time: 12:50:03 on Jun 12,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 5
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v failed with 2 errors.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# 13 compiles, 1 failed with 2 errors.
# Error opening D:/projects/backup/avalon_fifo/(vlog-13069) D:/projects/backup/avalon_fifo/wmst_to_fifo_tile.v
# Path name 'D:/projects/backup/avalon_fifo/(vlog-13069) D:/projects/backup/avalon_fifo/wmst_to_fifo_tile.v' doesn't exist.
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui -L 220model_ver -L altera_mf_ver work.avlon_tb
# vsim -gui -L 220model_ver -L altera_mf_ver work.avlon_tb 
# Start time: 12:52:51 on Jun 12,2016
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.mem_rmst
# Loading work.mem_wmst
# ** Error: (vsim-3063) D:/projects/backup/avalon_fifo/avlon_tb.v(131): Port 'store_data_done' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /avlon_tb/wmst_out_fm File: D:/projects/backup/avalon_fifo/wmst_to_fifo_tile.v
# ** Error: (vsim-3063) D:/projects/backup/avalon_fifo/avlon_tb.v(131): Port 'store_data_start' not found in the connected module (10th connection).
#    Time: 0 ps  Iteration: 0  Instance: /avlon_tb/wmst_out_fm File: D:/projects/backup/avalon_fifo/wmst_to_fifo_tile.v
# Error loading design
# End time: 12:52:51 on Jun 12,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui -L 220model_ver -L altera_mf_ver work.avlon_tb
# vsim -gui -L 220model_ver -L altera_mf_ver work.avlon_tb 
# Start time: 12:55:05 on Jun 12,2016
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.mem_rmst
# Loading work.mem_wmst
add wave -position insertpoint sim:/avlon_tb/*
run -all
# ** Note: Data structure takes 12273852 bytes of memory
#          Process time 0.28 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# Loading work.mem_rmst
# Loading work.mem_wmst
run -all
# ** Note: Data structure takes 12929212 bytes of memory
#          Process time 0.28 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# Loading work.mem_rmst
# Loading work.mem_wmst
run -all
# ** Note: Data structure takes 13584572 bytes of memory
#          Process time 0.34 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
add wave -position insertpoint sim:/avlon_tb/rmst_in_fm/*
restart -f
run -all
# ** Note: Data structure takes 13584572 bytes of memory
#          Process time 0.28 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# Loading work.mem_rmst
# Loading work.mem_wmst
run -all
# ** Note: Data structure takes 14108876 bytes of memory
#          Process time 0.33 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
add wave -position insertpoint sim:/avlon_tb/rmst_in_fm/rmst_ctrl/*
restart -f
run -all
# ** Note: Data structure takes 14108876 bytes of memory
#          Process time 0.27 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# Loading work.mem_rmst
# Loading work.mem_wmst
run -all
# ** Note: Data structure takes 14633180 bytes of memory
#          Process time 0.28 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
add wave -position insertpoint sim:/avlon_tb/wmst_out_fm/*
add wave -position insertpoint sim:/avlon_tb/wmst_out_fm/wmst_ctrl/*
restart -f
run -all
# ** Note: Data structure takes 14633180 bytes of memory
#          Process time 0.31 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# Loading work.mem_rmst
# Loading work.mem_wmst
run -all
# ** Note: Data structure takes 14633180 bytes of memory
#          Process time 0.28 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
restart -f
run -all
# ** Note: Data structure takes 14633180 bytes of memory
#          Process time 0.30 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# Loading work.mem_rmst
# Loading work.mem_wmst
run -all
# ** Note: Data structure takes 14633180 bytes of memory
#          Process time 0.30 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
