{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 10:51:15 2024 " "Info: Processing started: Sun Apr 28 10:51:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "START_STOP_NEW:inst3\|inst24~latch " "Warning: Node \"START_STOP_NEW:inst3\|inst24~latch\" is a latch" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst3\|inst24~latch " "Info: Detected ripple clock \"START_STOP_NEW:inst3\|inst24~latch\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "38_decoder:inst11\|inst11~104 " "Info: Detected gated clock \"38_decoder:inst11\|inst11~104\" as buffer" {  } { { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38_decoder:inst11\|inst11~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5~28 " "Info: Detected gated clock \"register_4x:inst8\|inst5~28\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst8 " "Info: Detected gated clock \"register_4x:inst8\|inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst7 " "Info: Detected gated clock \"register_4x:inst8\|inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst9 " "Info: Detected gated clock \"register_4x:inst8\|inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5 " "Info: Detected gated clock \"register_4x:inst8\|inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst3\|inst24~_emulated " "Info: Detected ripple clock \"START_STOP_NEW:inst3\|inst24~_emulated\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst3\|inst24~head_lut " "Info: Detected gated clock \"START_STOP_NEW:inst3\|inst24~head_lut\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst3\|inst31 " "Info: Detected gated clock \"START_STOP_NEW:inst3\|inst31\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR6 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 78.11 MHz 12.802 ns Internal " "Info: Clock \"uIR6\" has Internal fmax of 78.11 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" (period= 12.802 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.138 ns + Longest register register " "Info: + Longest register to register delay is 6.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X17_Y9_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.206 ns) 1.362 ns mux2-8:A_selector\|inst25 2 COMB LCCOMB_X19_Y9_N16 3 " "Info: 2: + IC(1.156 ns) + CELL(0.206 ns) = 1.362 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 3; COMB Node = 'mux2-8:A_selector\|inst25'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.206 ns) 2.629 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 3 COMB LCCOMB_X17_Y9_N6 3 " "Info: 3: + IC(1.061 ns) + CELL(0.206 ns) = 2.629 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.370 ns) 4.136 ns ALU_parallel_8b:inst4\|74181:inst\|79 4 COMB LCCOMB_X16_Y8_N30 1 " "Info: 4: + IC(1.137 ns) + CELL(0.370 ns) = 4.136 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|79'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 4.708 ns ALU_parallel_8b:inst4\|74181:inst\|81~13 5 COMB LCCOMB_X16_Y8_N2 9 " "Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 4.708 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|81~13'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.202 ns) 6.030 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2 6 COMB LCCOMB_X16_Y10_N8 1 " "Info: 6: + IC(1.120 ns) + CELL(0.202 ns) = 6.030 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.138 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 7 REG LCFF_X16_Y10_N9 18 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.138 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 21.15 % ) " "Info: Total cell delay = 1.298 ns ( 21.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.840 ns ( 78.85 % ) " "Info: Total interconnect delay = 4.840 ns ( 78.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.400 ns - Smallest " "Info: - Smallest clock skew is -6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 5.513 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR6\" to destination register is 5.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.649 ns) + CELL(0.606 ns) 4.249 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.649 ns) + CELL(0.606 ns) = 4.249 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 5.513 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X16_Y10_N9 18 " "Info: 3: + IC(0.598 ns) + CELL(0.666 ns) = 5.513 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 41.10 % ) " "Info: Total cell delay = 2.266 ns ( 41.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.247 ns ( 58.90 % ) " "Info: Total interconnect delay = 3.247 ns ( 58.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.649ns 0.598ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 11.913 ns - Longest register " "Info: - Longest clock path from clock \"uIR6\" to source register is 11.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.649 ns) + CELL(0.606 ns) 4.249 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.649 ns) + CELL(0.606 ns) = 4.249 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 5.817 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X16_Y10_N9 18 " "Info: 3: + IC(0.598 ns) + CELL(0.970 ns) = 5.817 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 7.231 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X16_Y10_N10 1 " "Info: 4: + IC(0.808 ns) + CELL(0.606 ns) = 7.231 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 7.791 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X16_Y10_N28 1 " "Info: 5: + IC(0.354 ns) + CELL(0.206 ns) = 7.791 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 10.358 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(2.567 ns) + CELL(0.000 ns) = 10.358 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 11.913 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X17_Y9_N9 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 11.913 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.048 ns ( 33.98 % ) " "Info: Total cell delay = 4.048 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.865 ns ( 66.02 % ) " "Info: Total interconnect delay = 7.865 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.913 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.913 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.649ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.649ns 0.598ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.913 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.913 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.649ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.649ns 0.598ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.913 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.913 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.649ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 78.11 MHz 12.802 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 78.11 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" (period= 12.802 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.138 ns + Longest register register " "Info: + Longest register to register delay is 6.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X17_Y9_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.206 ns) 1.362 ns mux2-8:A_selector\|inst25 2 COMB LCCOMB_X19_Y9_N16 3 " "Info: 2: + IC(1.156 ns) + CELL(0.206 ns) = 1.362 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 3; COMB Node = 'mux2-8:A_selector\|inst25'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.206 ns) 2.629 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 3 COMB LCCOMB_X17_Y9_N6 3 " "Info: 3: + IC(1.061 ns) + CELL(0.206 ns) = 2.629 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.370 ns) 4.136 ns ALU_parallel_8b:inst4\|74181:inst\|79 4 COMB LCCOMB_X16_Y8_N30 1 " "Info: 4: + IC(1.137 ns) + CELL(0.370 ns) = 4.136 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|79'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 4.708 ns ALU_parallel_8b:inst4\|74181:inst\|81~13 5 COMB LCCOMB_X16_Y8_N2 9 " "Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 4.708 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|81~13'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.202 ns) 6.030 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2 6 COMB LCCOMB_X16_Y10_N8 1 " "Info: 6: + IC(1.120 ns) + CELL(0.202 ns) = 6.030 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.138 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 7 REG LCFF_X16_Y10_N9 18 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.138 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 21.15 % ) " "Info: Total cell delay = 1.298 ns ( 21.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.840 ns ( 78.85 % ) " "Info: Total interconnect delay = 4.840 ns ( 78.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.400 ns - Smallest " "Info: - Smallest clock skew is -6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 5.341 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 5.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.596 ns) + CELL(0.497 ns) 4.077 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.596 ns) + CELL(0.497 ns) = 4.077 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.093 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 5.341 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X16_Y10_N9 18 " "Info: 3: + IC(0.598 ns) + CELL(0.666 ns) = 5.341 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 40.20 % ) " "Info: Total cell delay = 2.147 ns ( 40.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.194 ns ( 59.80 % ) " "Info: Total interconnect delay = 3.194 ns ( 59.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.341 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.341 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.596ns 0.598ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 11.741 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 11.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.596 ns) + CELL(0.497 ns) 4.077 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.596 ns) + CELL(0.497 ns) = 4.077 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.093 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 5.645 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X16_Y10_N9 18 " "Info: 3: + IC(0.598 ns) + CELL(0.970 ns) = 5.645 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 7.059 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X16_Y10_N10 1 " "Info: 4: + IC(0.808 ns) + CELL(0.606 ns) = 7.059 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 7.619 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X16_Y10_N28 1 " "Info: 5: + IC(0.354 ns) + CELL(0.206 ns) = 7.619 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 10.186 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(2.567 ns) + CELL(0.000 ns) = 10.186 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 11.741 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X17_Y9_N9 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 11.741 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.929 ns ( 33.46 % ) " "Info: Total cell delay = 3.929 ns ( 33.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.812 ns ( 66.54 % ) " "Info: Total interconnect delay = 7.812 ns ( 66.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.741 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.741 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.596ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.341 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.341 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.596ns 0.598ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.741 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.741 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.596ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.341 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.341 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.596ns 0.598ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.741 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.741 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.596ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 78.11 MHz 12.802 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 78.11 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" (period= 12.802 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.138 ns + Longest register register " "Info: + Longest register to register delay is 6.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X17_Y9_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.206 ns) 1.362 ns mux2-8:A_selector\|inst25 2 COMB LCCOMB_X19_Y9_N16 3 " "Info: 2: + IC(1.156 ns) + CELL(0.206 ns) = 1.362 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 3; COMB Node = 'mux2-8:A_selector\|inst25'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.206 ns) 2.629 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 3 COMB LCCOMB_X17_Y9_N6 3 " "Info: 3: + IC(1.061 ns) + CELL(0.206 ns) = 2.629 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.370 ns) 4.136 ns ALU_parallel_8b:inst4\|74181:inst\|79 4 COMB LCCOMB_X16_Y8_N30 1 " "Info: 4: + IC(1.137 ns) + CELL(0.370 ns) = 4.136 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|79'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 4.708 ns ALU_parallel_8b:inst4\|74181:inst\|81~13 5 COMB LCCOMB_X16_Y8_N2 9 " "Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 4.708 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|81~13'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.202 ns) 6.030 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2 6 COMB LCCOMB_X16_Y10_N8 1 " "Info: 6: + IC(1.120 ns) + CELL(0.202 ns) = 6.030 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.138 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 7 REG LCFF_X16_Y10_N9 18 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.138 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 21.15 % ) " "Info: Total cell delay = 1.298 ns ( 21.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.840 ns ( 78.85 % ) " "Info: Total interconnect delay = 4.840 ns ( 78.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.400 ns - Smallest " "Info: - Smallest clock skew is -6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 5.195 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 5.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(0.370 ns) 3.931 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.577 ns) + CELL(0.370 ns) = 3.931 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 5.195 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X16_Y10_N9 18 " "Info: 3: + IC(0.598 ns) + CELL(0.666 ns) = 5.195 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 38.88 % ) " "Info: Total cell delay = 2.020 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.175 ns ( 61.12 % ) " "Info: Total interconnect delay = 3.175 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.577ns 0.598ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 11.595 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 11.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(0.370 ns) 3.931 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.577 ns) + CELL(0.370 ns) = 3.931 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 5.499 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X16_Y10_N9 18 " "Info: 3: + IC(0.598 ns) + CELL(0.970 ns) = 5.499 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 6.913 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X16_Y10_N10 1 " "Info: 4: + IC(0.808 ns) + CELL(0.606 ns) = 6.913 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 7.473 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X16_Y10_N28 1 " "Info: 5: + IC(0.354 ns) + CELL(0.206 ns) = 7.473 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 10.040 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(2.567 ns) + CELL(0.000 ns) = 10.040 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 11.595 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X17_Y9_N9 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 11.595 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.802 ns ( 32.79 % ) " "Info: Total cell delay = 3.802 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.793 ns ( 67.21 % ) " "Info: Total interconnect delay = 7.793 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.595 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.595 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.577ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.577ns 0.598ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.595 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.595 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.577ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.577ns 0.598ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.595 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.595 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.577ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 78.11 MHz 12.802 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 78.11 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" (period= 12.802 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.138 ns + Longest register register " "Info: + Longest register to register delay is 6.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X17_Y9_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.206 ns) 1.362 ns mux2-8:A_selector\|inst25 2 COMB LCCOMB_X19_Y9_N16 3 " "Info: 2: + IC(1.156 ns) + CELL(0.206 ns) = 1.362 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 3; COMB Node = 'mux2-8:A_selector\|inst25'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.206 ns) 2.629 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 3 COMB LCCOMB_X17_Y9_N6 3 " "Info: 3: + IC(1.061 ns) + CELL(0.206 ns) = 2.629 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.370 ns) 4.136 ns ALU_parallel_8b:inst4\|74181:inst\|79 4 COMB LCCOMB_X16_Y8_N30 1 " "Info: 4: + IC(1.137 ns) + CELL(0.370 ns) = 4.136 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|79'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 4.708 ns ALU_parallel_8b:inst4\|74181:inst\|81~13 5 COMB LCCOMB_X16_Y8_N2 9 " "Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 4.708 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|81~13'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.202 ns) 6.030 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2 6 COMB LCCOMB_X16_Y10_N8 1 " "Info: 6: + IC(1.120 ns) + CELL(0.202 ns) = 6.030 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.138 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 7 REG LCFF_X16_Y10_N9 18 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.138 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 21.15 % ) " "Info: Total cell delay = 1.298 ns ( 21.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.840 ns ( 78.85 % ) " "Info: Total interconnect delay = 4.840 ns ( 78.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.400 ns - Smallest " "Info: - Smallest clock skew is -6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 6.481 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.533 ns) + CELL(0.206 ns) 3.743 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X16_Y10_N18 1 " "Info: 2: + IC(2.533 ns) + CELL(0.206 ns) = 3.743 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.206 ns) 4.305 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X16_Y10_N14 9 " "Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 4.305 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 5.217 ns inst16 4 COMB LCCOMB_X17_Y10_N30 8 " "Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 5.217 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 6.481 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X16_Y10_N9 18 " "Info: 5: + IC(0.598 ns) + CELL(0.666 ns) = 6.481 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.288 ns ( 35.30 % ) " "Info: Total cell delay = 2.288 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.193 ns ( 64.70 % ) " "Info: Total interconnect delay = 4.193 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 12.881 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 12.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.533 ns) + CELL(0.206 ns) 3.743 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X16_Y10_N18 1 " "Info: 2: + IC(2.533 ns) + CELL(0.206 ns) = 3.743 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.206 ns) 4.305 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X16_Y10_N14 9 " "Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 4.305 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 5.217 ns inst16 4 COMB LCCOMB_X17_Y10_N30 8 " "Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 5.217 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 6.785 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X16_Y10_N9 18 " "Info: 5: + IC(0.598 ns) + CELL(0.970 ns) = 6.785 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 8.199 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X16_Y10_N10 1 " "Info: 6: + IC(0.808 ns) + CELL(0.606 ns) = 8.199 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 8.759 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X16_Y10_N28 1 " "Info: 7: + IC(0.354 ns) + CELL(0.206 ns) = 8.759 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 11.326 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.567 ns) + CELL(0.000 ns) = 11.326 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 12.881 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X17_Y9_N9 2 " "Info: 9: + IC(0.889 ns) + CELL(0.666 ns) = 12.881 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.070 ns ( 31.60 % ) " "Info: Total cell delay = 4.070 ns ( 31.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.811 ns ( 68.40 % ) " "Info: Total interconnect delay = 8.811 ns ( 68.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.881 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.881 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.881 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.881 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.881 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.881 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 78.11 MHz 12.802 ns Internal " "Info: Clock \"START\" has Internal fmax of 78.11 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" (period= 12.802 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.138 ns + Longest register register " "Info: + Longest register to register delay is 6.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X17_Y9_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.206 ns) 1.362 ns mux2-8:A_selector\|inst25 2 COMB LCCOMB_X19_Y9_N16 3 " "Info: 2: + IC(1.156 ns) + CELL(0.206 ns) = 1.362 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 3; COMB Node = 'mux2-8:A_selector\|inst25'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.206 ns) 2.629 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 3 COMB LCCOMB_X17_Y9_N6 3 " "Info: 3: + IC(1.061 ns) + CELL(0.206 ns) = 2.629 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.370 ns) 4.136 ns ALU_parallel_8b:inst4\|74181:inst\|79 4 COMB LCCOMB_X16_Y8_N30 1 " "Info: 4: + IC(1.137 ns) + CELL(0.370 ns) = 4.136 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|79'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 4.708 ns ALU_parallel_8b:inst4\|74181:inst\|81~13 5 COMB LCCOMB_X16_Y8_N2 9 " "Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 4.708 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|81~13'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.202 ns) 6.030 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2 6 COMB LCCOMB_X16_Y10_N8 1 " "Info: 6: + IC(1.120 ns) + CELL(0.202 ns) = 6.030 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.138 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 7 REG LCFF_X16_Y10_N9 18 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.138 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 21.15 % ) " "Info: Total cell delay = 1.298 ns ( 21.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.840 ns ( 78.85 % ) " "Info: Total interconnect delay = 4.840 ns ( 78.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.400 ns - Smallest " "Info: - Smallest clock skew is -6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 5.819 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 5.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.370 ns) 3.081 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X16_Y10_N18 1 " "Info: 2: + IC(1.561 ns) + CELL(0.370 ns) = 3.081 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.206 ns) 3.643 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X16_Y10_N14 9 " "Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 3.643 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 4.555 ns inst16 4 COMB LCCOMB_X17_Y10_N30 8 " "Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 4.555 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 5.819 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X16_Y10_N9 18 " "Info: 5: + IC(0.598 ns) + CELL(0.666 ns) = 5.819 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.598 ns ( 44.65 % ) " "Info: Total cell delay = 2.598 ns ( 44.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.221 ns ( 55.35 % ) " "Info: Total interconnect delay = 3.221 ns ( 55.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.819 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.819 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 12.219 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 12.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.370 ns) 3.081 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X16_Y10_N18 1 " "Info: 2: + IC(1.561 ns) + CELL(0.370 ns) = 3.081 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.206 ns) 3.643 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X16_Y10_N14 9 " "Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 3.643 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 4.555 ns inst16 4 COMB LCCOMB_X17_Y10_N30 8 " "Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 4.555 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 6.123 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X16_Y10_N9 18 " "Info: 5: + IC(0.598 ns) + CELL(0.970 ns) = 6.123 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 7.537 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X16_Y10_N10 1 " "Info: 6: + IC(0.808 ns) + CELL(0.606 ns) = 7.537 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 8.097 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X16_Y10_N28 1 " "Info: 7: + IC(0.354 ns) + CELL(0.206 ns) = 8.097 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 10.664 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.567 ns) + CELL(0.000 ns) = 10.664 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 12.219 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X17_Y9_N9 2 " "Info: 9: + IC(0.889 ns) + CELL(0.666 ns) = 12.219 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.380 ns ( 35.85 % ) " "Info: Total cell delay = 4.380 ns ( 35.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.839 ns ( 64.15 % ) " "Info: Total interconnect delay = 7.839 ns ( 64.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.219 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.219 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.819 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.819 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.219 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.219 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.819 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.819 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.219 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.219 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 78.11 MHz 12.802 ns Internal " "Info: Clock \"CP\" has Internal fmax of 78.11 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" (period= 12.802 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.138 ns + Longest register register " "Info: + Longest register to register delay is 6.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X17_Y9_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.206 ns) 1.362 ns mux2-8:A_selector\|inst25 2 COMB LCCOMB_X19_Y9_N16 3 " "Info: 2: + IC(1.156 ns) + CELL(0.206 ns) = 1.362 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 3; COMB Node = 'mux2-8:A_selector\|inst25'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.206 ns) 2.629 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 3 COMB LCCOMB_X17_Y9_N6 3 " "Info: 3: + IC(1.061 ns) + CELL(0.206 ns) = 2.629 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.370 ns) 4.136 ns ALU_parallel_8b:inst4\|74181:inst\|79 4 COMB LCCOMB_X16_Y8_N30 1 " "Info: 4: + IC(1.137 ns) + CELL(0.370 ns) = 4.136 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|79'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 4.708 ns ALU_parallel_8b:inst4\|74181:inst\|81~13 5 COMB LCCOMB_X16_Y8_N2 9 " "Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 4.708 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|81~13'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.202 ns) 6.030 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2 6 COMB LCCOMB_X16_Y10_N8 1 " "Info: 6: + IC(1.120 ns) + CELL(0.202 ns) = 6.030 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.138 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 7 REG LCFF_X16_Y10_N9 18 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.138 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 21.15 % ) " "Info: Total cell delay = 1.298 ns ( 21.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.840 ns ( 78.85 % ) " "Info: Total interconnect delay = 4.840 ns ( 78.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.400 ns - Smallest " "Info: - Smallest clock skew is -6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 5.201 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 5.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.366 ns) 3.025 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X16_Y10_N14 9 " "Info: 2: + IC(1.509 ns) + CELL(0.366 ns) = 3.025 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 3.937 ns inst16 3 COMB LCCOMB_X17_Y10_N30 8 " "Info: 3: + IC(0.706 ns) + CELL(0.206 ns) = 3.937 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 5.201 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 4 REG LCFF_X16_Y10_N9 18 " "Info: 4: + IC(0.598 ns) + CELL(0.666 ns) = 5.201 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 45.91 % ) " "Info: Total cell delay = 2.388 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 54.09 % ) " "Info: Total interconnect delay = 2.813 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 11.601 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 11.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.366 ns) 3.025 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X16_Y10_N14 9 " "Info: 2: + IC(1.509 ns) + CELL(0.366 ns) = 3.025 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 3.937 ns inst16 3 COMB LCCOMB_X17_Y10_N30 8 " "Info: 3: + IC(0.706 ns) + CELL(0.206 ns) = 3.937 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 5.505 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 4 REG LCFF_X16_Y10_N9 18 " "Info: 4: + IC(0.598 ns) + CELL(0.970 ns) = 5.505 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 6.919 ns register_4x:inst8\|inst5~28 5 COMB LCCOMB_X16_Y10_N10 1 " "Info: 5: + IC(0.808 ns) + CELL(0.606 ns) = 6.919 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 7.479 ns register_4x:inst8\|inst5 6 COMB LCCOMB_X16_Y10_N28 1 " "Info: 6: + IC(0.354 ns) + CELL(0.206 ns) = 7.479 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 10.046 ns register_4x:inst8\|inst5~clkctrl 7 COMB CLKCTRL_G1 8 " "Info: 7: + IC(2.567 ns) + CELL(0.000 ns) = 10.046 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 11.601 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 8 REG LCFF_X17_Y9_N9 2 " "Info: 8: + IC(0.889 ns) + CELL(0.666 ns) = 11.601 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.170 ns ( 35.95 % ) " "Info: Total cell delay = 4.170 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.431 ns ( 64.05 % ) " "Info: Total interconnect delay = 7.431 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.601 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.601 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.601 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.601 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.138 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 1.156ns 1.061ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.601 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.601 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR6 19 " "Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock \"uIR6\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 uIR6 1.514 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" for clock \"uIR6\" (Hold time is 1.514 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.400 ns + Largest " "Info: + Largest clock skew is 6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 11.913 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 11.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.649 ns) + CELL(0.606 ns) 4.249 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.649 ns) + CELL(0.606 ns) = 4.249 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 5.817 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X16_Y10_N9 18 " "Info: 3: + IC(0.598 ns) + CELL(0.970 ns) = 5.817 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 7.231 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X16_Y10_N10 1 " "Info: 4: + IC(0.808 ns) + CELL(0.606 ns) = 7.231 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 7.791 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X16_Y10_N28 1 " "Info: 5: + IC(0.354 ns) + CELL(0.206 ns) = 7.791 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 10.358 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(2.567 ns) + CELL(0.000 ns) = 10.358 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 11.913 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X16_Y9_N31 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 11.913 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.048 ns ( 33.98 % ) " "Info: Total cell delay = 4.048 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.865 ns ( 66.02 % ) " "Info: Total interconnect delay = 7.865 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.913 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.913 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.649ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 5.513 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to source register is 5.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.649 ns) + CELL(0.606 ns) 4.249 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.649 ns) + CELL(0.606 ns) = 4.249 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 5.513 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X16_Y10_N27 20 " "Info: 3: + IC(0.598 ns) + CELL(0.666 ns) = 5.513 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 41.10 % ) " "Info: Total cell delay = 2.266 ns ( 41.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.247 ns ( 58.90 % ) " "Info: Total interconnect delay = 3.247 ns ( 58.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.649ns 0.598ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.913 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.913 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.649ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.649ns 0.598ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.888 ns - Shortest register register " "Info: - Shortest register to register delay is 4.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X16_Y10_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.532 ns) 1.771 ns mux2-8:B_sclector\|inst24~129 2 COMB LCCOMB_X16_Y9_N12 1 " "Info: 2: + IC(1.239 ns) + CELL(0.532 ns) = 1.771 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.342 ns mux2-8:B_sclector\|inst24~131 3 COMB LCCOMB_X16_Y9_N26 3 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 2.342 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 2.934 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 4 COMB LCCOMB_X16_Y9_N20 3 " "Info: 4: + IC(0.386 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X16_Y9_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.651 ns) 4.005 ns ALU_parallel_8b:inst4\|74181:inst\|82 5 COMB LCCOMB_X16_Y9_N14 9 " "Info: 5: + IC(0.420 ns) + CELL(0.651 ns) = 4.005 ns; Loc. = LCCOMB_X16_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.370 ns) 4.780 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2 6 COMB LCCOMB_X16_Y9_N30 1 " "Info: 6: + IC(0.405 ns) + CELL(0.370 ns) = 4.780 ns; Loc. = LCCOMB_X16_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.888 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X16_Y9_N31 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.888 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 42.41 % ) " "Info: Total cell delay = 2.073 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.815 ns ( 57.59 % ) " "Info: Total interconnect delay = 2.815 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.913 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.913 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.649ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.649ns 0.598ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR5 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"uIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 uIR5 1.514 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" for clock \"uIR5\" (Hold time is 1.514 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.400 ns + Largest " "Info: + Largest clock skew is 6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 11.741 ns + Longest register " "Info: + Longest clock path from clock \"uIR5\" to destination register is 11.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.596 ns) + CELL(0.497 ns) 4.077 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.596 ns) + CELL(0.497 ns) = 4.077 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.093 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 5.645 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X16_Y10_N9 18 " "Info: 3: + IC(0.598 ns) + CELL(0.970 ns) = 5.645 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 7.059 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X16_Y10_N10 1 " "Info: 4: + IC(0.808 ns) + CELL(0.606 ns) = 7.059 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 7.619 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X16_Y10_N28 1 " "Info: 5: + IC(0.354 ns) + CELL(0.206 ns) = 7.619 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 10.186 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(2.567 ns) + CELL(0.000 ns) = 10.186 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 11.741 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X16_Y9_N31 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 11.741 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.929 ns ( 33.46 % ) " "Info: Total cell delay = 3.929 ns ( 33.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.812 ns ( 66.54 % ) " "Info: Total interconnect delay = 7.812 ns ( 66.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.741 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.741 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.596ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 5.341 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to source register is 5.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.596 ns) + CELL(0.497 ns) 4.077 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.596 ns) + CELL(0.497 ns) = 4.077 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.093 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 5.341 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X16_Y10_N27 20 " "Info: 3: + IC(0.598 ns) + CELL(0.666 ns) = 5.341 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 40.20 % ) " "Info: Total cell delay = 2.147 ns ( 40.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.194 ns ( 59.80 % ) " "Info: Total interconnect delay = 3.194 ns ( 59.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.341 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.341 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.596ns 0.598ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.741 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.741 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.596ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.341 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.341 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.596ns 0.598ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.888 ns - Shortest register register " "Info: - Shortest register to register delay is 4.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X16_Y10_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.532 ns) 1.771 ns mux2-8:B_sclector\|inst24~129 2 COMB LCCOMB_X16_Y9_N12 1 " "Info: 2: + IC(1.239 ns) + CELL(0.532 ns) = 1.771 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.342 ns mux2-8:B_sclector\|inst24~131 3 COMB LCCOMB_X16_Y9_N26 3 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 2.342 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 2.934 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 4 COMB LCCOMB_X16_Y9_N20 3 " "Info: 4: + IC(0.386 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X16_Y9_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.651 ns) 4.005 ns ALU_parallel_8b:inst4\|74181:inst\|82 5 COMB LCCOMB_X16_Y9_N14 9 " "Info: 5: + IC(0.420 ns) + CELL(0.651 ns) = 4.005 ns; Loc. = LCCOMB_X16_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.370 ns) 4.780 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2 6 COMB LCCOMB_X16_Y9_N30 1 " "Info: 6: + IC(0.405 ns) + CELL(0.370 ns) = 4.780 ns; Loc. = LCCOMB_X16_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.888 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X16_Y9_N31 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.888 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 42.41 % ) " "Info: Total cell delay = 2.073 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.815 ns ( 57.59 % ) " "Info: Total interconnect delay = 2.815 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.741 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.741 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.596ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.341 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.341 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.596ns 0.598ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR4 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"uIR4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 uIR4 1.514 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" for clock \"uIR4\" (Hold time is 1.514 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.400 ns + Largest " "Info: + Largest clock skew is 6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 11.595 ns + Longest register " "Info: + Longest clock path from clock \"uIR4\" to destination register is 11.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(0.370 ns) 3.931 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.577 ns) + CELL(0.370 ns) = 3.931 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 5.499 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X16_Y10_N9 18 " "Info: 3: + IC(0.598 ns) + CELL(0.970 ns) = 5.499 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 6.913 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X16_Y10_N10 1 " "Info: 4: + IC(0.808 ns) + CELL(0.606 ns) = 6.913 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 7.473 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X16_Y10_N28 1 " "Info: 5: + IC(0.354 ns) + CELL(0.206 ns) = 7.473 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 10.040 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(2.567 ns) + CELL(0.000 ns) = 10.040 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 11.595 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X16_Y9_N31 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 11.595 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.802 ns ( 32.79 % ) " "Info: Total cell delay = 3.802 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.793 ns ( 67.21 % ) " "Info: Total interconnect delay = 7.793 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.595 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.595 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.577ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 5.195 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to source register is 5.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(0.370 ns) 3.931 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.577 ns) + CELL(0.370 ns) = 3.931 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 5.195 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X16_Y10_N27 20 " "Info: 3: + IC(0.598 ns) + CELL(0.666 ns) = 5.195 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 38.88 % ) " "Info: Total cell delay = 2.020 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.175 ns ( 61.12 % ) " "Info: Total interconnect delay = 3.175 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.577ns 0.598ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.595 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.595 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.577ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.577ns 0.598ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.888 ns - Shortest register register " "Info: - Shortest register to register delay is 4.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X16_Y10_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.532 ns) 1.771 ns mux2-8:B_sclector\|inst24~129 2 COMB LCCOMB_X16_Y9_N12 1 " "Info: 2: + IC(1.239 ns) + CELL(0.532 ns) = 1.771 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.342 ns mux2-8:B_sclector\|inst24~131 3 COMB LCCOMB_X16_Y9_N26 3 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 2.342 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 2.934 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 4 COMB LCCOMB_X16_Y9_N20 3 " "Info: 4: + IC(0.386 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X16_Y9_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.651 ns) 4.005 ns ALU_parallel_8b:inst4\|74181:inst\|82 5 COMB LCCOMB_X16_Y9_N14 9 " "Info: 5: + IC(0.420 ns) + CELL(0.651 ns) = 4.005 ns; Loc. = LCCOMB_X16_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.370 ns) 4.780 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2 6 COMB LCCOMB_X16_Y9_N30 1 " "Info: 6: + IC(0.405 ns) + CELL(0.370 ns) = 4.780 ns; Loc. = LCCOMB_X16_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.888 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X16_Y9_N31 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.888 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 42.41 % ) " "Info: Total cell delay = 2.073 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.815 ns ( 57.59 % ) " "Info: Total interconnect delay = 2.815 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.595 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.595 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.577ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.577ns 0.598ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 CLR 1.514 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" for clock \"CLR\" (Hold time is 1.514 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.400 ns + Largest " "Info: + Largest clock skew is 6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 12.881 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 12.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.533 ns) + CELL(0.206 ns) 3.743 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X16_Y10_N18 1 " "Info: 2: + IC(2.533 ns) + CELL(0.206 ns) = 3.743 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.206 ns) 4.305 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X16_Y10_N14 9 " "Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 4.305 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 5.217 ns inst16 4 COMB LCCOMB_X17_Y10_N30 8 " "Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 5.217 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 6.785 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X16_Y10_N9 18 " "Info: 5: + IC(0.598 ns) + CELL(0.970 ns) = 6.785 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 8.199 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X16_Y10_N10 1 " "Info: 6: + IC(0.808 ns) + CELL(0.606 ns) = 8.199 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 8.759 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X16_Y10_N28 1 " "Info: 7: + IC(0.354 ns) + CELL(0.206 ns) = 8.759 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 11.326 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.567 ns) + CELL(0.000 ns) = 11.326 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 12.881 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 9 REG LCFF_X16_Y9_N31 2 " "Info: 9: + IC(0.889 ns) + CELL(0.666 ns) = 12.881 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.070 ns ( 31.60 % ) " "Info: Total cell delay = 4.070 ns ( 31.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.811 ns ( 68.40 % ) " "Info: Total interconnect delay = 8.811 ns ( 68.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.881 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.881 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 6.481 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.533 ns) + CELL(0.206 ns) 3.743 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X16_Y10_N18 1 " "Info: 2: + IC(2.533 ns) + CELL(0.206 ns) = 3.743 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.206 ns) 4.305 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X16_Y10_N14 9 " "Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 4.305 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 5.217 ns inst16 4 COMB LCCOMB_X17_Y10_N30 8 " "Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 5.217 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 6.481 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X16_Y10_N27 20 " "Info: 5: + IC(0.598 ns) + CELL(0.666 ns) = 6.481 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.288 ns ( 35.30 % ) " "Info: Total cell delay = 2.288 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.193 ns ( 64.70 % ) " "Info: Total interconnect delay = 4.193 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.881 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.881 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.888 ns - Shortest register register " "Info: - Shortest register to register delay is 4.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X16_Y10_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.532 ns) 1.771 ns mux2-8:B_sclector\|inst24~129 2 COMB LCCOMB_X16_Y9_N12 1 " "Info: 2: + IC(1.239 ns) + CELL(0.532 ns) = 1.771 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.342 ns mux2-8:B_sclector\|inst24~131 3 COMB LCCOMB_X16_Y9_N26 3 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 2.342 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 2.934 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 4 COMB LCCOMB_X16_Y9_N20 3 " "Info: 4: + IC(0.386 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X16_Y9_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.651 ns) 4.005 ns ALU_parallel_8b:inst4\|74181:inst\|82 5 COMB LCCOMB_X16_Y9_N14 9 " "Info: 5: + IC(0.420 ns) + CELL(0.651 ns) = 4.005 ns; Loc. = LCCOMB_X16_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.370 ns) 4.780 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2 6 COMB LCCOMB_X16_Y9_N30 1 " "Info: 6: + IC(0.405 ns) + CELL(0.370 ns) = 4.780 ns; Loc. = LCCOMB_X16_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.888 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X16_Y9_N31 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.888 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 42.41 % ) " "Info: Total cell delay = 2.073 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.815 ns ( 57.59 % ) " "Info: Total interconnect delay = 2.815 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.881 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.881 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 START 1.514 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" for clock \"START\" (Hold time is 1.514 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.400 ns + Largest " "Info: + Largest clock skew is 6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 12.219 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 12.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.370 ns) 3.081 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X16_Y10_N18 1 " "Info: 2: + IC(1.561 ns) + CELL(0.370 ns) = 3.081 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.206 ns) 3.643 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X16_Y10_N14 9 " "Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 3.643 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 4.555 ns inst16 4 COMB LCCOMB_X17_Y10_N30 8 " "Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 4.555 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 6.123 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X16_Y10_N9 18 " "Info: 5: + IC(0.598 ns) + CELL(0.970 ns) = 6.123 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 7.537 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X16_Y10_N10 1 " "Info: 6: + IC(0.808 ns) + CELL(0.606 ns) = 7.537 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 8.097 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X16_Y10_N28 1 " "Info: 7: + IC(0.354 ns) + CELL(0.206 ns) = 8.097 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 10.664 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.567 ns) + CELL(0.000 ns) = 10.664 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 12.219 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 9 REG LCFF_X16_Y9_N31 2 " "Info: 9: + IC(0.889 ns) + CELL(0.666 ns) = 12.219 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.380 ns ( 35.85 % ) " "Info: Total cell delay = 4.380 ns ( 35.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.839 ns ( 64.15 % ) " "Info: Total interconnect delay = 7.839 ns ( 64.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.219 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.219 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 5.819 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 5.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.370 ns) 3.081 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X16_Y10_N18 1 " "Info: 2: + IC(1.561 ns) + CELL(0.370 ns) = 3.081 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.206 ns) 3.643 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X16_Y10_N14 9 " "Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 3.643 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 4.555 ns inst16 4 COMB LCCOMB_X17_Y10_N30 8 " "Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 4.555 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 5.819 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X16_Y10_N27 20 " "Info: 5: + IC(0.598 ns) + CELL(0.666 ns) = 5.819 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.598 ns ( 44.65 % ) " "Info: Total cell delay = 2.598 ns ( 44.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.221 ns ( 55.35 % ) " "Info: Total interconnect delay = 3.221 ns ( 55.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.819 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.819 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.219 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.219 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.819 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.819 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.888 ns - Shortest register register " "Info: - Shortest register to register delay is 4.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X16_Y10_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.532 ns) 1.771 ns mux2-8:B_sclector\|inst24~129 2 COMB LCCOMB_X16_Y9_N12 1 " "Info: 2: + IC(1.239 ns) + CELL(0.532 ns) = 1.771 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.342 ns mux2-8:B_sclector\|inst24~131 3 COMB LCCOMB_X16_Y9_N26 3 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 2.342 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 2.934 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 4 COMB LCCOMB_X16_Y9_N20 3 " "Info: 4: + IC(0.386 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X16_Y9_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.651 ns) 4.005 ns ALU_parallel_8b:inst4\|74181:inst\|82 5 COMB LCCOMB_X16_Y9_N14 9 " "Info: 5: + IC(0.420 ns) + CELL(0.651 ns) = 4.005 ns; Loc. = LCCOMB_X16_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.370 ns) 4.780 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2 6 COMB LCCOMB_X16_Y9_N30 1 " "Info: 6: + IC(0.405 ns) + CELL(0.370 ns) = 4.780 ns; Loc. = LCCOMB_X16_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.888 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X16_Y9_N31 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.888 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 42.41 % ) " "Info: Total cell delay = 2.073 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.815 ns ( 57.59 % ) " "Info: Total interconnect delay = 2.815 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.219 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.219 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.819 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.819 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.561ns 0.356ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 CP 1.514 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" for clock \"CP\" (Hold time is 1.514 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.400 ns + Largest " "Info: + Largest clock skew is 6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 11.601 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 11.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.366 ns) 3.025 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X16_Y10_N14 9 " "Info: 2: + IC(1.509 ns) + CELL(0.366 ns) = 3.025 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 3.937 ns inst16 3 COMB LCCOMB_X17_Y10_N30 8 " "Info: 3: + IC(0.706 ns) + CELL(0.206 ns) = 3.937 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 5.505 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 4 REG LCFF_X16_Y10_N9 18 " "Info: 4: + IC(0.598 ns) + CELL(0.970 ns) = 5.505 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 6.919 ns register_4x:inst8\|inst5~28 5 COMB LCCOMB_X16_Y10_N10 1 " "Info: 5: + IC(0.808 ns) + CELL(0.606 ns) = 6.919 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 7.479 ns register_4x:inst8\|inst5 6 COMB LCCOMB_X16_Y10_N28 1 " "Info: 6: + IC(0.354 ns) + CELL(0.206 ns) = 7.479 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 10.046 ns register_4x:inst8\|inst5~clkctrl 7 COMB CLKCTRL_G1 8 " "Info: 7: + IC(2.567 ns) + CELL(0.000 ns) = 10.046 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 11.601 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 8 REG LCFF_X16_Y9_N31 2 " "Info: 8: + IC(0.889 ns) + CELL(0.666 ns) = 11.601 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.170 ns ( 35.95 % ) " "Info: Total cell delay = 4.170 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.431 ns ( 64.05 % ) " "Info: Total interconnect delay = 7.431 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.601 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.601 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 5.201 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 5.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.366 ns) 3.025 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X16_Y10_N14 9 " "Info: 2: + IC(1.509 ns) + CELL(0.366 ns) = 3.025 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 3.937 ns inst16 3 COMB LCCOMB_X17_Y10_N30 8 " "Info: 3: + IC(0.706 ns) + CELL(0.206 ns) = 3.937 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 5.201 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X16_Y10_N27 20 " "Info: 4: + IC(0.598 ns) + CELL(0.666 ns) = 5.201 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 45.91 % ) " "Info: Total cell delay = 2.388 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 54.09 % ) " "Info: Total interconnect delay = 2.813 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.601 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.601 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.888 ns - Shortest register register " "Info: - Shortest register to register delay is 4.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X16_Y10_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N27; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.532 ns) 1.771 ns mux2-8:B_sclector\|inst24~129 2 COMB LCCOMB_X16_Y9_N12 1 " "Info: 2: + IC(1.239 ns) + CELL(0.532 ns) = 1.771 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.342 ns mux2-8:B_sclector\|inst24~131 3 COMB LCCOMB_X16_Y9_N26 3 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 2.342 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 2.934 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 4 COMB LCCOMB_X16_Y9_N20 3 " "Info: 4: + IC(0.386 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X16_Y9_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.651 ns) 4.005 ns ALU_parallel_8b:inst4\|74181:inst\|82 5 COMB LCCOMB_X16_Y9_N14 9 " "Info: 5: + IC(0.420 ns) + CELL(0.651 ns) = 4.005 ns; Loc. = LCCOMB_X16_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.370 ns) 4.780 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2 6 COMB LCCOMB_X16_Y9_N30 1 " "Info: 6: + IC(0.405 ns) + CELL(0.370 ns) = 4.780 ns; Loc. = LCCOMB_X16_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.888 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X16_Y9_N31 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.888 ns; Loc. = LCFF_X16_Y9_N31; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 42.41 % ) " "Info: Total cell delay = 2.073 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.815 ns ( 57.59 % ) " "Info: Total interconnect delay = 2.815 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.601 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.601 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.509ns 0.706ns 0.598ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst24~129 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.888 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst24~129 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.239ns 0.365ns 0.386ns 0.420ns 0.405ns 0.000ns } { 0.000ns 0.532ns 0.206ns 0.206ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 B_R uIR4 10.076 ns register " "Info: tsu for register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" (data pin = \"B_R\", clock pin = \"uIR4\") is 10.076 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.311 ns + Longest pin register " "Info: + Longest pin to register delay is 15.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.613 ns) + CELL(0.651 ns) 9.279 ns 24_decoder:inst1\|inst6 2 COMB LCCOMB_X18_Y9_N12 4 " "Info: 2: + IC(7.613 ns) + CELL(0.651 ns) = 9.279 ns; Loc. = LCCOMB_X18_Y9_N12; Fanout = 4; COMB Node = '24_decoder:inst1\|inst6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.264 ns" { B_R 24_decoder:inst1|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.651 ns) 11.051 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X17_Y9_N4 3 " "Info: 3: + IC(1.121 ns) + CELL(0.651 ns) = 11.051 ns; Loc. = LCCOMB_X17_Y9_N4; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 11.802 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X17_Y9_N6 3 " "Info: 4: + IC(0.385 ns) + CELL(0.366 ns) = 11.802 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.370 ns) 13.309 ns ALU_parallel_8b:inst4\|74181:inst\|79 5 COMB LCCOMB_X16_Y8_N30 1 " "Info: 5: + IC(1.137 ns) + CELL(0.370 ns) = 13.309 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|79'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 13.881 ns ALU_parallel_8b:inst4\|74181:inst\|81~13 6 COMB LCCOMB_X16_Y8_N2 9 " "Info: 6: + IC(0.366 ns) + CELL(0.206 ns) = 13.881 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|81~13'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.202 ns) 15.203 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2 7 COMB LCCOMB_X16_Y10_N8 1 " "Info: 7: + IC(1.120 ns) + CELL(0.202 ns) = 15.203 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.311 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 8 REG LCFF_X16_Y10_N9 18 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 15.311 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.569 ns ( 23.31 % ) " "Info: Total cell delay = 3.569 ns ( 23.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.742 ns ( 76.69 % ) " "Info: Total interconnect delay = 11.742 ns ( 76.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.311 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.311 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 7.613ns 1.121ns 0.385ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 1.015ns 0.651ns 0.651ns 0.366ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 5.195 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to destination register is 5.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(0.370 ns) 3.931 ns inst16 2 COMB LCCOMB_X17_Y10_N30 8 " "Info: 2: + IC(2.577 ns) + CELL(0.370 ns) = 3.931 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.666 ns) 5.195 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X16_Y10_N9 18 " "Info: 3: + IC(0.598 ns) + CELL(0.666 ns) = 5.195 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 38.88 % ) " "Info: Total cell delay = 2.020 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.175 ns ( 61.12 % ) " "Info: Total interconnect delay = 3.175 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.577ns 0.598ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.311 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|79 ALU_parallel_8b:inst4|74181:inst|81~13 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.311 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|79 {} ALU_parallel_8b:inst4|74181:inst|81~13 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 7.613ns 1.121ns 0.385ns 1.137ns 0.366ns 1.120ns 0.000ns } { 0.000ns 1.015ns 0.651ns 0.651ns 0.366ns 0.370ns 0.206ns 0.202ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.577ns 0.598ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR LR7 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 25.846 ns register " "Info: tco from clock \"CLR\" to destination pin \"LR7\" through register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" is 25.846 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 12.881 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 12.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.533 ns) + CELL(0.206 ns) 3.743 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X16_Y10_N18 1 " "Info: 2: + IC(2.533 ns) + CELL(0.206 ns) = 3.743 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.206 ns) 4.305 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X16_Y10_N14 9 " "Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 4.305 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 5.217 ns inst16 4 COMB LCCOMB_X17_Y10_N30 8 " "Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 5.217 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 6.785 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X16_Y10_N9 18 " "Info: 5: + IC(0.598 ns) + CELL(0.970 ns) = 6.785 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 8.199 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X16_Y10_N10 1 " "Info: 6: + IC(0.808 ns) + CELL(0.606 ns) = 8.199 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 8.759 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X16_Y10_N28 1 " "Info: 7: + IC(0.354 ns) + CELL(0.206 ns) = 8.759 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 11.326 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.567 ns) + CELL(0.000 ns) = 11.326 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 12.881 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X17_Y9_N9 2 " "Info: 9: + IC(0.889 ns) + CELL(0.666 ns) = 12.881 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.070 ns ( 31.60 % ) " "Info: Total cell delay = 4.070 ns ( 31.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.811 ns ( 68.40 % ) " "Info: Total interconnect delay = 8.811 ns ( 68.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.881 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.881 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.661 ns + Longest register pin " "Info: + Longest register to pin delay is 12.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X17_Y9_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.206 ns) 1.362 ns mux2-8:A_selector\|inst25 2 COMB LCCOMB_X19_Y9_N16 3 " "Info: 2: + IC(1.156 ns) + CELL(0.206 ns) = 1.362 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 3; COMB Node = 'mux2-8:A_selector\|inst25'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.206 ns) 2.627 ns ALU_parallel_8b:inst4\|74181:inst\|46~189 3 COMB LCCOMB_X17_Y9_N24 3 " "Info: 3: + IC(1.059 ns) + CELL(0.206 ns) = 2.627 ns; Loc. = LCCOMB_X17_Y9_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~189'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|46~189 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 3.376 ns ALU_parallel_8b:inst4\|74181:inst\|74~40 4 COMB LCCOMB_X17_Y9_N12 2 " "Info: 4: + IC(0.379 ns) + CELL(0.370 ns) = 3.376 ns; Loc. = LCCOMB_X17_Y9_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~40'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { ALU_parallel_8b:inst4|74181:inst|46~189 ALU_parallel_8b:inst4|74181:inst|74~40 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 3.955 ns ALU_parallel_8b:inst4\|74181:inst\|74~41 5 COMB LCCOMB_X17_Y9_N22 4 " "Info: 5: + IC(0.373 ns) + CELL(0.206 ns) = 3.955 ns; Loc. = LCCOMB_X17_Y9_N22; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst|74~40 ALU_parallel_8b:inst4|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.542 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 6 COMB LCCOMB_X17_Y9_N0 1 " "Info: 6: + IC(0.381 ns) + CELL(0.206 ns) = 4.542 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.206 ns) 5.098 ns ALU_parallel_8b:inst4\|74181:inst1\|82~167 7 COMB LCCOMB_X17_Y9_N2 2 " "Info: 7: + IC(0.350 ns) + CELL(0.206 ns) = 5.098 ns; Loc. = LCCOMB_X17_Y9_N2; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~167'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~167 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.680 ns ALU_parallel_8b:inst4\|74181:inst1\|74~48 8 COMB LCCOMB_X17_Y9_N30 2 " "Info: 8: + IC(0.376 ns) + CELL(0.206 ns) = 5.680 ns; Loc. = LCCOMB_X17_Y9_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~48'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst4|74181:inst1|82~167 ALU_parallel_8b:inst4|74181:inst1|74~48 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 6.258 ns ALU_parallel_8b:inst4\|74181:inst1\|77 9 COMB LCCOMB_X17_Y9_N26 9 " "Info: 9: + IC(0.372 ns) + CELL(0.206 ns) = 6.258 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|74~48 ALU_parallel_8b:inst4|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.297 ns) + CELL(3.106 ns) 12.661 ns LR7 10 PIN PIN_150 0 " "Info: 10: + IC(3.297 ns) + CELL(3.106 ns) = 12.661 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'LR7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.403 ns" { ALU_parallel_8b:inst4|74181:inst1|77 LR7 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1576 1040 1216 -1560 "LR7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.918 ns ( 38.84 % ) " "Info: Total cell delay = 4.918 ns ( 38.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.743 ns ( 61.16 % ) " "Info: Total interconnect delay = 7.743 ns ( 61.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.661 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|46~189 ALU_parallel_8b:inst4|74181:inst|74~40 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~167 ALU_parallel_8b:inst4|74181:inst1|74~48 ALU_parallel_8b:inst4|74181:inst1|77 LR7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.661 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|46~189 {} ALU_parallel_8b:inst4|74181:inst|74~40 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|82~167 {} ALU_parallel_8b:inst4|74181:inst1|74~48 {} ALU_parallel_8b:inst4|74181:inst1|77 {} LR7 {} } { 0.000ns 1.156ns 1.059ns 0.379ns 0.373ns 0.381ns 0.350ns 0.376ns 0.372ns 3.297ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.881 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.881 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.661 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:A_selector|inst25 ALU_parallel_8b:inst4|74181:inst|46~189 ALU_parallel_8b:inst4|74181:inst|74~40 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~167 ALU_parallel_8b:inst4|74181:inst1|74~48 ALU_parallel_8b:inst4|74181:inst1|77 LR7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.661 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:A_selector|inst25 {} ALU_parallel_8b:inst4|74181:inst|46~189 {} ALU_parallel_8b:inst4|74181:inst|74~40 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|82~167 {} ALU_parallel_8b:inst4|74181:inst1|74~48 {} ALU_parallel_8b:inst4|74181:inst1|77 {} LR7 {} } { 0.000ns 1.156ns 1.059ns 0.379ns 0.373ns 0.381ns 0.350ns 0.376ns 0.372ns 3.297ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B_R LR7 22.108 ns Longest " "Info: Longest tpd from source pin \"B_R\" to destination pin \"LR7\" is 22.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.613 ns) + CELL(0.651 ns) 9.279 ns 24_decoder:inst1\|inst6 2 COMB LCCOMB_X18_Y9_N12 4 " "Info: 2: + IC(7.613 ns) + CELL(0.651 ns) = 9.279 ns; Loc. = LCCOMB_X18_Y9_N12; Fanout = 4; COMB Node = '24_decoder:inst1\|inst6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.264 ns" { B_R 24_decoder:inst1|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.624 ns) 10.984 ns mux2-8:B_sclector\|inst24~131 3 COMB LCCOMB_X16_Y9_N26 3 " "Info: 3: + IC(1.081 ns) + CELL(0.624 ns) = 10.984 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { 24_decoder:inst1|inst6 mux2-8:B_sclector|inst24~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.206 ns) 11.882 ns ALU_parallel_8b:inst4\|74181:inst\|47~184 4 COMB LCCOMB_X17_Y9_N10 2 " "Info: 4: + IC(0.692 ns) + CELL(0.206 ns) = 11.882 ns; Loc. = LCCOMB_X17_Y9_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|47~184'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|47~184 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.537 ns) 12.823 ns ALU_parallel_8b:inst4\|74181:inst\|74~40 5 COMB LCCOMB_X17_Y9_N12 2 " "Info: 5: + IC(0.404 ns) + CELL(0.537 ns) = 12.823 ns; Loc. = LCCOMB_X17_Y9_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~40'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { ALU_parallel_8b:inst4|74181:inst|47~184 ALU_parallel_8b:inst4|74181:inst|74~40 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 13.402 ns ALU_parallel_8b:inst4\|74181:inst\|74~41 6 COMB LCCOMB_X17_Y9_N22 4 " "Info: 6: + IC(0.373 ns) + CELL(0.206 ns) = 13.402 ns; Loc. = LCCOMB_X17_Y9_N22; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst|74~40 ALU_parallel_8b:inst4|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 13.989 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 7 COMB LCCOMB_X17_Y9_N0 1 " "Info: 7: + IC(0.381 ns) + CELL(0.206 ns) = 13.989 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.206 ns) 14.545 ns ALU_parallel_8b:inst4\|74181:inst1\|82~167 8 COMB LCCOMB_X17_Y9_N2 2 " "Info: 8: + IC(0.350 ns) + CELL(0.206 ns) = 14.545 ns; Loc. = LCCOMB_X17_Y9_N2; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~167'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~167 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 15.127 ns ALU_parallel_8b:inst4\|74181:inst1\|74~48 9 COMB LCCOMB_X17_Y9_N30 2 " "Info: 9: + IC(0.376 ns) + CELL(0.206 ns) = 15.127 ns; Loc. = LCCOMB_X17_Y9_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~48'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst4|74181:inst1|82~167 ALU_parallel_8b:inst4|74181:inst1|74~48 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 15.705 ns ALU_parallel_8b:inst4\|74181:inst1\|77 10 COMB LCCOMB_X17_Y9_N26 9 " "Info: 10: + IC(0.372 ns) + CELL(0.206 ns) = 15.705 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|74~48 ALU_parallel_8b:inst4|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.297 ns) + CELL(3.106 ns) 22.108 ns LR7 11 PIN PIN_150 0 " "Info: 11: + IC(3.297 ns) + CELL(3.106 ns) = 22.108 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'LR7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.403 ns" { ALU_parallel_8b:inst4|74181:inst1|77 LR7 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1576 1040 1216 -1560 "LR7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.169 ns ( 32.43 % ) " "Info: Total cell delay = 7.169 ns ( 32.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.939 ns ( 67.57 % ) " "Info: Total interconnect delay = 14.939 ns ( 67.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.108 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|47~184 ALU_parallel_8b:inst4|74181:inst|74~40 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~167 ALU_parallel_8b:inst4|74181:inst1|74~48 ALU_parallel_8b:inst4|74181:inst1|77 LR7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.108 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|47~184 {} ALU_parallel_8b:inst4|74181:inst|74~40 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|82~167 {} ALU_parallel_8b:inst4|74181:inst1|74~48 {} ALU_parallel_8b:inst4|74181:inst1|77 {} LR7 {} } { 0.000ns 0.000ns 7.613ns 1.081ns 0.692ns 0.404ns 0.373ns 0.381ns 0.350ns 0.376ns 0.372ns 3.297ns } { 0.000ns 1.015ns 0.651ns 0.624ns 0.206ns 0.537ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 C0 CLR 3.813 ns register " "Info: th for register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" (data pin = \"C0\", clock pin = \"CLR\") is 3.813 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 12.881 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 12.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.533 ns) + CELL(0.206 ns) 3.743 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X16_Y10_N18 1 " "Info: 2: + IC(2.533 ns) + CELL(0.206 ns) = 3.743 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.206 ns) 4.305 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X16_Y10_N14 9 " "Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 4.305 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 5.217 ns inst16 4 COMB LCCOMB_X17_Y10_N30 8 " "Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 5.217 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 6.785 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X16_Y10_N9 18 " "Info: 5: + IC(0.598 ns) + CELL(0.970 ns) = 6.785 ns; Loc. = LCFF_X16_Y10_N9; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.606 ns) 8.199 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X16_Y10_N10 1 " "Info: 6: + IC(0.808 ns) + CELL(0.606 ns) = 8.199 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 8.759 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X16_Y10_N28 1 " "Info: 7: + IC(0.354 ns) + CELL(0.206 ns) = 8.759 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.000 ns) 11.326 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.567 ns) + CELL(0.000 ns) = 11.326 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 12.881 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X17_Y9_N9 2 " "Info: 9: + IC(0.889 ns) + CELL(0.666 ns) = 12.881 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.070 ns ( 31.60 % ) " "Info: Total cell delay = 4.070 ns ( 31.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.811 ns ( 68.40 % ) " "Info: Total interconnect delay = 8.811 ns ( 68.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.881 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.881 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.374 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns C0 1 PIN PIN_117 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 3; PIN Node = 'C0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/machine_v1.bdf" { { -808 408 576 -792 "C0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.312 ns) + CELL(0.623 ns) 7.930 ns ALU_parallel_8b:inst4\|74181:inst\|80 2 COMB LCCOMB_X16_Y8_N28 9 " "Info: 2: + IC(6.312 ns) + CELL(0.623 ns) = 7.930 ns; Loc. = LCCOMB_X16_Y8_N28; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.202 ns) 9.266 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2 3 COMB LCCOMB_X17_Y9_N8 1 " "Info: 3: + IC(1.134 ns) + CELL(0.202 ns) = 9.266 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.374 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X17_Y9_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.374 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 20.57 % ) " "Info: Total cell delay = 1.928 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.446 ns ( 79.43 % ) " "Info: Total interconnect delay = 7.446 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.312ns 1.134ns 0.000ns } { 0.000ns 0.995ns 0.623ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.881 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.881 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.533ns 0.356ns 0.706ns 0.598ns 0.808ns 0.354ns 2.567ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.606ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.312ns 1.134ns 0.000ns } { 0.000ns 0.995ns 0.623ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 10:51:16 2024 " "Info: Processing ended: Sun Apr 28 10:51:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
