{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512445081912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512445081919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 01:38:01 2017 " "Processing started: Tue Dec 05 01:38:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512445081919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445081919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445081920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512445082375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512445082375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16bit2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit2x1 " "Found entity 1: Mux16bit2x1" {  } { { "Mux16bit2x1.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Mux16bit2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Decoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/ULA.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrappersim.v 1 1 " "Found 1 design units, including 1 entities, in source file wrappersim.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperSim " "Found entity 1: WrapperSim" {  } { { "WrapperSim.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/WrapperSim.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4bit2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4bit2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4bit2x1 " "Found entity 1: Mux4bit2x1" {  } { { "Mux4bit2x1.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Mux4bit2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Seg " "Found entity 1: Dec7Seg" {  } { { "Dec7Seg.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Dec7Seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/RegisterBank.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097300 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "WrapperDE2.v(86) " "Verilog HDL information at WrapperDE2.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "WrapperDE2.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/WrapperDE2.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512445097302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST rst WrapperDE2.v(36) " "Verilog HDL Declaration information at WrapperDE2.v(36): object \"RST\" differs only in case from object \"rst\" in the same scope" {  } { { "WrapperDE2.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/WrapperDE2.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512445097302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapperde2.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapperde2.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperDE2 " "Found entity 1: WrapperDE2" {  } { { "WrapperDE2.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/WrapperDE2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instrmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrMemory " "Found entity 1: InstrMemory" {  } { { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit3x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16bit3x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit3x1 " "Found entity 1: Mux16bit3x1" {  } { { "Mux16bit3x1.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Mux16bit3x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor " "Found entity 1: Microprocessor" {  } { { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Mult.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teststage.v 2 2 " "Found 2 design units, including 2 entities, in source file teststage.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestStageExecution " "Found entity 1: TestStageExecution" {  } { { "TestStage.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/TestStage.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097315 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestStage " "Found entity 2: TestStage" {  } { { "TestStage.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/TestStage.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldecode.v 1 1 " "Found 1 design units, including 1 entities, in source file controldecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlDecode " "Found entity 1: ControlDecode" {  } { { "ControlDecode.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/ControlDecode.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlexecute.v 1 1 " "Found 1 design units, including 1 entities, in source file controlexecute.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlExecute " "Found entity 1: ControlExecute" {  } { { "ControlExecute.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/ControlExecute.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlwriteback.v 1 1 " "Found 1 design units, including 1 entities, in source file controlwriteback.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlWriteback " "Found entity 1: ControlWriteback" {  } { { "ControlWriteback.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/ControlWriteback.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microprocessor " "Elaborating entity \"Microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512445097389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExeWBBuffer_FlagReg Microprocessor.v(34) " "Verilog HDL or VHDL warning at Microprocessor.v(34): object \"ExeWBBuffer_FlagReg\" assigned a value but never read" {  } { { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512445097392 "|Microprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrMemory InstrMemory:instrMemory " "Elaborating entity \"InstrMemory\" for hierarchy \"InstrMemory:instrMemory\"" {  } { { "Microprocessor.v" "instrMemory" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstrMemory:instrMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\"" {  } { { "InstrMemory.v" "altsyncram_component" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrMemory:instrMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\"" {  } { { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrMemory:instrMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitFile.mif " "Parameter \"init_file\" = \"MemoryInitFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512445097456 ""}  } { { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512445097456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qu81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qu81 " "Found entity 1: altsyncram_qu81" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512445097522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445097522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qu81 InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated " "Elaborating entity \"altsyncram_qu81\" for hierarchy \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "Microprocessor.v" "decoder" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:regBank " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:regBank\"" {  } { { "Microprocessor.v" "regBank" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:modULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:modULA\"" {  } { { "Microprocessor.v" "modULA" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult Mult:modMult " "Elaborating entity \"Mult\" for hierarchy \"Mult:modMult\"" {  } { { "Microprocessor.v" "modMult" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlDecode ControlDecode:ctrlDecode " "Elaborating entity \"ControlDecode\" for hierarchy \"ControlDecode:ctrlDecode\"" {  } { { "Microprocessor.v" "ctrlDecode" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlExecute ControlExecute:ctrlExecute " "Elaborating entity \"ControlExecute\" for hierarchy \"ControlExecute:ctrlExecute\"" {  } { { "Microprocessor.v" "ctrlExecute" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlWriteback ControlWriteback:ctrlWriteback " "Elaborating entity \"ControlWriteback\" for hierarchy \"ControlWriteback:ctrlWriteback\"" {  } { { "Microprocessor.v" "ctrlWriteback" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16bit2x1 Mux16bit2x1:muxPCSource " "Elaborating entity \"Mux16bit2x1\" for hierarchy \"Mux16bit2x1:muxPCSource\"" {  } { { "Microprocessor.v" "muxPCSource" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445097630 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[12\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[13\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[14\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[15\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[7\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[6\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[5\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[4\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[3\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[2\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[1\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[0\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[8\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[9\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[10\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[11\] " "Synthesized away node \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_qu81:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qu81.tdf" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstrMemory.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/InstrMemory.v" 81 0 0 } } { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098405 "|Microprocessor|InstrMemory:instrMemory|altsyncram:altsyncram_component|altsyncram_qu81:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1512445098405 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1512445098405 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "399 " "399 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512445098600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/output_files/Microprocessor.map.smsg " "Generated suppressed messages file C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/output_files/Microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445098651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512445098855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512445098855 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098956 "|Microprocessor|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "Microprocessor.v" "" { Text "C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/Microprocessor_v17_pipeline_v2/Microprocessor.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512445098956 "|Microprocessor|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512445098956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512445098956 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512445098956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512445098956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512445099015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 01:38:19 2017 " "Processing ended: Tue Dec 05 01:38:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512445099015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512445099015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512445099015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512445099015 ""}
