// Seed: 3094157061
module module_0 #(
    parameter id_0 = 32'd57,
    parameter id_1 = 32'd8
) (
    input wor _id_0,
    output supply0 _id_1
);
  wire [id_1 : {  -1  ,  1  ==  id_0  ,  -1  !=  id_0  -  id_1  ,  -1  ==  1 'd0 }] id_3;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd80,
    parameter id_4 = 32'd87,
    parameter id_9 = 32'd86
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  input wire _id_9;
  output wire id_8;
  output tri0 id_7;
  output logic [7:0] id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_7 = 1;
  assign id_6[1] = id_1;
  assign id_8#(.id_1(1)) = id_4;
  wire [id_4  #  (  .  id_1  (  -1  )  ) : id_9] id_10 = id_10;
  wire id_11 = id_10;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire \id_12 = id_10;
endmodule
