

================================================================
== Vivado HLS Report for 'max_pool2x2_2'
================================================================
* Date:           Tue May 10 21:16:15 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    465|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    162|    -|
|Register         |        0|      -|     398|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     398|    691|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_store_V_U  |max_pool2x2_2_rowcWB  |        1|  0|   0|    0|   320|   16|     1|         5120|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|    0|   320|   16|     1|         5120|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln35_3_fu_271_p2              |     +    |      0|  0|  48|          41|           1|
    |add_ln35_fu_230_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln36_1_fu_371_p2              |     +    |      0|  0|  17|          10|           1|
    |addr_fu_525_p2                    |     +    |      0|  0|  16|           9|           9|
    |bound4_fu_260_p2                  |     +    |      0|  0|  48|          41|          41|
    |h_fu_277_p2                       |     +    |      0|  0|  39|           1|          32|
    |peIdx_fu_327_p2                   |     +    |      0|  0|  15|           1|           5|
    |w_fu_365_p2                       |     +    |      0|  0|  15|           5|           1|
    |and_ln35_fu_321_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln51_fu_359_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln35_fu_266_p2               |   icmp   |      0|  0|  24|          41|          41|
    |icmp_ln36_fu_283_p2               |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln37_fu_315_p2               |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln895_1_fu_436_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_2_fu_470_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_3_fu_504_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_4_fu_549_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_5_fu_571_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_6_fu_593_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_7_fu_615_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_fu_402_p2              |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln36_fu_333_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln18_1_fu_442_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_2_fu_476_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_3_fu_510_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_4_fu_554_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_5_fu_576_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_6_fu_598_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_7_fu_620_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_fu_408_p3             |  select  |      0|  0|   4|           1|           4|
    |select_ln35_2_fu_297_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln35_fu_289_p3             |  select  |      0|  0|   5|           1|           1|
    |select_ln36_1_fu_347_p3           |  select  |      0|  0|   5|           1|           5|
    |select_ln36_2_fu_377_p3           |  select  |      0|  0|   9|           1|           1|
    |select_ln36_fu_339_p3             |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln35_fu_309_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 465|         252|         293|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  27|          5|    1|          5|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3             |   9|          2|    1|          2|
    |ap_phi_mux_h_0_i_phi_fu_180_p4      |   9|          2|   32|         64|
    |ap_phi_mux_peIdx_0_i_phi_fu_202_p4  |   9|          2|    5|         10|
    |h_0_i_reg_176                       |   9|          2|   32|         64|
    |indvar_flatten17_reg_165            |   9|          2|   41|         82|
    |indvar_flatten_reg_187              |   9|          2|   10|         20|
    |out_V_V_blk_n                       |   9|          2|    1|          2|
    |peIdx_0_i_reg_198                   |   9|          2|    5|         10|
    |real_start                          |   9|          2|    1|          2|
    |reps_blk_n                          |   9|          2|    1|          2|
    |reps_out_blk_n                      |   9|          2|    1|          2|
    |vec_V_V_blk_n                       |   9|          2|    1|          2|
    |w_0_i_reg_209                       |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 162|         35|  139|        281|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |and_ln51_reg_716          |   1|   0|    1|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |bound4_reg_682            |  33|   0|   41|          8|
    |h_0_i_reg_176             |  32|   0|   32|          0|
    |icmp_ln35_reg_687         |   1|   0|    1|          0|
    |indvar_flatten17_reg_165  |  41|   0|   41|          0|
    |indvar_flatten_reg_187    |  10|   0|   10|          0|
    |p_Repl2_12_fu_114         |  16|   0|   16|          0|
    |p_Repl2_s_fu_110          |  16|   0|   16|          0|
    |peIdx_0_i_reg_198         |   5|   0|    5|          0|
    |reps_read_reg_676         |  32|   0|   32|          0|
    |row_store_V_addr_reg_758  |   9|   0|    9|          0|
    |select_ln18_1_reg_737     |   4|   0|    4|          0|
    |select_ln18_2_reg_744     |   4|   0|    4|          0|
    |select_ln18_3_reg_751     |   4|   0|    4|          0|
    |select_ln18_reg_730       |   4|   0|    4|          0|
    |select_ln35_2_reg_696     |  32|   0|   32|          0|
    |select_ln36_1_reg_710     |   5|   0|    5|          0|
    |select_ln36_reg_705       |   5|   0|    5|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |trunc_ln35_reg_701        |   1|   0|    1|          0|
    |w_0_i_reg_209             |   5|   0|    5|          0|
    |and_ln51_reg_716          |  64|  32|    1|          0|
    |trunc_ln35_reg_701        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 398|  64|  280|          8|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_done          | out |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|start_out        | out |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|start_write      | out |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|vec_V_V_dout     |  in |   32|   ap_fifo  |    vec_V_V    |    pointer   |
|vec_V_V_empty_n  |  in |    1|   ap_fifo  |    vec_V_V    |    pointer   |
|vec_V_V_read     | out |    1|   ap_fifo  |    vec_V_V    |    pointer   |
|out_V_V_din      | out |   32|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |    out_V_V    |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |      reps     |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |      reps     |    pointer   |
|reps_read        | out |    1|   ap_fifo  |      reps     |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |    reps_out   |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |    reps_out   |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |    reps_out   |    pointer   |
+-----------------+-----+-----+------------+---------------+--------------+

