$date
	Mon Apr 09 20:46:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_multiplier_8bit $end
$var wire 16 ! prod [15:0] $end
$var wire 1 " eop $end
$var reg 8 # A [7:0] $end
$var reg 8 $ B [7:0] $end
$var reg 1 % clock $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 8 ' A [7:0] $end
$var wire 8 ( B [7:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 4 ) count [3:0] $end
$var reg 1 " eop $end
$var reg 8 * partprod [7:0] $end
$var reg 16 + prod [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
bx *
b0 )
b1111 (
b1111 '
0&
0%
b1111 $
b1111 #
0"
b0 !
$end
#1000
1%
#2000
b1 )
b1111 !
b1111 +
b1111 *
0%
#3000
1%
#4000
b10 )
b101101 !
b101101 +
0%
#5000
1%
#6000
b11 )
b1101001 !
b1101001 +
0%
#7000
1%
#8000
b100 )
b11100001 !
b11100001 +
0%
#9000
1%
#10000
b0 )
1"
0%
#11000
1%
#12000
