#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov  7 07:54:26 2021
# Process ID: 9820
# Current directory: F:/DianSai/2021/Recieve/Recieve
# Command line: vivado.exe F:\DianSai\2021\Recieve\Recieve\Recieve.xpr
# Log file: F:/DianSai/2021/Recieve/Recieve/vivado.log
# Journal file: F:/DianSai/2021/Recieve/Recieve\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/DianSai/2021/Recieve/Recieve/Recieve.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado2018_3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 780.398 ; gain = 168.352
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 850.484 ; gain = 20.891
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
current_wave_config {recv_tb_behav.wcfg}
recv_tb_behav.wcfg
add_wave {{/recv_tb/u_reciever/total_cnt}} {{/recv_tb/u_reciever/error}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
current_wave_config {recv_tb_behav.wcfg}
recv_tb_behav.wcfg
add_wave {{/recv_tb/u_reciever/analog_cnt}} {{/recv_tb/u_reciever/digital_cnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
current_wave_config {recv_tb_behav.wcfg}
recv_tb_behav.wcfg
add_wave {{/recv_tb/u_reciever/analog_data_reg_tmp}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
current_wave_config {recv_tb_behav.wcfg}
F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
add_wave {{/recv_tb/u_reciever/recv_analog_done}} {{/recv_tb/u_reciever/recv_digital_done}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top bin2BCD_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sim_1
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1263.844 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1263.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1263.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1364.973 ; gain = 359.758
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/impl/func/xsim/bin2BCD_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/impl/func/xsim/bin2BCD_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'bin2BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj bin2BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/impl/func/xsim/bin2BCD_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2BCD
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/bin2BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2BCD_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot bin2BCD_tb_func_impl xil_defaultlib.bin2BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUFT
Compiling module xil_defaultlib.bin2BCD
Compiling module xil_defaultlib.bin2BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bin2BCD_tb_func_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/impl/func/xsim/xsim.dir/bin2BCD_tb_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov  7 10:49:23 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bin2BCD_tb_func_impl -key {Post-Implementation:sim_1:Functional:bin2BCD_tb} -tclbatch {bin2BCD_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
WARNING: Simulation object /recv_tb/sys_clk was not found in the design.
WARNING: Simulation object /recv_tb/rst_n was not found in the design.
WARNING: Simulation object /recv_tb/deAM_input was not found in the design.
WARNING: Simulation object /recv_tb/recv_analog_data was not found in the design.
WARNING: Simulation object /recv_tb/recv_digital_data was not found in the design.
WARNING: Simulation object /recv_tb/i was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/recv_start was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/baud_cnt was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/recv_flag was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/high_valid0 was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/recv_state was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/total_cnt was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/error was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/analog_cnt was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/digital_cnt was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/analog_data_reg_tmp was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/recv_analog_done was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/recv_digital_done was not found in the design.
source bin2BCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bin2BCD_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1583.496 ; gain = 578.281
current_wave_config {recv_tb_behav.wcfg}
recv_tb_behav.wcfg
add_wave {{/bin2BCD_tb/bincode}} {{/bin2BCD_tb/seg_bit0}} {{/bin2BCD_tb/seg_bit1}} {{/bin2BCD_tb/seg_bit2}} {{/bin2BCD_tb/seg_bit3}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-2
Top: Recv_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1948.844 ; gain = 85.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Recv_top' [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/Recv_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'reciever' [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:23]
	Parameter BAUD_CNT bound to: 25 - type: integer 
	Parameter BAUD_CNT_HALF bound to: 12 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter ANALOG bound to: 4'b0010 
	Parameter FEATURE bound to: 4'b0100 
	Parameter DIGITAL bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:191]
INFO: [Synth 8-155] case statement is not full and has no default [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:155]
WARNING: [Synth 8-6014] Unused sequential element feature_data_reg_reg was removed.  [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:144]
INFO: [Synth 8-6155] done synthesizing module 'reciever' (1#1) [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2BCD_digital' [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/bin2BCD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2BCD_digital' (2#1) [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/bin2BCD.v:23]
WARNING: [Synth 8-3848] Net sclk in module/entity Recv_top does not have driver. [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/Recv_top.v:28]
WARNING: [Synth 8-3848] Net rclk in module/entity Recv_top does not have driver. [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/Recv_top.v:29]
WARNING: [Synth 8-3848] Net DIO in module/entity Recv_top does not have driver. [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/Recv_top.v:30]
WARNING: [Synth 8-3848] Net DA_clk in module/entity Recv_top does not have driver. [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/Recv_top.v:32]
WARNING: [Synth 8-3848] Net DA_data in module/entity Recv_top does not have driver. [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/Recv_top.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Recv_top' (3#1) [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/Recv_top.v:23]
WARNING: [Synth 8-3331] design Recv_top has unconnected port sclk
WARNING: [Synth 8-3331] design Recv_top has unconnected port rclk
WARNING: [Synth 8-3331] design Recv_top has unconnected port DIO
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_clk
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[11]
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[10]
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[9]
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[8]
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[7]
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[6]
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[5]
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[4]
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[3]
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[2]
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[1]
WARNING: [Synth 8-3331] design Recv_top has unconnected port DA_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.344 ; gain = 128.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.344 ; gain = 128.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.344 ; gain = 128.473
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2124.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.695 ; gain = 261.824
12 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.695 ; gain = 261.824
write_schematic -format pdf -orientation portrait F:/DianSai/2021/Recieve/Recieve/schematic.pdf
F:/DianSai/2021/Recieve/Recieve/schematic.pdf
set_property top recv_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_14
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/DA_out.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_1

launch_runs impl_1 -jobs 6
[Sun Nov  7 12:40:25 2021] Launched synth_1...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_1/runme.log
[Sun Nov  7 12:40:25 2021] Launched impl_1...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_1

launch_runs impl_1 -jobs 6
[Sun Nov  7 12:42:22 2021] Launched synth_1...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_1/runme.log
[Sun Nov  7 12:42:22 2021] Launched impl_1...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2286.496 ; gain = 0.000
current_wave_config {recv_tb_behav.wcfg}
recv_tb_behav.wcfg
add_wave {{/recv_tb/u_reciever/shutdown_sig}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
current_wave_config {recv_tb_behav.wcfg}
recv_tb_behav.wcfg
add_wave {{/recv_tb/u_reciever/feature_data_reg}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
ERROR: [VRFC 10-1412] syntax error near <= [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:132]
ERROR: [VRFC 10-2865] module 'reciever' ignored due to previous errors [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
ERROR: [VRFC 10-1412] syntax error near <= [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:132]
ERROR: [VRFC 10-2865] module 'reciever' ignored due to previous errors [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
ERROR: [VRFC 10-1412] syntax error near = [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:144]
ERROR: [VRFC 10-1412] syntax error near = [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:148]
ERROR: [VRFC 10-1412] syntax error near = [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:151]
ERROR: [VRFC 10-1412] syntax error near = [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:154]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:156]
ERROR: [VRFC 10-2954] 'i' is not a genvar [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:141]
ERROR: [VRFC 10-2951] 'i' is not a constant [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:141]
ERROR: [VRFC 10-2951] 'i' is not a constant [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:142]
ERROR: [VRFC 10-2939] 'deAM_input' is an unknown type [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:144]
ERROR: [VRFC 10-2951] 'i' is not a constant [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:146]
ERROR: [VRFC 10-2939] 'deAM_input' is an unknown type [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:148]
ERROR: [VRFC 10-2951] 'i' is not a constant [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:150]
ERROR: [VRFC 10-2939] 'deAM_input' is an unknown type [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:151]
ERROR: [VRFC 10-2939] 'deAM_input' is an unknown type [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:154]
ERROR: [VRFC 10-2865] module 'recv_tb' ignored due to previous errors [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'recv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj recv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot recv_tb_behav xil_defaultlib.recv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.recv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recv_tb_behav -key {Behavioral:sim_1:Functional:recv_tb} -tclbatch {recv_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source recv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_1

launch_runs impl_1 -jobs 6
[Sun Nov  7 13:11:52 2021] Launched synth_1...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_1/runme.log
[Sun Nov  7 13:11:52 2021] Launched impl_1...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_1

launch_runs impl_1 -jobs 6
[Sun Nov  7 13:17:14 2021] Launched synth_1...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_1/runme.log
[Sun Nov  7 13:17:14 2021] Launched impl_1...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_1/runme.log
current_design impl_1
close_design
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2294.004 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2294.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {DA_data[11]} {DA_data[10]} {DA_data[9]} {DA_data[8]} {DA_data[7]} {DA_data[6]} {DA_data[5]} {DA_data[4]} {DA_data[3]} {DA_data[2]} {DA_data[1]} {DA_data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list DA_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list deAM_input]]
set_property IOSTANDARD LVCMOS33 [get_ports [list DIO]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rclk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sclk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_1

launch_runs impl_1 -jobs 6
[Sun Nov  7 13:25:49 2021] Launched synth_1...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_1/runme.log
[Sun Nov  7 13:25:49 2021] Launched impl_1...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2426.785 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2426.785 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {DA_data[13]} {DA_data[12]} {DA_data[11]} {DA_data[10]} {DA_data[9]} {DA_data[8]} {DA_data[7]} {DA_data[6]} {DA_data[5]} {DA_data[4]} {DA_data[3]} {DA_data[2]} {DA_data[1]} {DA_data[0]}]]
place_ports {DA_data[1]} J14
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/recv_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/reciever.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tfgg676-2
current_run [get_runs synth_2]
set_property part xc7z010clg400-2 [current_project]
launch_runs impl_2 -jobs 6
[Sun Nov  7 13:30:37 2021] Launched synth_2...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_2/runme.log
[Sun Nov  7 13:30:37 2021] Launched impl_2...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_2/runme.log
close_design
open_run impl_2
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2561.141 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2561.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2561.141 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {DA_data[13]} {DA_data[12]} {DA_data[11]} {DA_data[10]} {DA_data[9]} {DA_data[8]} {DA_data[7]} {DA_data[6]} {DA_data[5]} {DA_data[4]} {DA_data[3]} {DA_data[2]} {DA_data[1]} {DA_data[0]}]]
place_ports {DA_data[0]} K14
place_ports {DA_data[1]} J14
place_ports {DA_data[2]} H15
place_ports {DA_data[3]} G15
place_ports {DA_data[4]} H16
place_ports {DA_data[5]} H17
place_ports {DA_data[6]} G17
place_ports {DA_data[7]} G18
place_ports {DA_data[8]} E18
place_ports {DA_data[9]} E19
place_ports {DA_data[10]} D19
place_ports {DA_data[11]} D20
place_ports {DA_data[12]} M17
place_ports {DA_data[13]} M18
set_property IOSTANDARD LVCMOS33 [get_ports [list DA_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list deAM_input]]
set_property IOSTANDARD LVCMOS33 [get_ports [list DIO]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rclk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sclk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
place_ports DA_clk L16
place_ports DIO F19
place_ports rclk G19
place_ports sclk J18
place_ports sys_clk U18
place_ports rst_n N15
place_ports deAM_input P14
file mkdir F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/constrs_1/new
close [ open F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/constrs_1/new/ZYNQ_Recv.xdc w ]
add_files -fileset constrs_1 F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/constrs_1/new/ZYNQ_Recv.xdc
set_property target_constrs_file F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/constrs_1/new/ZYNQ_Recv.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.141 ; gain = 0.000
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Sun Nov  7 14:49:27 2021] Launched synth_2...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_2/runme.log
[Sun Nov  7 14:49:27 2021] Launched impl_2...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3416.777 ; gain = 855.637
set_property PROGRAM.FILE {F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_2/Recv_top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_2/Recv_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Sun Nov  7 15:03:36 2021] Launched synth_2...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_2/runme.log
[Sun Nov  7 15:03:36 2021] Launched impl_2...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_2/Recv_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
update_compile_order -fileset sources_1
set_property top bin2BCD_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bin2BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bin2BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/bin2BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/bin2BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2BCD_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bin2BCD_tb_behav xil_defaultlib.bin2BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 16 into 'bcd' is out of bounds [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/bin2BCD.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bin2BCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bin2BCD_tb_behav -key {Behavioral:sim_1:Functional:bin2BCD_tb} -tclbatch {bin2BCD_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
WARNING: Simulation object /recv_tb/sys_clk was not found in the design.
WARNING: Simulation object /recv_tb/rst_n was not found in the design.
WARNING: Simulation object /recv_tb/deAM_input was not found in the design.
WARNING: Simulation object /recv_tb/recv_analog_data was not found in the design.
WARNING: Simulation object /recv_tb/recv_digital_data was not found in the design.
WARNING: Simulation object /recv_tb/i was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/recv_start was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/baud_cnt was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/recv_flag was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/high_valid0 was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/recv_state was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/total_cnt was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/error was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/analog_cnt was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/digital_cnt was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/analog_data_reg_tmp was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/recv_analog_done was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/recv_digital_done was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/shutdown_sig was not found in the design.
WARNING: Simulation object /recv_tb/u_reciever/feature_data_reg was not found in the design.
source bin2BCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bin2BCD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.430 ; gain = 6.930
current_wave_config {recv_tb_behav.wcfg}
recv_tb_behav.wcfg
add_wave {{/bin2BCD_tb/sys_clk}} {{/bin2BCD_tb/rst_n}} {{/bin2BCD_tb/start}} {{/bin2BCD_tb/bin}} {{/bin2BCD_tb/bcd}} {{/bin2BCD_tb/valid}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bin2BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bin2BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/bin2BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/bin2BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2BCD_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bin2BCD_tb_behav xil_defaultlib.bin2BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 16 into 'bcd' is out of bounds [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/bin2BCD.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bin2BCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bin2BCD_tb_behav -key {Behavioral:sim_1:Functional:bin2BCD_tb} -tclbatch {bin2BCD_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source bin2BCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bin2BCD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
save_wave_config {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_21
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bin2BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bin2BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/bin2BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/bin2BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2BCD_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bin2BCD_tb_behav xil_defaultlib.bin2BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 16 into 'bcd' is out of bounds [F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/bin2BCD.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bin2BCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bin2BCD_tb_behav -key {Behavioral:sim_1:Functional:bin2BCD_tb} -tclbatch {bin2BCD_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source bin2BCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bin2BCD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bin2BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bin2BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sources_1/new/bin2BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DianSai/2021/Recieve/Recieve/Recieve.srcs/sim_1/new/bin2BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2BCD_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b118ad5435c48be8b1e8d948dde1e1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bin2BCD_tb_behav xil_defaultlib.bin2BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bin2BCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DianSai/2021/Recieve/Recieve/Recieve.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bin2BCD_tb_behav -key {Behavioral:sim_1:Functional:bin2BCD_tb} -tclbatch {bin2BCD_tb.tcl} -view {F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config F:/DianSai/2021/Recieve/Recieve/recv_tb_behav.wcfg
source bin2BCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bin2BCD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
update_compile_order -fileset sources_1
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Sun Nov  7 15:36:11 2021] Launched synth_2...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_2/runme.log
[Sun Nov  7 15:36:11 2021] Launched impl_2...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_2/Recv_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 6
[Sun Nov  7 15:38:29 2021] Launched synth_2...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/synth_2/runme.log
[Sun Nov  7 15:38:29 2021] Launched impl_2...
Run output will be captured here: F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/DianSai/2021/Recieve/Recieve/Recieve.runs/impl_2/Recv_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
