Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Rohan\Desktop\borrowed code\satya2\temp\test.vhdl" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <behavioural> of entity <comm_fpga_fx2>.
Parsing VHDL file "C:\Users\Rohan\Desktop\borrowed code\satya2\temp\main.vhdl" into library work
Parsing entity <top_level>.
Parsing architecture <behavioural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <behavioural>) from library <work>.

Elaborating entity <comm_fpga_fx2> (architecture <behavioural>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "C:\Users\Rohan\Desktop\borrowed code\satya2\temp\main.vhdl".
INFO:Xst:3210 - "C:\Users\Rohan\Desktop\borrowed code\satya2\temp\main.vhdl" line 148: Output port <f2hReady_out> of the instance <comm_fpga_fx2> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <reg1>.
    Found 8-bit register for signal <reg2>.
    Found 8-bit register for signal <reg3>.
    Found 8-bit register for signal <reg4>.
    Found 8-bit register for signal <reg5>.
    Found 8-bit register for signal <reg6>.
    Found 8-bit register for signal <reg7>.
    Found 8-bit register for signal <reg8>.
    Found 8-bit register for signal <reg9>.
    Found 8-bit register for signal <reg10>.
    Found 8-bit register for signal <reg0>.
    Found 8-bit adder for signal <n0097> created at line 123.
    Found 8-bit adder for signal <n0100> created at line 123.
    Found 8-bit adder for signal <n0103> created at line 123.
    Found 8-bit adder for signal <n0106> created at line 123.
    Found 8-bit adder for signal <n0109> created at line 123.
    Found 8-bit adder for signal <n0112> created at line 123.
    Found 8-bit adder for signal <n0115> created at line 123.
    Found 8-bit adder for signal <reg1[7]_reg9[7]_add_38_OUT> created at line 123.
    Found 8-bit 13-to-1 multiplexer for signal <_n0139> created at line 69.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <top_level> synthesized.

Synthesizing Unit <div_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <GND_5_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <GND_5_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <GND_5_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <GND_5_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_5_o_add_11_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_5_o_add_13_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_5_o_add_15_OUT[7:0]> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_8u_4u> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "C:\Users\Rohan\Desktop\borrowed code\satya2\temp\test.vhdl".
    Found 32-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_6_o_GND_6_o_sub_18_OUT<31:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 230
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 32-bit subtractor                                     : 1
 8-bit adder                                           : 12
 9-bit adder                                           : 1
# Registers                                            : 15
 1-bit register                                        : 2
 32-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 11
# Comparators                                          : 9
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 5
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 93
 1-bit 2-to-1 multiplexer                              : 74
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 6
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <top_level>.
	The following adders/subtractors are grouped into adder tree <Madd_reg1[7]_reg9[7]_add_38_OUT1> :
 	<Madd_n0097> in block <top_level>, 	<Madd_n0100> in block <top_level>, 	<Madd_n0103> in block <top_level>, 	<Madd_n0106> in block <top_level>, 	<Madd_n0109> in block <top_level>, 	<Madd_n0112> in block <top_level>, 	<Madd_n0115> in block <top_level>, 	<Madd_reg1[7]_reg9[7]_add_38_OUT> in block <top_level>.
Unit <top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 32-bit subtractor                                     : 1
 8-bit adder                                           : 8
# Adder Trees                                          : 1
 8-bit / 9-inputs adder tree                           : 1
# Registers                                            : 129
 Flip-Flops                                            : 129
# Comparators                                          : 9
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 5
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 100
 1-bit 13-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 74
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_0> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_idle                 | 0000
 s_get_count0           | 0001
 s_get_count1           | 0010
 s_get_count2           | 0011
 s_get_count3           | 0100
 s_begin_write          | 0101
 s_write                | 0110
 s_end_write_aligned    | 0111
 s_end_write_nonaligned | 1000
 s_read                 | 1001
------------------------------------

Optimizing unit <top_level> ...

Optimizing unit <div_8u_4u> ...
WARNING:Xst:1293 - FF/Latch <reg10_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg10_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg10_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 130
 Flip-Flops                                            : 130

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 392
#      GND                         : 1
#      INV                         : 31
#      LUT1                        : 1
#      LUT2                        : 18
#      LUT3                        : 30
#      LUT4                        : 39
#      LUT5                        : 51
#      LUT6                        : 72
#      MUXCY                       : 66
#      MUXF7                       : 10
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 130
#      FD                          : 10
#      FDE                         : 120
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 10
#      IOBUF                       : 8
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             130  out of  54576     0%  
 Number of Slice LUTs:                  242  out of  27288     0%  
    Number used as Logic:               242  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    301
   Number with an unused Flip Flop:     171  out of    301    56%  
   Number with an unused LUT:            59  out of    301    19%  
   Number of fully used LUT-FF pairs:    71  out of    301    23%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    218    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 130   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.234ns (Maximum Frequency: 121.450MHz)
   Minimum input arrival time before clock: 5.791ns
   Maximum output required time after clock: 7.273ns
   Maximum combinational path delay: 7.578ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 8.234ns (frequency: 121.450MHz)
  Total number of paths / destination ports: 85635 / 162
-------------------------------------------------------------------------
Delay:               8.234ns (Levels of Logic = 15)
  Source:            reg1_0 (FF)
  Destination:       reg10_0 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: reg1_0 to reg10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.879  reg1_0 (reg1_0)
     LUT3:I0->O            1   0.205   0.580  ADDERTREE_INTERNAL_Madd1 (ADDERTREE_INTERNAL_Madd1)
     LUT4:I3->O            1   0.205   0.000  ADDERTREE_INTERNAL_Madd1_lut<0>1 (ADDERTREE_INTERNAL_Madd1_lut<0>1)
     MUXCY:S->O            1   0.172   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_0 (ADDERTREE_INTERNAL_Madd1_cy<0>1)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<0>_1 (ADDERTREE_INTERNAL_Madd1_cy<0>2)
     XORCY:CI->O           2   0.180   0.617  ADDERTREE_INTERNAL_Madd1_xor<0>_2 (ADDERTREE_INTERNAL_Madd_31)
     LUT3:I2->O            1   0.205   0.580  ADDERTREE_INTERNAL_Madd33 (ADDERTREE_INTERNAL_Madd33)
     LUT4:I3->O            1   0.205   0.000  ADDERTREE_INTERNAL_Madd3_lut<0>4 (ADDERTREE_INTERNAL_Madd3_lut<0>4)
     MUXCY:S->O            1   0.172   0.000  ADDERTREE_INTERNAL_Madd3_cy<0>_3 (ADDERTREE_INTERNAL_Madd3_cy<0>4)
     XORCY:CI->O           1   0.180   0.580  ADDERTREE_INTERNAL_Madd3_xor<0>_4 (ADDERTREE_INTERNAL_Madd_53)
     LUT2:I1->O            1   0.205   0.000  ADDERTREE_INTERNAL_Madd7_lut<5> (ADDERTREE_INTERNAL_Madd7_lut<5>)
     MUXCY:S->O            1   0.172   0.000  ADDERTREE_INTERNAL_Madd7_cy<5> (ADDERTREE_INTERNAL_Madd7_cy<5>)
     XORCY:CI->O          10   0.180   1.221  ADDERTREE_INTERNAL_Madd7_xor<6> (ADDERTREE_INTERNAL_Madd_67)
     LUT6:I0->O            1   0.203   0.000  reg1[7]_PWR_4_o_div_39/o<0>1_SW0_G (N52)
     MUXF7:I1->O           1   0.140   0.580  reg1[7]_PWR_4_o_div_39/o<0>1_SW0 (N28)
     LUT5:I4->O            1   0.205   0.000  reg1[7]_PWR_4_o_div_39/o<0>1 (reg10_next<0>)
     FD:D                      0.102          reg10_0
    ----------------------------------------
    Total                      8.234ns (3.197ns logic, 5.037ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 314 / 244
-------------------------------------------------------------------------
Offset:              5.791ns (Levels of Logic = 4)
  Source:            fx2GotData_in (PAD)
  Destination:       reg1_0 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to reg1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.222   1.449  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT4:I3->O            1   0.205   0.580  GND_4_o_h2fValid_AND_2_o1_SW0 (N22)
     LUT6:I5->O            8   0.205   0.803  GND_4_o_h2fValid_AND_2_o1 (GND_4_o_h2fValid_AND_2_o1)
     LUT4:I3->O            8   0.205   0.802  GND_4_o_h2fValid_AND_2_o2 (GND_4_o_h2fValid_AND_2_o)
     FDE:CE                    0.322          reg0_0
    ----------------------------------------
    Total                      5.791ns (2.159ns logic, 3.632ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 265 / 21
-------------------------------------------------------------------------
Offset:              7.273ns (Levels of Logic = 3)
  Source:            comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd3 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              79   0.447   2.103  comm_fpga_fx2/state_FSM_FFd3 (comm_fpga_fx2/state_FSM_FFd3)
     LUT6:I0->O            8   0.203   1.167  comm_fpga_fx2/Mmux_dataOut13 (comm_fpga_fx2/Mmux_dataOut13)
     LUT6:I0->O            1   0.203   0.579  comm_fpga_fx2/Mmux_dataOut6 (comm_fpga_fx2/dataOut<5>)
     IOBUF:I->IO               2.571          fx2Data_io_5_IOBUF (fx2Data_io<5>)
    ----------------------------------------
    Total                      7.273ns (3.424ns logic, 3.849ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 27 / 11
-------------------------------------------------------------------------
Delay:               7.578ns (Levels of Logic = 5)
  Source:            fx2GotRoom_in (PAD)
  Destination:       fx2Data_io<7> (PAD)

  Data Path: fx2GotRoom_in to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.849  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT3:I1->O            1   0.203   0.580  comm_fpga_fx2/Mmux_dataOut13_SW0 (N26)
     LUT6:I5->O            8   0.205   1.167  comm_fpga_fx2/Mmux_dataOut13 (comm_fpga_fx2/Mmux_dataOut13)
     LUT6:I0->O            1   0.203   0.579  comm_fpga_fx2/Mmux_dataOut6 (comm_fpga_fx2/dataOut<5>)
     IOBUF:I->IO               2.571          fx2Data_io_5_IOBUF (fx2Data_io<5>)
    ----------------------------------------
    Total                      7.578ns (4.404ns logic, 3.174ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    8.234|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.30 secs
 
--> 

Total memory usage is 234640 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

