Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 29 11:45:07 2023
| Host         : GramForGram running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rhd_axi_tb_wrapper_control_sets_placed.rpt
| Design       : rhd_axi_tb_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            5 |
| Yes          | No                    | No                     |              16 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------------------------------------------------+---------------------+------------------+----------------+--------------+
|    Clock Signal   |                                   Enable Signal                                  |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+----------------------------------------------------------------------------------+---------------------+------------------+----------------+--------------+
|  aclk_IBUF_BUFGCE | rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_1                         | aresetn_IBUF_inst/O |                1 |              4 |         4.00 |
|  aclk_IBUF_BUFGCE | rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_command_count[4]_i_1_n_0      | aresetn_IBUF_inst/O |                1 |              5 |         5.00 |
|  aclk_IBUF_BUFGCE |                                                                                  | aresetn_IBUF_inst/O |                5 |              6 |         1.20 |
|  aclk_IBUF_BUFGCE | rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel                       | aresetn_IBUF_inst/O |                1 |              6 |         6.00 |
|  aclk_IBUF_BUFGCE | rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/channel[5]_i_1_n_0                   | aresetn_IBUF_inst/O |                2 |              6 |         3.00 |
|  aclk_IBUF_BUFGCE | rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle[7]_i_1_n_0         | aresetn_IBUF_inst/O |                3 |              8 |         2.67 |
|  aclk_IBUF_BUFGCE | rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_2                         | aresetn_IBUF_inst/O |                7 |             10 |         1.43 |
|  aclk_IBUF_BUFGCE | rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd[15]_i_1_n_0                 |                     |                9 |             16 |         1.78 |
|  aclk_IBUF_BUFGCE | rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[15]_i_1_n_0                | aresetn_IBUF_inst/O |                5 |             16 |         3.20 |
|  aclk_IBUF_BUFGCE | rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state[6]_i_1_n_0 | aresetn_IBUF_inst/O |                5 |             17 |         3.40 |
+-------------------+----------------------------------------------------------------------------------+---------------------+------------------+----------------+--------------+


