Protel Design System Design Rule Check
PCB File : C:\Users\dangh\Desktop\WORK 3S\E_V1.3\PCB_Project\MainPCB.PcbDoc
Date     : 5/15/2021
Time     : 10:48:32 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=0.4mm) (Preferred=0.3mm) (InNetClass('LED'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.4mm) (Max=0.6mm) (Preferred=0.5mm) (InNetClass('POWER'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=0.4mm) (Preferred=0.3mm) (InNetClass('S_Power'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=0.4mm) (Preferred=0.3mm) (InNetClass('MCU'))
   Violation between Width Constraint: Track (100.203mm,10.668mm)(100.203mm,11.684mm) on Bottom Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (100.203mm,7.482mm)(100.203mm,10.668mm) on Bottom Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (100.293mm,4.662mm)(100.293mm,7.583mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (100.293mm,7.392mm)(100.293mm,7.583mm) on Bottom Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (100.838mm,31.242mm)(100.838mm,33.528mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (100.838mm,33.528mm)(100.838mm,35.306mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (100.838mm,35.306mm)(100.838mm,35.333mm) on Bottom Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (100.838mm,35.333mm)(101.092mm,35.587mm) on Bottom Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (101.092mm,35.587mm)(101.092mm,50.038mm) on Bottom Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.393mm,4.288mm)(11.393mm,7.392mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.393mm,4.288mm)(11.744mm,3.937mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.744mm,3.937mm)(24.224mm,3.937mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (16.564mm,63.018mm)(16.564mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (16.564mm,66.167mm)(29.264mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (24.093mm,4.068mm)(24.093mm,7.392mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (24.093mm,4.068mm)(24.224mm,3.937mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (24.224mm,3.937mm)(36.703mm,3.937mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (29.264mm,63.018mm)(29.264mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (29.264mm,66.167mm)(41.964mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (3.864mm,63.018mm)(3.864mm,65.713mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (3.864mm,65.713mm)(4.318mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (36.703mm,3.937mm)(36.793mm,4.027mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (36.703mm,3.937mm)(49.403mm,3.937mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (36.793mm,4.027mm)(36.793mm,7.392mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.318mm,66.167mm)(16.564mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (41.964mm,63.018mm)(41.964mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (41.964mm,66.167mm)(54.664mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (49.403mm,3.937mm)(49.493mm,4.027mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (49.403mm,3.937mm)(62.23mm,3.937mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (49.493mm,4.027mm)(49.493mm,7.392mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (54.664mm,63.272mm)(54.664mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (54.664mm,66.167mm)(67.273mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (62.193mm,3.974mm)(62.193mm,7.392mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (62.23mm,3.937mm)(74.803mm,3.937mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (67.273mm,63.235mm)(67.273mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (67.273mm,63.235mm)(67.364mm,63.145mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (67.273mm,66.167mm)(79.883mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (74.803mm,3.937mm)(74.893mm,4.027mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (74.803mm,3.937mm)(87.63mm,3.937mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (74.893mm,4.027mm)(74.893mm,7.392mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (79.883mm,63.199mm)(79.883mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (79.883mm,63.199mm)(80.064mm,63.018mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (79.883mm,66.167mm)(92.412mm,66.167mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (87.593mm,3.974mm)(87.593mm,7.392mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (87.63mm,3.937mm)(99.568mm,3.937mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (92.412mm,66.167mm)(92.764mm,65.816mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (92.764mm,60.906mm)(92.764mm,63.018mm) on Top Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (92.764mm,60.906mm)(93.926mm,59.744mm) on Top Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (92.764mm,63.018mm)(92.764mm,65.816mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (93.926mm,59.744mm)(96.066mm,59.744mm) on Top Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (96.066mm,59.744mm)(96.139mm,59.817mm) on Top Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (96.139mm,59.817mm)(98.679mm,59.817mm) on Bottom Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (98.171mm,13.716mm)(100.203mm,11.684mm) on Bottom Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (98.171mm,13.716mm)(98.171mm,28.575mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (98.171mm,28.575mm)(100.838mm,31.242mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (98.679mm,59.817mm)(99.695mm,58.801mm) on Bottom Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (99.568mm,3.937mm)(100.293mm,4.662mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (99.695mm,51.435mm)(101.092mm,50.038mm) on Bottom Layer Actual Width = 0.5mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (99.695mm,51.435mm)(99.695mm,58.801mm) on Bottom Layer Actual Width = 0.5mm, Target Width = 0.4mm
Rule Violations :59

Processing Rule : Width Constraint (Min=0.3mm) (Max=0.5mm) (Preferred=0.4mm) (InNetClass('Motor'))
   Violation between Width Constraint: Track (17.87mm,38.38mm)(18.357mm,38.867mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.5mm
   Violation between Width Constraint: Track (18.357mm,38.867mm)(19.888mm,38.867mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.5mm
   Violation between Width Constraint: Track (22.734mm,44.857mm)(22.734mm,44.857mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.5mm
   Violation between Width Constraint: Track (22.734mm,44.857mm)(22.734mm,46.354mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.5mm
   Violation between Width Constraint: Track (22.734mm,44.857mm)(24.982mm,44.857mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.5mm
   Violation between Width Constraint: Track (24.488mm,38.867mm)(24.488mm,39.567mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.5mm
   Violation between Width Constraint: Track (24.982mm,44.857mm)(24.982mm,44.857mm) on Top Layer Actual Width = 0.6mm, Target Width = 0.5mm
Rule Violations :7

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.5mm) (Conductor Width=0.5mm) (Air Gap=0.5mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (17.997mm,47.803mm) on Top Overlay And Pad C4-1(17.997mm,46mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (17.997mm,47.803mm) on Top Overlay And Pad C4-2(17.997mm,49.556mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Arc (41.477mm,23.42mm) on Top Overlay And Pad SW3-1(42.202mm,24.42mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (88.211mm,21.205mm) on Top Overlay And Pad J2-P1(89.291mm,20.585mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (17.635mm,46.966mm) (18.335mm,50.191mm) on Top Overlay And Pad C4-2(17.997mm,49.556mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BZT1-1(15.875mm,55.753mm) on Top Layer And Text "R10" (13.665mm,53.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BZT1-1(15.875mm,55.753mm) on Top Layer And Text "R14" (11.875mm,53.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad BZT1-1(15.875mm,55.753mm) on Top Layer And Track (15.24mm,54.737mm)(15.24mm,56.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad BZT1-2(18.923mm,55.753mm) on Top Layer And Track (19.558mm,54.737mm)(19.558mm,56.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C10-1(44.896mm,39.015mm) on Bottom Layer And Track (42.457mm,38.253mm)(44.032mm,38.253mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Pad C10-1(44.896mm,39.015mm) on Bottom Layer And Track (42.457mm,39.777mm)(44.032mm,39.777mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C10-1(44.896mm,39.015mm) on Bottom Layer And Track (45.759mm,38.05mm)(45.759mm,40.006mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C1-1(24.982mm,42.914mm) on Top Layer And Track (24.398mm,42.444mm)(24.398mm,44.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-1(24.982mm,42.914mm) on Top Layer And Track (24.398mm,42.444mm)(25.566mm,42.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(24.982mm,42.914mm) on Top Layer And Track (24.582mm,43.664mm)(24.582mm,43.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(24.982mm,42.914mm) on Top Layer And Track (25.382mm,43.664mm)(25.382mm,43.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C1-1(24.982mm,42.914mm) on Top Layer And Track (25.566mm,42.444mm)(25.566mm,44.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-1(59.055mm,57.404mm) on Multi-Layer And Track (52.197mm,58.166mm)(100.203mm,58.166mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C1-2(24.982mm,44.514mm) on Top Layer And Track (24.398mm,42.444mm)(24.398mm,44.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(24.982mm,44.514mm) on Top Layer And Track (24.398mm,44.984mm)(25.566mm,44.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(24.982mm,44.514mm) on Top Layer And Track (24.582mm,43.664mm)(24.582mm,43.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C1-2(24.982mm,44.514mm) on Top Layer And Track (25.382mm,43.664mm)(25.382mm,43.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad C1-2(24.982mm,44.514mm) on Top Layer And Track (25.566mm,42.444mm)(25.566mm,44.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C16-1(92.329mm,33.401mm) on Top Layer And Track (91.338mm,32.537mm)(91.338mm,37.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C16-1(92.329mm,33.401mm) on Top Layer And Track (91.338mm,32.537mm)(93.294mm,32.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C16-1(92.329mm,33.401mm) on Top Layer And Track (91.567mm,34.265mm)(91.567mm,35.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C16-1(92.329mm,33.401mm) on Top Layer And Track (93.091mm,34.265mm)(93.091mm,35.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C16-1(92.329mm,33.401mm) on Top Layer And Track (93.294mm,32.537mm)(93.294mm,37.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C16-2(92.329mm,36.703mm) on Top Layer And Text "C16" (94.334mm,34.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C16-2(92.329mm,36.703mm) on Top Layer And Track (91.338mm,32.537mm)(91.338mm,37.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C16-2(92.329mm,36.703mm) on Top Layer And Track (91.338mm,37.567mm)(93.294mm,37.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C16-2(92.329mm,36.703mm) on Top Layer And Track (91.567mm,34.265mm)(91.567mm,35.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Pad C16-2(92.329mm,36.703mm) on Top Layer And Track (93.091mm,34.265mm)(93.091mm,35.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C16-2(92.329mm,36.703mm) on Top Layer And Track (93.294mm,32.537mm)(93.294mm,37.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C17-1(92.329mm,43.967mm) on Top Layer And Track (91.338mm,43.104mm)(91.338mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C17-1(92.329mm,43.967mm) on Top Layer And Track (91.338mm,43.104mm)(93.294mm,43.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C17-1(92.329mm,43.967mm) on Top Layer And Track (91.567mm,44.831mm)(91.567mm,46.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C17-1(92.329mm,43.967mm) on Top Layer And Track (93.091mm,44.831mm)(93.091mm,46.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C17-1(92.329mm,43.967mm) on Top Layer And Track (93.294mm,43.104mm)(93.294mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C17-2(92.329mm,47.269mm) on Top Layer And Track (91.338mm,43.104mm)(91.338mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C17-2(92.329mm,47.269mm) on Top Layer And Track (91.338mm,48.133mm)(93.294mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C17-2(92.329mm,47.269mm) on Top Layer And Track (91.567mm,44.831mm)(91.567mm,46.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Pad C17-2(92.329mm,47.269mm) on Top Layer And Track (93.091mm,44.831mm)(93.091mm,46.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C17-2(92.329mm,47.269mm) on Top Layer And Track (93.294mm,43.104mm)(93.294mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C18-2(84.455mm,19.431mm) on Top Layer And Track (83.49mm,18.567mm)(83.49mm,23.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C18-2(84.455mm,19.431mm) on Top Layer And Track (83.49mm,18.567mm)(85.446mm,18.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C18-2(84.455mm,19.431mm) on Top Layer And Track (83.693mm,20.295mm)(83.693mm,21.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C18-2(84.455mm,19.431mm) on Top Layer And Track (85.217mm,20.295mm)(85.217mm,21.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C18-2(84.455mm,19.431mm) on Top Layer And Track (85.446mm,18.567mm)(85.446mm,23.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C4-1(17.997mm,46mm) on Top Layer And Text "+" (17.672mm,46.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad C4-1(17.997mm,46mm) on Top Layer And Text "R1" (16.082mm,44.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C4-1(17.997mm,46mm) on Top Layer And Text "R3" (18.022mm,44.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-1(17.997mm,46mm) on Top Layer And Track (15.847mm,45.628mm)(20.147mm,45.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Pad C4-1(17.997mm,46mm) on Top Layer And Track (17.147mm,45.628mm)(18.047mm,45.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad C4-2(17.997mm,49.556mm) on Top Layer And Text "C4" (16.226mm,50.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-2(17.997mm,49.556mm) on Top Layer And Track (15.847mm,49.928mm)(20.147mm,49.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C5-2(34.696mm,56.896mm) on Top Layer And Track (30.531mm,55.931mm)(35.56mm,55.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C5-2(34.696mm,56.896mm) on Top Layer And Track (30.531mm,57.887mm)(35.56mm,57.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C5-2(34.696mm,56.896mm) on Top Layer And Track (32.258mm,56.134mm)(33.833mm,56.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Pad C5-2(34.696mm,56.896mm) on Top Layer And Track (32.258mm,57.658mm)(33.833mm,57.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C5-2(34.696mm,56.896mm) on Top Layer And Track (35.56mm,55.931mm)(35.56mm,57.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C7-2(27.178mm,37.465mm) on Top Layer And Track (26.187mm,33.299mm)(26.187mm,38.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C7-2(27.178mm,37.465mm) on Top Layer And Track (26.187mm,38.329mm)(28.143mm,38.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C7-2(27.178mm,37.465mm) on Top Layer And Track (26.416mm,35.027mm)(26.416mm,36.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Pad C7-2(27.178mm,37.465mm) on Top Layer And Track (27.94mm,35.027mm)(27.94mm,36.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C7-2(27.178mm,37.465mm) on Top Layer And Track (28.143mm,33.299mm)(28.143mm,38.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C8-1(19.369mm,53.112mm) on Top Layer And Track (15.203mm,52.121mm)(20.232mm,52.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C8-1(19.369mm,53.112mm) on Top Layer And Track (15.203mm,54.077mm)(20.232mm,54.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C8-1(19.369mm,53.112mm) on Top Layer And Track (16.93mm,52.35mm)(18.505mm,52.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Pad C8-1(19.369mm,53.112mm) on Top Layer And Track (16.93mm,53.874mm)(18.505mm,53.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C8-1(19.369mm,53.112mm) on Top Layer And Track (20.232mm,52.121mm)(20.232mm,54.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx10-1(92.177mm,39.586mm) on Top Layer And Track (91.592mm,39.116mm)(91.592mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Cx10-1(92.177mm,39.586mm) on Top Layer And Track (91.592mm,39.116mm)(92.761mm,39.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx10-1(92.177mm,39.586mm) on Top Layer And Track (91.777mm,40.336mm)(91.777mm,40.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx10-1(92.177mm,39.586mm) on Top Layer And Track (92.577mm,40.336mm)(92.577mm,40.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx10-1(92.177mm,39.586mm) on Top Layer And Track (92.761mm,39.116mm)(92.761mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx10-2(92.177mm,41.186mm) on Top Layer And Track (91.592mm,39.116mm)(91.592mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Cx10-2(92.177mm,41.186mm) on Top Layer And Track (91.592mm,41.656mm)(92.761mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx10-2(92.177mm,41.186mm) on Top Layer And Track (91.777mm,40.336mm)(91.777mm,40.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Cx10-2(92.177mm,41.186mm) on Top Layer And Track (92.577mm,40.336mm)(92.577mm,40.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx10-2(92.177mm,41.186mm) on Top Layer And Track (92.761mm,39.116mm)(92.761mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx11-1(99.314mm,31.712mm) on Bottom Layer And Track (98.73mm,31.242mm)(98.73mm,33.782mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Cx11-1(99.314mm,31.712mm) on Bottom Layer And Track (98.73mm,31.242mm)(99.898mm,31.242mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx11-1(99.314mm,31.712mm) on Bottom Layer And Track (98.914mm,32.462mm)(98.914mm,32.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx11-1(99.314mm,31.712mm) on Bottom Layer And Track (99.714mm,32.462mm)(99.714mm,32.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx11-1(99.314mm,31.712mm) on Bottom Layer And Track (99.898mm,31.242mm)(99.898mm,33.782mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx6-1(62.103mm,47.155mm) on Bottom Layer And Track (61.519mm,45.085mm)(61.519mm,47.625mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Cx6-1(62.103mm,47.155mm) on Bottom Layer And Track (61.519mm,47.625mm)(62.687mm,47.625mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx6-1(62.103mm,47.155mm) on Bottom Layer And Track (61.703mm,46.305mm)(61.703mm,46.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Cx6-1(62.103mm,47.155mm) on Bottom Layer And Track (62.503mm,46.305mm)(62.503mm,46.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx6-1(62.103mm,47.155mm) on Bottom Layer And Track (62.687mm,45.085mm)(62.687mm,47.625mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx7-1(32.258mm,26.086mm) on Top Layer And Track (31.674mm,25.616mm)(31.674mm,28.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Cx7-1(32.258mm,26.086mm) on Top Layer And Track (31.674mm,25.616mm)(32.842mm,25.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx7-1(32.258mm,26.086mm) on Top Layer And Track (31.858mm,26.836mm)(31.858mm,26.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx7-1(32.258mm,26.086mm) on Top Layer And Track (32.658mm,26.836mm)(32.658mm,26.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx7-1(32.258mm,26.086mm) on Top Layer And Track (32.842mm,25.616mm)(32.842mm,28.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx7-2(32.258mm,27.686mm) on Top Layer And Track (31.674mm,25.616mm)(31.674mm,28.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Cx7-2(32.258mm,27.686mm) on Top Layer And Track (31.674mm,28.156mm)(32.842mm,28.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx7-2(32.258mm,27.686mm) on Top Layer And Track (31.858mm,26.836mm)(31.858mm,26.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Cx7-2(32.258mm,27.686mm) on Top Layer And Track (32.658mm,26.836mm)(32.658mm,26.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx7-2(32.258mm,27.686mm) on Top Layer And Track (32.842mm,25.616mm)(32.842mm,28.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx8-1(32.004mm,45.555mm) on Top Layer And Track (31.42mm,45.085mm)(31.42mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Cx8-1(32.004mm,45.555mm) on Top Layer And Track (31.42mm,45.085mm)(32.588mm,45.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx8-1(32.004mm,45.555mm) on Top Layer And Track (31.604mm,46.305mm)(31.604mm,46.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx8-1(32.004mm,45.555mm) on Top Layer And Track (32.404mm,46.305mm)(32.404mm,46.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx8-1(32.004mm,45.555mm) on Top Layer And Track (32.588mm,45.085mm)(32.588mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx8-2(32.004mm,47.155mm) on Top Layer And Track (31.42mm,45.085mm)(31.42mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Cx8-2(32.004mm,47.155mm) on Top Layer And Track (31.42mm,47.625mm)(32.588mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx8-2(32.004mm,47.155mm) on Top Layer And Track (31.604mm,46.305mm)(31.604mm,46.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Cx8-2(32.004mm,47.155mm) on Top Layer And Track (32.404mm,46.305mm)(32.404mm,46.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx8-2(32.004mm,47.155mm) on Top Layer And Track (32.588mm,45.085mm)(32.588mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx9-1(13.717mm,13.869mm) on Top Layer And Track (11.647mm,13.285mm)(14.187mm,13.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx9-1(13.717mm,13.869mm) on Top Layer And Track (11.647mm,14.453mm)(14.187mm,14.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx9-1(13.717mm,13.869mm) on Top Layer And Track (12.867mm,13.469mm)(12.967mm,13.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Cx9-1(13.717mm,13.869mm) on Top Layer And Track (12.867mm,14.269mm)(12.967mm,14.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Cx9-1(13.717mm,13.869mm) on Top Layer And Track (14.187mm,13.285mm)(14.187mm,14.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Cx9-2(12.117mm,13.869mm) on Top Layer And Track (11.647mm,13.285mm)(11.647mm,14.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx9-2(12.117mm,13.869mm) on Top Layer And Track (11.647mm,13.285mm)(14.187mm,13.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Cx9-2(12.117mm,13.869mm) on Top Layer And Track (11.647mm,14.453mm)(14.187mm,14.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx9-2(12.117mm,13.869mm) on Top Layer And Track (12.867mm,13.469mm)(12.967mm,13.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Cx9-2(12.117mm,13.869mm) on Top Layer And Track (12.867mm,14.269mm)(12.967mm,14.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-1(73.074mm,19.126mm) on Top Layer And Track (73.024mm,16.739mm)(73.024mm,18.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(73.074mm,15.926mm) on Top Layer And Track (73.024mm,16.739mm)(73.024mm,18.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-3(77.974mm,15.926mm) on Top Layer And Track (78.024mm,16.739mm)(78.024mm,18.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-4(77.974mm,19.126mm) on Top Layer And Track (78.024mm,16.739mm)(78.024mm,18.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3-1(60.074mm,19.126mm) on Top Layer And Track (60.024mm,16.739mm)(60.024mm,18.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3-4(64.974mm,19.126mm) on Top Layer And Track (65.024mm,16.739mm)(65.024mm,18.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D5-2(33.962mm,50.876mm) on Top Layer And Track (33.912mm,51.69mm)(33.912mm,53.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D5-3(38.862mm,50.876mm) on Top Layer And Track (38.912mm,51.69mm)(38.912mm,53.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D6-1(33.962mm,19.126mm) on Top Layer And Track (33.912mm,16.739mm)(33.912mm,18.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D6-2(33.962mm,15.926mm) on Top Layer And Track (33.912mm,16.739mm)(33.912mm,18.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D6-3(38.862mm,15.926mm) on Top Layer And Track (38.912mm,16.739mm)(38.912mm,18.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D6-4(38.862mm,19.126mm) on Top Layer And Track (38.912mm,16.739mm)(38.912mm,18.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D7-1(47.074mm,54.076mm) on Top Layer And Track (47.024mm,51.69mm)(47.024mm,53.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D7-4(51.974mm,54.076mm) on Top Layer And Track (52.024mm,51.69mm)(52.024mm,53.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D9-1(60.074mm,54.076mm) on Top Layer And Track (60.024mm,51.69mm)(60.024mm,53.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D9-2(60.074mm,50.876mm) on Top Layer And Track (60.024mm,51.69mm)(60.024mm,53.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D9-3(64.974mm,50.876mm) on Top Layer And Track (65.024mm,51.69mm)(65.024mm,53.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D9-4(64.974mm,54.076mm) on Top Layer And Track (65.024mm,51.69mm)(65.024mm,53.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC1-6(27.68mm,49.302mm) on Top Layer And Track (26.53mm,47.387mm)(26.53mm,52.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC1-7(27.68mm,50.572mm) on Top Layer And Track (26.53mm,47.387mm)(26.53mm,52.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad J2-P1(89.291mm,20.585mm) on Top Layer And Track (89.941mm,21.205mm)(89.941mm,25.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad J2-SH3(91.291mm,26.555mm) on Top Layer And Track (89.941mm,21.205mm)(89.941mm,25.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad L1-1(12.663mm,37.11mm) on Top Layer And Track (13.013mm,34.635mm)(15.513mm,34.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad L1-1(12.663mm,37.11mm) on Top Layer And Track (13.013mm,39.585mm)(15.513mm,39.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(15.563mm,37.11mm) on Top Layer And Text "L1" (17.12mm,36.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad L1-2(15.563mm,37.11mm) on Top Layer And Track (13.013mm,34.635mm)(15.513mm,34.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad L1-2(15.563mm,37.11mm) on Top Layer And Track (13.013mm,39.585mm)(15.513mm,39.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(21.807mm,29.617mm) on Top Layer And Track (20.918mm,27.331mm)(20.918mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(21.807mm,29.617mm) on Top Layer And Track (20.918mm,29.617mm)(21.045mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(21.807mm,29.617mm) on Top Layer And Track (22.569mm,29.617mm)(22.696mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(21.807mm,29.617mm) on Top Layer And Track (22.696mm,27.331mm)(22.696mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(21.807mm,27.331mm) on Top Layer And Track (20.918mm,27.331mm)(20.918mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(21.807mm,27.331mm) on Top Layer And Track (20.918mm,27.331mm)(21.045mm,27.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(21.807mm,27.331mm) on Top Layer And Track (22.569mm,27.331mm)(22.696mm,27.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(21.807mm,27.331mm) on Top Layer And Track (22.696mm,27.331mm)(22.696mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-1(25.998mm,29.617mm) on Top Layer And Text "LED3" (26.51mm,29.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(25.998mm,29.617mm) on Top Layer And Track (25.109mm,27.331mm)(25.109mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(25.998mm,29.617mm) on Top Layer And Track (25.109mm,29.617mm)(25.236mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(25.998mm,29.617mm) on Top Layer And Track (26.76mm,29.617mm)(26.887mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(25.998mm,29.617mm) on Top Layer And Track (26.887mm,27.331mm)(26.887mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(25.998mm,27.331mm) on Top Layer And Track (25.109mm,27.331mm)(25.109mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(25.998mm,27.331mm) on Top Layer And Track (25.109mm,27.331mm)(25.236mm,27.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(25.998mm,27.331mm) on Top Layer And Track (26.76mm,27.331mm)(26.887mm,27.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(25.998mm,27.331mm) on Top Layer And Track (26.887mm,27.331mm)(26.887mm,29.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad P12-2(57.15mm,63.018mm) on Multi-Layer And Track (52.451mm,61.722mm)(102.616mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad P12-3(59.69mm,63.018mm) on Multi-Layer And Track (52.451mm,61.722mm)(102.616mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad P13-2(82.604mm,63.018mm) on Multi-Layer And Track (52.451mm,61.722mm)(102.616mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad P13-3(85.144mm,63.018mm) on Multi-Layer And Track (52.451mm,61.722mm)(102.616mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad P14-4(100.384mm,63.018mm) on Multi-Layer And Track (52.451mm,61.722mm)(102.616mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad P7-2(31.804mm,63.018mm) on Multi-Layer And Track (1.524mm,61.722mm)(51.943mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad P8-1(41.964mm,63.018mm) on Multi-Layer And Track (1.524mm,61.722mm)(51.943mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad Q1-3(13.462mm,42.672mm) on Top Layer And Track (14.062mm,42.997mm)(14.982mm,42.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.254mm) Between Pad Q3-1(14.285mm,46.756mm) on Top Layer And Text "Q1" (11.911mm,46.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad Q3-1(14.285mm,46.756mm) on Top Layer And Text "Q3" (13.942mm,46.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-1(14.097mm,50.838mm) on Top Layer And Track (13.462mm,50.33mm)(13.462mm,53.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R10-1(14.097mm,50.838mm) on Top Layer And Track (13.462mm,50.33mm)(14.732mm,50.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R10-1(14.097mm,50.838mm) on Top Layer And Track (13.589mm,51.346mm)(13.589mm,52.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R10-1(14.097mm,50.838mm) on Top Layer And Track (13.589mm,51.346mm)(14.605mm,51.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R10-1(14.097mm,50.838mm) on Top Layer And Track (14.605mm,51.346mm)(14.605mm,52.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-1(14.097mm,50.838mm) on Top Layer And Track (14.732mm,50.33mm)(14.732mm,52.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-1(16.727mm,43.46mm) on Top Layer And Track (16.092mm,41.682mm)(16.092mm,43.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R1-1(16.727mm,43.46mm) on Top Layer And Track (16.092mm,43.968mm)(17.362mm,43.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R1-1(16.727mm,43.46mm) on Top Layer And Track (16.219mm,42.19mm)(16.219mm,42.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R1-1(16.727mm,43.46mm) on Top Layer And Track (16.219mm,42.952mm)(17.235mm,42.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R1-1(16.727mm,43.46mm) on Top Layer And Track (17.235mm,42.19mm)(17.235mm,42.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-1(16.727mm,43.46mm) on Top Layer And Track (17.362mm,41.174mm)(17.362mm,43.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-2(16.727mm,41.644mm) on Top Layer And Track (16.092mm,41.174mm)(16.092mm,41.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R1-2(16.727mm,41.644mm) on Top Layer And Track (16.092mm,41.174mm)(17.362mm,41.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-2(16.727mm,41.644mm) on Top Layer And Track (16.092mm,41.682mm)(16.092mm,43.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R1-2(16.727mm,41.644mm) on Top Layer And Track (16.219mm,42.19mm)(16.219mm,42.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R1-2(16.727mm,41.644mm) on Top Layer And Track (16.219mm,42.19mm)(17.235mm,42.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R1-2(16.727mm,41.644mm) on Top Layer And Track (17.235mm,42.19mm)(17.235mm,42.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R1-2(16.727mm,41.644mm) on Top Layer And Track (17.362mm,41.174mm)(17.362mm,43.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-1(28.665mm,44.476mm) on Top Layer And Track (26.379mm,43.841mm)(29.173mm,43.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-1(28.665mm,44.476mm) on Top Layer And Track (26.887mm,45.111mm)(29.173mm,45.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R12-1(28.665mm,44.476mm) on Top Layer And Track (27.395mm,43.968mm)(28.157mm,43.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R12-1(28.665mm,44.476mm) on Top Layer And Track (27.395mm,44.984mm)(28.157mm,44.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R12-1(28.665mm,44.476mm) on Top Layer And Track (28.157mm,43.968mm)(28.157mm,44.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R12-1(28.665mm,44.476mm) on Top Layer And Track (29.173mm,43.841mm)(29.173mm,45.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R12-2(26.849mm,44.476mm) on Top Layer And Track (26.379mm,43.841mm)(26.379mm,45.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(26.849mm,44.476mm) on Top Layer And Track (26.379mm,43.841mm)(29.173mm,43.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(26.849mm,44.476mm) on Top Layer And Track (26.379mm,45.111mm)(26.887mm,45.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(26.849mm,44.476mm) on Top Layer And Track (26.887mm,45.111mm)(29.173mm,45.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R12-2(26.849mm,44.476mm) on Top Layer And Track (27.395mm,43.968mm)(27.395mm,44.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R12-2(26.849mm,44.476mm) on Top Layer And Track (27.395mm,43.968mm)(28.157mm,43.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R12-2(26.849mm,44.476mm) on Top Layer And Track (27.395mm,44.984mm)(28.157mm,44.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R13-2(16.689mm,57.557mm) on Top Layer And Track (16.219mm,56.922mm)(16.219mm,58.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-2(16.689mm,57.557mm) on Top Layer And Track (16.219mm,56.922mm)(19.013mm,56.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-2(16.689mm,57.557mm) on Top Layer And Track (16.219mm,58.192mm)(16.727mm,58.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-2(16.689mm,57.557mm) on Top Layer And Track (16.727mm,58.192mm)(19.013mm,58.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R13-2(16.689mm,57.557mm) on Top Layer And Track (17.235mm,57.049mm)(17.235mm,58.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R13-2(16.689mm,57.557mm) on Top Layer And Track (17.235mm,57.049mm)(17.997mm,57.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R13-2(16.689mm,57.557mm) on Top Layer And Track (17.235mm,58.065mm)(17.997mm,58.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R15-1(26.887mm,42.825mm) on Top Layer And Track (26.379mm,42.19mm)(26.379mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-1(26.887mm,42.825mm) on Top Layer And Track (26.379mm,42.19mm)(28.665mm,42.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-1(26.887mm,42.825mm) on Top Layer And Track (26.379mm,43.46mm)(29.173mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R15-1(26.887mm,42.825mm) on Top Layer And Track (27.395mm,42.317mm)(27.395mm,43.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R15-1(26.887mm,42.825mm) on Top Layer And Track (27.395mm,42.317mm)(28.157mm,42.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R15-1(26.887mm,42.825mm) on Top Layer And Track (27.395mm,43.333mm)(28.157mm,43.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(28.703mm,42.825mm) on Top Layer And Track (26.379mm,42.19mm)(28.665mm,42.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(28.703mm,42.825mm) on Top Layer And Track (26.379mm,43.46mm)(29.173mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R15-2(28.703mm,42.825mm) on Top Layer And Track (27.395mm,42.317mm)(28.157mm,42.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R15-2(28.703mm,42.825mm) on Top Layer And Track (27.395mm,43.333mm)(28.157mm,43.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R15-2(28.703mm,42.825mm) on Top Layer And Track (28.157mm,42.317mm)(28.157mm,43.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(28.703mm,42.825mm) on Top Layer And Track (28.665mm,42.19mm)(29.173mm,42.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R15-2(28.703mm,42.825mm) on Top Layer And Track (29.173mm,42.19mm)(29.173mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-1(59.436mm,60.071mm) on Top Layer And Track (57.15mm,59.436mm)(59.944mm,59.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-1(59.436mm,60.071mm) on Top Layer And Track (57.658mm,60.706mm)(59.944mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R18-1(59.436mm,60.071mm) on Top Layer And Track (58.166mm,59.563mm)(58.928mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R18-1(59.436mm,60.071mm) on Top Layer And Track (58.166mm,60.579mm)(58.928mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R18-1(59.436mm,60.071mm) on Top Layer And Track (58.928mm,59.563mm)(58.928mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R18-1(59.436mm,60.071mm) on Top Layer And Track (59.944mm,59.436mm)(59.944mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R18-2(57.62mm,60.071mm) on Top Layer And Track (57.15mm,59.436mm)(57.15mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(57.62mm,60.071mm) on Top Layer And Track (57.15mm,59.436mm)(59.944mm,59.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(57.62mm,60.071mm) on Top Layer And Track (57.15mm,60.706mm)(57.658mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(57.62mm,60.071mm) on Top Layer And Track (57.658mm,60.706mm)(59.944mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R18-2(57.62mm,60.071mm) on Top Layer And Track (58.166mm,59.563mm)(58.166mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R18-2(57.62mm,60.071mm) on Top Layer And Track (58.166mm,59.563mm)(58.928mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R18-2(57.62mm,60.071mm) on Top Layer And Track (58.166mm,60.579mm)(58.928mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-1(53.848mm,60.071mm) on Top Layer And Track (51.562mm,59.436mm)(54.356mm,59.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-1(53.848mm,60.071mm) on Top Layer And Track (52.07mm,60.706mm)(54.356mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R21-1(53.848mm,60.071mm) on Top Layer And Track (52.578mm,59.563mm)(53.34mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R21-1(53.848mm,60.071mm) on Top Layer And Track (52.578mm,60.579mm)(53.34mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R21-1(53.848mm,60.071mm) on Top Layer And Track (53.34mm,59.563mm)(53.34mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R21-1(53.848mm,60.071mm) on Top Layer And Track (54.356mm,59.436mm)(54.356mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R21-2(52.032mm,60.071mm) on Top Layer And Track (51.562mm,59.436mm)(51.562mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(52.032mm,60.071mm) on Top Layer And Track (51.562mm,59.436mm)(54.356mm,59.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(52.032mm,60.071mm) on Top Layer And Track (51.562mm,60.706mm)(52.07mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(52.032mm,60.071mm) on Top Layer And Track (52.07mm,60.706mm)(54.356mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R21-2(52.032mm,60.071mm) on Top Layer And Track (52.578mm,59.563mm)(52.578mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R21-2(52.032mm,60.071mm) on Top Layer And Track (52.578mm,59.563mm)(53.34mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R21-2(52.032mm,60.071mm) on Top Layer And Track (52.578mm,60.579mm)(53.34mm,60.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R2-2(14.135mm,40.767mm) on Top Layer And Track (11.811mm,40.132mm)(14.097mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R2-2(14.135mm,40.767mm) on Top Layer And Track (11.811mm,41.402mm)(14.605mm,41.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R2-2(14.135mm,40.767mm) on Top Layer And Track (12.827mm,40.259mm)(13.589mm,40.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R2-2(14.135mm,40.767mm) on Top Layer And Track (12.827mm,41.275mm)(13.589mm,41.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R2-2(14.135mm,40.767mm) on Top Layer And Track (13.589mm,40.259mm)(13.589mm,41.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R2-2(14.135mm,40.767mm) on Top Layer And Track (14.097mm,40.132mm)(14.605mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R2-2(14.135mm,40.767mm) on Top Layer And Track (14.605mm,40.132mm)(14.605mm,41.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R23-1(44.704mm,27.051mm) on Top Layer And Track (44.069mm,25.273mm)(44.069mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R23-1(44.704mm,27.051mm) on Top Layer And Track (44.069mm,27.559mm)(45.339mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R23-1(44.704mm,27.051mm) on Top Layer And Track (44.196mm,25.781mm)(44.196mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R23-1(44.704mm,27.051mm) on Top Layer And Track (44.196mm,26.543mm)(45.212mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R23-1(44.704mm,27.051mm) on Top Layer And Track (45.212mm,25.781mm)(45.212mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R23-1(44.704mm,27.051mm) on Top Layer And Track (45.339mm,24.765mm)(45.339mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R23-2(44.704mm,25.235mm) on Top Layer And Track (44.069mm,24.765mm)(44.069mm,25.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R23-2(44.704mm,25.235mm) on Top Layer And Track (44.069mm,24.765mm)(45.339mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R23-2(44.704mm,25.235mm) on Top Layer And Track (44.069mm,25.273mm)(44.069mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R23-2(44.704mm,25.235mm) on Top Layer And Track (44.196mm,25.781mm)(44.196mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R23-2(44.704mm,25.235mm) on Top Layer And Track (44.196mm,25.781mm)(45.212mm,25.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R23-2(44.704mm,25.235mm) on Top Layer And Track (45.212mm,25.781mm)(45.212mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R23-2(44.704mm,25.235mm) on Top Layer And Track (45.339mm,24.765mm)(45.339mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R24-1(44.704mm,47.371mm) on Top Layer And Track (44.069mm,45.593mm)(44.069mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R24-1(44.704mm,47.371mm) on Top Layer And Track (44.069mm,47.879mm)(45.339mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R24-1(44.704mm,47.371mm) on Top Layer And Track (44.196mm,46.101mm)(44.196mm,46.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R24-1(44.704mm,47.371mm) on Top Layer And Track (44.196mm,46.863mm)(45.212mm,46.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R24-1(44.704mm,47.371mm) on Top Layer And Track (45.212mm,46.101mm)(45.212mm,46.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R24-1(44.704mm,47.371mm) on Top Layer And Track (45.339mm,45.085mm)(45.339mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R24-2(44.704mm,45.555mm) on Top Layer And Track (44.069mm,45.085mm)(44.069mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R24-2(44.704mm,45.555mm) on Top Layer And Track (44.069mm,45.085mm)(45.339mm,45.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R24-2(44.704mm,45.555mm) on Top Layer And Track (44.069mm,45.593mm)(44.069mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R24-2(44.704mm,45.555mm) on Top Layer And Track (44.196mm,46.101mm)(44.196mm,46.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R24-2(44.704mm,45.555mm) on Top Layer And Track (44.196mm,46.101mm)(45.212mm,46.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R24-2(44.704mm,45.555mm) on Top Layer And Track (45.212mm,46.101mm)(45.212mm,46.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R24-2(44.704mm,45.555mm) on Top Layer And Track (45.339mm,45.085mm)(45.339mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-1(15.965mm,15.266mm) on Top Layer And Track (15.33mm,13.488mm)(15.33mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R28-1(15.965mm,15.266mm) on Top Layer And Track (15.33mm,15.774mm)(16.6mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R28-1(15.965mm,15.266mm) on Top Layer And Track (15.457mm,13.996mm)(15.457mm,14.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R28-1(15.965mm,15.266mm) on Top Layer And Track (15.457mm,14.758mm)(16.473mm,14.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R28-1(15.965mm,15.266mm) on Top Layer And Track (16.473mm,13.996mm)(16.473mm,14.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-1(15.965mm,15.266mm) on Top Layer And Track (16.6mm,12.98mm)(16.6mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-2(15.965mm,13.45mm) on Top Layer And Track (15.33mm,12.98mm)(15.33mm,13.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R28-2(15.965mm,13.45mm) on Top Layer And Track (15.33mm,12.98mm)(16.6mm,12.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-2(15.965mm,13.45mm) on Top Layer And Track (15.33mm,13.488mm)(15.33mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R28-2(15.965mm,13.45mm) on Top Layer And Track (15.457mm,13.996mm)(15.457mm,14.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R28-2(15.965mm,13.45mm) on Top Layer And Track (15.457mm,13.996mm)(16.473mm,13.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R28-2(15.965mm,13.45mm) on Top Layer And Track (16.473mm,13.996mm)(16.473mm,14.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-2(15.965mm,13.45mm) on Top Layer And Track (16.6mm,12.98mm)(16.6mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R3-1(18.759mm,41.682mm) on Top Layer And Track (18.124mm,41.174mm)(18.124mm,43.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R3-1(18.759mm,41.682mm) on Top Layer And Track (18.124mm,41.174mm)(19.394mm,41.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R3-1(18.759mm,41.682mm) on Top Layer And Track (18.251mm,42.19mm)(18.251mm,42.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R3-1(18.759mm,41.682mm) on Top Layer And Track (18.251mm,42.19mm)(19.267mm,42.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R3-1(18.759mm,41.682mm) on Top Layer And Track (19.267mm,42.19mm)(19.267mm,42.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R3-1(18.759mm,41.682mm) on Top Layer And Track (19.394mm,41.174mm)(19.394mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R3-2(18.759mm,43.498mm) on Top Layer And Track (18.124mm,41.174mm)(18.124mm,43.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R3-2(18.759mm,43.498mm) on Top Layer And Track (18.124mm,43.968mm)(19.394mm,43.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R3-2(18.759mm,43.498mm) on Top Layer And Track (18.251mm,42.19mm)(18.251mm,42.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R3-2(18.759mm,43.498mm) on Top Layer And Track (18.251mm,42.952mm)(19.267mm,42.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R3-2(18.759mm,43.498mm) on Top Layer And Track (19.267mm,42.19mm)(19.267mm,42.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R3-2(18.759mm,43.498mm) on Top Layer And Track (19.394mm,41.174mm)(19.394mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R3-2(18.759mm,43.498mm) on Top Layer And Track (19.394mm,43.46mm)(19.394mm,43.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-1(23.839mm,29.401mm) on Top Layer And Track (23.204mm,27.623mm)(23.204mm,29.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R32-1(23.839mm,29.401mm) on Top Layer And Track (23.204mm,29.909mm)(24.474mm,29.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R32-1(23.839mm,29.401mm) on Top Layer And Track (23.331mm,28.131mm)(23.331mm,28.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R32-1(23.839mm,29.401mm) on Top Layer And Track (23.331mm,28.893mm)(24.347mm,28.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R32-1(23.839mm,29.401mm) on Top Layer And Track (24.347mm,28.131mm)(24.347mm,28.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-1(23.839mm,29.401mm) on Top Layer And Track (24.474mm,27.115mm)(24.474mm,29.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-2(23.839mm,27.585mm) on Top Layer And Track (23.204mm,27.115mm)(23.204mm,27.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R32-2(23.839mm,27.585mm) on Top Layer And Track (23.204mm,27.115mm)(24.474mm,27.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-2(23.839mm,27.585mm) on Top Layer And Track (23.204mm,27.623mm)(23.204mm,29.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R32-2(23.839mm,27.585mm) on Top Layer And Track (23.331mm,28.131mm)(23.331mm,28.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R32-2(23.839mm,27.585mm) on Top Layer And Track (23.331mm,28.131mm)(24.347mm,28.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R32-2(23.839mm,27.585mm) on Top Layer And Track (24.347mm,28.131mm)(24.347mm,28.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-2(23.839mm,27.585mm) on Top Layer And Track (24.474mm,27.115mm)(24.474mm,29.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-1(30.316mm,29.401mm) on Top Layer And Track (29.681mm,27.623mm)(29.681mm,29.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R33-1(30.316mm,29.401mm) on Top Layer And Track (29.681mm,29.909mm)(30.951mm,29.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R33-1(30.316mm,29.401mm) on Top Layer And Track (29.808mm,28.131mm)(29.808mm,28.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R33-1(30.316mm,29.401mm) on Top Layer And Track (29.808mm,28.893mm)(30.824mm,28.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R33-1(30.316mm,29.401mm) on Top Layer And Track (30.824mm,28.131mm)(30.824mm,28.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-1(30.316mm,29.401mm) on Top Layer And Track (30.951mm,27.115mm)(30.951mm,29.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-2(30.316mm,27.585mm) on Top Layer And Track (29.681mm,27.115mm)(29.681mm,27.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R33-2(30.316mm,27.585mm) on Top Layer And Track (29.681mm,27.115mm)(30.951mm,27.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-2(30.316mm,27.585mm) on Top Layer And Track (29.681mm,27.623mm)(29.681mm,29.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R33-2(30.316mm,27.585mm) on Top Layer And Track (29.808mm,28.131mm)(29.808mm,28.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R33-2(30.316mm,27.585mm) on Top Layer And Track (29.808mm,28.131mm)(30.824mm,28.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R33-2(30.316mm,27.585mm) on Top Layer And Track (30.824mm,28.131mm)(30.824mm,28.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-2(30.316mm,27.585mm) on Top Layer And Track (30.951mm,27.115mm)(30.951mm,29.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R36-1(41.656mm,52.07mm) on Top Layer And Track (41.021mm,51.562mm)(41.021mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R36-1(41.656mm,52.07mm) on Top Layer And Track (41.021mm,51.562mm)(42.291mm,51.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R36-1(41.656mm,52.07mm) on Top Layer And Track (41.148mm,52.578mm)(41.148mm,53.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R36-1(41.656mm,52.07mm) on Top Layer And Track (41.148mm,52.578mm)(42.164mm,52.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R36-1(41.656mm,52.07mm) on Top Layer And Track (42.164mm,52.578mm)(42.164mm,53.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R36-1(41.656mm,52.07mm) on Top Layer And Track (42.291mm,51.562mm)(42.291mm,53.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R36-2(41.656mm,53.886mm) on Top Layer And Track (41.021mm,51.562mm)(41.021mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R36-2(41.656mm,53.886mm) on Top Layer And Track (41.021mm,54.356mm)(42.291mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R36-2(41.656mm,53.886mm) on Top Layer And Track (41.148mm,52.578mm)(41.148mm,53.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R36-2(41.656mm,53.886mm) on Top Layer And Track (41.148mm,53.34mm)(42.164mm,53.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R36-2(41.656mm,53.886mm) on Top Layer And Track (42.164mm,52.578mm)(42.164mm,53.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R36-2(41.656mm,53.886mm) on Top Layer And Track (42.291mm,51.562mm)(42.291mm,53.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R36-2(41.656mm,53.886mm) on Top Layer And Track (42.291mm,53.848mm)(42.291mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R4-1(20.918mm,44.857mm) on Top Layer And Track (20.41mm,44.222mm)(20.41mm,45.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R4-1(20.918mm,44.857mm) on Top Layer And Track (20.41mm,44.222mm)(22.696mm,44.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R4-1(20.918mm,44.857mm) on Top Layer And Track (20.41mm,45.492mm)(23.204mm,45.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R4-1(20.918mm,44.857mm) on Top Layer And Track (21.426mm,44.349mm)(21.426mm,45.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R4-1(20.918mm,44.857mm) on Top Layer And Track (21.426mm,44.349mm)(22.188mm,44.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R4-1(20.918mm,44.857mm) on Top Layer And Track (21.426mm,45.365mm)(22.188mm,45.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R4-2(22.734mm,44.857mm) on Top Layer And Track (20.41mm,44.222mm)(22.696mm,44.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R4-2(22.734mm,44.857mm) on Top Layer And Track (20.41mm,45.492mm)(23.204mm,45.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R4-2(22.734mm,44.857mm) on Top Layer And Track (21.426mm,44.349mm)(22.188mm,44.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R4-2(22.734mm,44.857mm) on Top Layer And Track (21.426mm,45.365mm)(22.188mm,45.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R4-2(22.734mm,44.857mm) on Top Layer And Track (22.188mm,44.349mm)(22.188mm,45.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R4-2(22.734mm,44.857mm) on Top Layer And Track (22.696mm,44.222mm)(23.204mm,44.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R4-2(22.734mm,44.857mm) on Top Layer And Track (23.204mm,44.222mm)(23.204mm,45.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-1(32.004mm,41.148mm) on Top Layer And Track (29.718mm,40.513mm)(32.512mm,40.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-1(32.004mm,41.148mm) on Top Layer And Track (30.226mm,41.783mm)(32.512mm,41.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R6-1(32.004mm,41.148mm) on Top Layer And Track (30.734mm,40.64mm)(31.496mm,40.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R6-1(32.004mm,41.148mm) on Top Layer And Track (30.734mm,41.656mm)(31.496mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R6-1(32.004mm,41.148mm) on Top Layer And Track (31.496mm,40.64mm)(31.496mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R6-1(32.004mm,41.148mm) on Top Layer And Track (32.512mm,40.513mm)(32.512mm,41.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R6-2(30.188mm,41.148mm) on Top Layer And Track (29.718mm,40.513mm)(29.718mm,41.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-2(30.188mm,41.148mm) on Top Layer And Track (29.718mm,40.513mm)(32.512mm,40.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-2(30.188mm,41.148mm) on Top Layer And Track (29.718mm,41.783mm)(30.226mm,41.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R6-2(30.188mm,41.148mm) on Top Layer And Track (30.226mm,41.783mm)(32.512mm,41.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R6-2(30.188mm,41.148mm) on Top Layer And Track (30.734mm,40.64mm)(30.734mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R6-2(30.188mm,41.148mm) on Top Layer And Track (30.734mm,40.64mm)(31.496mm,40.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R6-2(30.188mm,41.148mm) on Top Layer And Track (30.734mm,41.656mm)(31.496mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R8-1(24.347mm,53.747mm) on Top Layer And Track (23.839mm,53.112mm)(23.839mm,54.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-1(24.347mm,53.747mm) on Top Layer And Track (23.839mm,53.112mm)(26.125mm,53.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-1(24.347mm,53.747mm) on Top Layer And Track (23.839mm,54.382mm)(26.633mm,54.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R8-1(24.347mm,53.747mm) on Top Layer And Track (24.855mm,53.239mm)(24.855mm,54.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R8-1(24.347mm,53.747mm) on Top Layer And Track (24.855mm,53.239mm)(25.617mm,53.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R8-1(24.347mm,53.747mm) on Top Layer And Track (24.855mm,54.255mm)(25.617mm,54.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-1(26.125mm,55.353mm) on Top Layer And Track (23.839mm,54.718mm)(26.633mm,54.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-1(26.125mm,55.353mm) on Top Layer And Track (24.347mm,55.988mm)(26.633mm,55.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R9-1(26.125mm,55.353mm) on Top Layer And Track (24.855mm,54.845mm)(25.617mm,54.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R9-1(26.125mm,55.353mm) on Top Layer And Track (24.855mm,55.861mm)(25.617mm,55.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R9-1(26.125mm,55.353mm) on Top Layer And Track (25.617mm,54.845mm)(25.617mm,55.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R9-1(26.125mm,55.353mm) on Top Layer And Track (26.633mm,54.718mm)(26.633mm,55.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R9-2(24.309mm,55.353mm) on Top Layer And Track (23.839mm,54.718mm)(23.839mm,55.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-2(24.309mm,55.353mm) on Top Layer And Track (23.839mm,54.718mm)(26.633mm,54.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-2(24.309mm,55.353mm) on Top Layer And Track (23.839mm,55.988mm)(24.347mm,55.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-2(24.309mm,55.353mm) on Top Layer And Track (24.347mm,55.988mm)(26.633mm,55.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R9-2(24.309mm,55.353mm) on Top Layer And Track (24.855mm,54.845mm)(24.855mm,55.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R9-2(24.309mm,55.353mm) on Top Layer And Track (24.855mm,54.845mm)(25.617mm,54.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R9-2(24.309mm,55.353mm) on Top Layer And Track (24.855mm,55.861mm)(25.617mm,55.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-3(3.265mm,43.841mm) on Multi-Layer And Track (2.376mm,42.317mm)(2.376mm,50.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW3-1(42.202mm,24.42mm) on Top Layer And Track (35.191mm,23.634mm)(41.263mm,23.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW3-1(42.202mm,24.42mm) on Top Layer And Track (41.263mm,23.634mm)(41.263mm,29.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW3-2(42.202mm,28.92mm) on Top Layer And Track (35.191mm,29.706mm)(41.263mm,29.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW3-2(42.202mm,28.92mm) on Top Layer And Track (41.263mm,23.634mm)(41.263mm,29.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad SW3-3(34.252mm,28.92mm) on Top Layer And Text "Cx7" (34.263mm,26.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW3-3(34.252mm,28.92mm) on Top Layer And Track (35.191mm,23.634mm)(35.191mm,29.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW3-3(34.252mm,28.92mm) on Top Layer And Track (35.191mm,29.706mm)(41.263mm,29.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW3-4(34.252mm,24.42mm) on Top Layer And Text "C14" (33.882mm,22.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW3-4(34.252mm,24.42mm) on Top Layer And Track (35.191mm,23.634mm)(35.191mm,29.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW3-4(34.252mm,24.42mm) on Top Layer And Track (35.191mm,23.634mm)(41.263mm,23.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW4-2(42.202mm,48.442mm) on Top Layer And Track (35.191mm,49.228mm)(41.263mm,49.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW4-2(42.202mm,48.442mm) on Top Layer And Track (41.263mm,43.156mm)(41.263mm,49.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad SW4-3(34.252mm,48.442mm) on Top Layer And Text "Cx8" (33.755mm,45.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad SW4-3(34.252mm,48.442mm) on Top Layer And Track (35.191mm,43.156mm)(35.191mm,49.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad SW4-3(34.252mm,48.442mm) on Top Layer And Track (35.191mm,49.228mm)(41.263mm,49.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW5-1(9.723mm,13.589mm) on Top Layer And Track (9.042mm,11.735mm)(9.042mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW5-1(9.723mm,13.589mm) on Top Layer And Track (9.042mm,14.3mm)(9.042mm,15.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW5-2(2.723mm,13.589mm) on Top Layer And Track (3.404mm,11.735mm)(3.404mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW5-2(2.723mm,13.589mm) on Top Layer And Track (3.404mm,14.3mm)(3.404mm,15.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad U10-26(87.72mm,27.585mm) on Top Layer And Text "J2" (88.228mm,28.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-27(88.38mm,27.585mm) on Top Layer And Text "J2" (88.228mm,28.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-28(89.015mm,27.585mm) on Top Layer And Text "J2" (88.228mm,28.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U1-2(22.188mm,38.867mm) on Top Layer And Text "Cx1" (21.436mm,38.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-2(22.188mm,38.867mm) on Top Layer And Text "Cx2" (23.214mm,38.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-2(22.188mm,38.867mm) on Top Layer And Track (18.838mm,37.367mm)(25.538mm,37.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad U1-3(19.888mm,38.867mm) on Top Layer And Text "Cx1" (21.436mm,38.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-3(19.888mm,38.867mm) on Top Layer And Track (18.838mm,37.367mm)(25.538mm,37.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(27.625mm,55.515mm) on Top Layer And Text "R7" (27.928mm,54.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-4(36.047mm,36.322mm) on Top Layer And Track (34.547mm,32.972mm)(34.547mm,39.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad U8-1(24.22mm,24.443mm) on Top Layer And Track (14.825mm,23.293mm)(24.725mm,23.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U8-10(16.6mm,19.043mm) on Top Layer And Text "R28" (16.223mm,16.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad U8-10(16.6mm,19.043mm) on Top Layer And Track (14.825mm,20.193mm)(24.725mm,20.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad U8-15(22.95mm,19.043mm) on Top Layer And Text "R31" (22.7mm,16.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad U8-15(22.95mm,19.043mm) on Top Layer And Track (14.825mm,20.193mm)(24.725mm,20.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad U8-16(24.22mm,19.043mm) on Top Layer And Track (14.825mm,20.193mm)(24.725mm,20.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad U8-2(22.95mm,24.443mm) on Top Layer And Track (14.825mm,23.293mm)(24.725mm,23.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB1-7(3.35mm,16.927mm) on Top Layer And Text "SW5" (2.02mm,16.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :434

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02