// Seed: 3465228232
module module_0 #(
    parameter id_0 = 32'd34,
    parameter id_1 = 32'd64
) (
    input wor _id_0,
    output supply1 _id_1,
    input uwire id_2,
    input wor id_3
    , id_6,
    input wand id_4
);
  integer [id_1 : id_0] id_7 = id_0, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_11 = id_11;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd39,
    parameter id_6 = 32'd18
) (
    input supply1 _id_0,
    output tri0 id_1
    , _id_6,
    input wire id_2,
    input wor id_3,
    output tri1 id_4
);
  assign id_6 = id_3;
  wire id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_3,
      id_2,
      id_3
  );
  logic [id_0 : 1  -  id_6] id_8, id_9;
  logic id_10 = id_9;
  assign id_1 = id_10;
  wire id_11;
  ;
  wire id_12;
  ;
  wire id_13;
  ;
endmodule
