// Seed: 277652781
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3
);
  assign id_5 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    output tri1 id_6,
    output uwire id_7,
    output wand id_8,
    output wand id_9,
    input tri id_10,
    input tri1 id_11,
    input supply0 id_12,
    input tri1 id_13
);
  wire id_15;
  integer id_16 = 1;
  wire id_17;
  assign id_6 = id_10;
  assign id_7 = 1'b0;
  module_0(
      id_0, id_11, id_3, id_5
  );
  wire id_18;
endmodule
