  #Give project path here
set PROJECT_PATH	"/home/vhdlp19/ASHAN/hdl_repo"                   
set REP_PATH		"/home/vhdlp19/ASHAN/hdl_repo/reports/"
set TOP_LEVEL_MODULE	"cpu"


 # Include all RTL files here needed for synthesis. Dont include testbenches
#set FILE_LIST	{}
set FILE_LIST	{alu.v control.v  cpu.v  decode.v  decode_control.v  execute.v  fetch_mem_wr.v  reg_rd_wr.v  registers.v  }
