#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 26 14:53:58 2025
# Process ID: 24706
# Current directory: /home/user/vlsi/zybodemo/zybodemo.runs/impl_1
# Command line: vivado -log demo2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source demo2_wrapper.tcl -notrace
# Log file: /home/user/vlsi/zybodemo/zybodemo.runs/impl_1/demo2_wrapper.vdi
# Journal file: /home/user/vlsi/zybodemo/zybodemo.runs/impl_1/vivado.jou
# Running On: 4280b05aad46, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 8217 MB
#-----------------------------------------------------------
source demo2_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1760.848 ; gain = 55.160 ; free physical = 2757 ; free virtual = 5968
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top demo2_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_axi_gpio_0_1/demo2_axi_gpio_0_1.dcp' for cell 'demo2_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_axi_gpio_1_0/demo2_axi_gpio_1_0.dcp' for cell 'demo2_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_processing_system7_0_0/demo2_processing_system7_0_0.dcp' for cell 'demo2_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_rst_ps7_0_100M_0/demo2_rst_ps7_0_100M_0.dcp' for cell 'demo2_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_xbar_0/demo2_xbar_0.dcp' for cell 'demo2_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_auto_pc_0/demo2_auto_pc_0.dcp' for cell 'demo2_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2193.836 ; gain = 0.047 ; free physical = 2303 ; free virtual = 5516
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_processing_system7_0_0/demo2_processing_system7_0_0.xdc] for cell 'demo2_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_processing_system7_0_0/demo2_processing_system7_0_0.xdc] for cell 'demo2_i/processing_system7_0/inst'
Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_axi_gpio_0_1/demo2_axi_gpio_0_1_board.xdc] for cell 'demo2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_axi_gpio_0_1/demo2_axi_gpio_0_1_board.xdc] for cell 'demo2_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_axi_gpio_0_1/demo2_axi_gpio_0_1.xdc] for cell 'demo2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_axi_gpio_0_1/demo2_axi_gpio_0_1.xdc] for cell 'demo2_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_axi_gpio_1_0/demo2_axi_gpio_1_0_board.xdc] for cell 'demo2_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_axi_gpio_1_0/demo2_axi_gpio_1_0_board.xdc] for cell 'demo2_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_axi_gpio_1_0/demo2_axi_gpio_1_0.xdc] for cell 'demo2_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_axi_gpio_1_0/demo2_axi_gpio_1_0.xdc] for cell 'demo2_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_rst_ps7_0_100M_0/demo2_rst_ps7_0_100M_0_board.xdc] for cell 'demo2_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_rst_ps7_0_100M_0/demo2_rst_ps7_0_100M_0_board.xdc] for cell 'demo2_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_rst_ps7_0_100M_0/demo2_rst_ps7_0_100M_0.xdc] for cell 'demo2_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/vlsi/zybodemo/zybodemo.gen/sources_1/bd/demo2/ip/demo2_rst_ps7_0_100M_0/demo2_rst_ps7_0_100M_0.xdc] for cell 'demo2_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.246 ; gain = 0.000 ; free physical = 2134 ; free virtual = 5345
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2493.246 ; gain = 678.152 ; free physical = 2134 ; free virtual = 5344
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2493.246 ; gain = 0.000 ; free physical = 2122 ; free virtual = 5333

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 87e5be7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2847.414 ; gain = 354.168 ; free physical = 1748 ; free virtual = 4959

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter demo2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance demo2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14d699edb

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3136.684 ; gain = 1.180 ; free physical = 1471 ; free virtual = 4684
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14d699edb

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3136.719 ; gain = 1.215 ; free physical = 1471 ; free virtual = 4684
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17e079057

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3136.918 ; gain = 1.414 ; free physical = 1471 ; free virtual = 4683
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 103 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17e079057

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3169.293 ; gain = 33.789 ; free physical = 1470 ; free virtual = 4683
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17e079057

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3169.332 ; gain = 33.828 ; free physical = 1470 ; free virtual = 4683
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1840937b8

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3169.355 ; gain = 33.852 ; free physical = 1470 ; free virtual = 4683
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              38  |                                              8  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               4  |             103  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.410 ; gain = 0.027 ; free physical = 1470 ; free virtual = 4683
Ending Logic Optimization Task | Checksum: 15ba383d5

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3169.414 ; gain = 33.910 ; free physical = 1470 ; free virtual = 4683

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15ba383d5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3169.523 ; gain = 0.078 ; free physical = 1470 ; free virtual = 4683

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15ba383d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.523 ; gain = 0.000 ; free physical = 1470 ; free virtual = 4683

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.531 ; gain = 0.000 ; free physical = 1470 ; free virtual = 4683
Ending Netlist Obfuscation Task | Checksum: 15ba383d5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3169.531 ; gain = 0.000 ; free physical = 1470 ; free virtual = 4683
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3169.547 ; gain = 676.301 ; free physical = 1470 ; free virtual = 4683
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3219.785 ; gain = 41.531 ; free physical = 1466 ; free virtual = 4680
INFO: [Common 17-1381] The checkpoint '/home/user/vlsi/zybodemo/zybodemo.runs/impl_1/demo2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file demo2_wrapper_drc_opted.rpt -pb demo2_wrapper_drc_opted.pb -rpx demo2_wrapper_drc_opted.rpx
Command: report_drc -file demo2_wrapper_drc_opted.rpt -pb demo2_wrapper_drc_opted.pb -rpx demo2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/vlsi/zybodemo/zybodemo.runs/impl_1/demo2_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1429 ; free virtual = 4643
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f8c67163

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1429 ; free virtual = 4643
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1429 ; free virtual = 4643

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16027c846

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1415 ; free virtual = 4632

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17a8bbe9c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1421 ; free virtual = 4640

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17a8bbe9c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1421 ; free virtual = 4640
Phase 1 Placer Initialization | Checksum: 17a8bbe9c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1421 ; free virtual = 4640

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 200e181d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1446 ; free virtual = 4665

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21e0ad2d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1446 ; free virtual = 4665

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21e0ad2d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1446 ; free virtual = 4665

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 14ced729f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1517 ; free virtual = 4737

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 30 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 0 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1511 ; free virtual = 4734

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: f05b5eeb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1512 ; free virtual = 4735
Phase 2.4 Global Placement Core | Checksum: e7188c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1511 ; free virtual = 4734
Phase 2 Global Placement | Checksum: e7188c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1512 ; free virtual = 4735

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12e2c64c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1512 ; free virtual = 4735

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 114a87fad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1511 ; free virtual = 4734

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13bc3db59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1511 ; free virtual = 4734

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11628c5d1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1511 ; free virtual = 4734

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12b317697

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10eb03097

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1511 ; free virtual = 4734

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f455241f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1511 ; free virtual = 4734
Phase 3 Detail Placement | Checksum: f455241f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1511 ; free virtual = 4734

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19fcc58d2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.112 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fe23c10e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1400ec220

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734
Phase 4.1.1.1 BUFG Insertion | Checksum: 19fcc58d2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.112. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e2584083

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734
Phase 4.1 Post Commit Optimization | Checksum: e2584083

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e2584083

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e2584083

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734
Phase 4.3 Placer Reporting | Checksum: e2584083

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 737d74e0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734
Ending Placer Task | Checksum: 6e56e40b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1510 ; free virtual = 4734
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1489 ; free virtual = 4713
INFO: [Common 17-1381] The checkpoint '/home/user/vlsi/zybodemo/zybodemo.runs/impl_1/demo2_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file demo2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1450 ; free virtual = 4674
INFO: [runtcl-4] Executing : report_utilization -file demo2_wrapper_utilization_placed.rpt -pb demo2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file demo2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1438 ; free virtual = 4662
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1427 ; free virtual = 4651
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3295.145 ; gain = 0.000 ; free physical = 1427 ; free virtual = 4651
INFO: [Common 17-1381] The checkpoint '/home/user/vlsi/zybodemo/zybodemo.runs/impl_1/demo2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 485aa36 ConstDB: 0 ShapeSum: 69d139d5 RouteDB: 0
Post Restoration Checksum: NetGraph: c85a946e NumContArr: a1652ae5 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 169bfbf53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3315.402 ; gain = 0.000 ; free physical = 1347 ; free virtual = 4572

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 169bfbf53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3328.613 ; gain = 13.211 ; free physical = 1312 ; free virtual = 4538

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 169bfbf53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3328.633 ; gain = 13.230 ; free physical = 1312 ; free virtual = 4538
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 196b22be2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3340.305 ; gain = 24.902 ; free physical = 1301 ; free virtual = 4527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.172  | TNS=0.000  | WHS=-0.182 | THS=-20.644|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1470
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1470
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1af6527a6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3343.555 ; gain = 28.152 ; free physical = 1297 ; free virtual = 4523

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1af6527a6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3343.590 ; gain = 28.188 ; free physical = 1297 ; free virtual = 4523
Phase 3 Initial Routing | Checksum: 26863fce7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3344.168 ; gain = 28.766 ; free physical = 1296 ; free virtual = 4522

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.845  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 196c9681a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3344.699 ; gain = 29.297 ; free physical = 1296 ; free virtual = 4522

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.845  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c6847631

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3344.707 ; gain = 29.305 ; free physical = 1295 ; free virtual = 4521
Phase 4 Rip-up And Reroute | Checksum: c6847631

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3344.711 ; gain = 29.309 ; free physical = 1295 ; free virtual = 4521

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: c6847631

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3344.723 ; gain = 29.320 ; free physical = 1295 ; free virtual = 4521

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c6847631

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3344.730 ; gain = 29.328 ; free physical = 1295 ; free virtual = 4521
Phase 5 Delay and Skew Optimization | Checksum: c6847631

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3344.734 ; gain = 29.332 ; free physical = 1295 ; free virtual = 4521

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17f98c4fe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3344.750 ; gain = 29.348 ; free physical = 1295 ; free virtual = 4521
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.960  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11bc4f14f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3344.754 ; gain = 29.352 ; free physical = 1295 ; free virtual = 4521
Phase 6 Post Hold Fix | Checksum: 11bc4f14f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3344.754 ; gain = 29.352 ; free physical = 1295 ; free virtual = 4521

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.438204 %
  Global Horizontal Routing Utilization  = 0.716222 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c70ce773

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3344.805 ; gain = 29.402 ; free physical = 1295 ; free virtual = 4521

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c70ce773

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3346.820 ; gain = 31.418 ; free physical = 1295 ; free virtual = 4521

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 132bbe4bf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3363.324 ; gain = 47.922 ; free physical = 1295 ; free virtual = 4521

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.960  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 132bbe4bf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3363.324 ; gain = 47.922 ; free physical = 1295 ; free virtual = 4521
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3363.324 ; gain = 47.922 ; free physical = 1317 ; free virtual = 4543

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3363.324 ; gain = 68.180 ; free physical = 1317 ; free virtual = 4544
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3367.676 ; gain = 4.352 ; free physical = 1308 ; free virtual = 4535
INFO: [Common 17-1381] The checkpoint '/home/user/vlsi/zybodemo/zybodemo.runs/impl_1/demo2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file demo2_wrapper_drc_routed.rpt -pb demo2_wrapper_drc_routed.pb -rpx demo2_wrapper_drc_routed.rpx
Command: report_drc -file demo2_wrapper_drc_routed.rpt -pb demo2_wrapper_drc_routed.pb -rpx demo2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/vlsi/zybodemo/zybodemo.runs/impl_1/demo2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file demo2_wrapper_methodology_drc_routed.rpt -pb demo2_wrapper_methodology_drc_routed.pb -rpx demo2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file demo2_wrapper_methodology_drc_routed.rpt -pb demo2_wrapper_methodology_drc_routed.pb -rpx demo2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/vlsi/zybodemo/zybodemo.runs/impl_1/demo2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file demo2_wrapper_power_routed.rpt -pb demo2_wrapper_power_summary_routed.pb -rpx demo2_wrapper_power_routed.rpx
Command: report_power -file demo2_wrapper_power_routed.rpt -pb demo2_wrapper_power_summary_routed.pb -rpx demo2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file demo2_wrapper_route_status.rpt -pb demo2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file demo2_wrapper_timing_summary_routed.rpt -pb demo2_wrapper_timing_summary_routed.pb -rpx demo2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file demo2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file demo2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file demo2_wrapper_bus_skew_routed.rpt -pb demo2_wrapper_bus_skew_routed.pb -rpx demo2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force demo2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./demo2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 3807.770 ; gain = 348.527 ; free physical = 1157 ; free virtual = 4391
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 14:55:23 2025...
