// Seed: 2896405704
module module_0 (
    output id_0,
    input  id_1
);
  wire id_2 = id_1, id_3;
  assign id_2[1] = id_1;
  logic id_4;
endmodule
