// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/20/2025 21:53:09"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module prga (
	clk,
	rst_n,
	en,
	rdy,
	key,
	s_addr,
	s_rddata,
	s_wrdata,
	s_wren,
	ct_addr,
	ct_rddata,
	pt_addr,
	pt_rddata,
	pt_wrdata,
	pt_wren);
input 	clk;
input 	rst_n;
input 	en;
output 	rdy;
input 	[23:0] key;
output 	[7:0] s_addr;
input 	[7:0] s_rddata;
output 	[7:0] s_wrdata;
output 	s_wren;
output 	[7:0] ct_addr;
input 	[7:0] ct_rddata;
output 	[7:0] pt_addr;
input 	[7:0] pt_rddata;
output 	[7:0] pt_wrdata;
output 	pt_wren;

// Design Ports Information
// rdy	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[0]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[2]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[3]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[4]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[5]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[6]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[7]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[8]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[11]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[12]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[13]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[14]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[15]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[16]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[17]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[18]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[19]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[20]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[21]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[22]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[23]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[0]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[1]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[2]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[4]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_addr[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wrdata[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wrdata[1]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wrdata[2]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wrdata[3]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wrdata[4]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wrdata[5]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wrdata[6]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wrdata[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_wren	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_addr[0]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_addr[1]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_addr[2]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_addr[3]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_addr[4]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_addr[5]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_addr[6]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_addr[7]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_addr[0]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_addr[1]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_addr[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_addr[3]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_addr[4]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_addr[5]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_addr[6]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_addr[7]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_rddata[0]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_rddata[1]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_rddata[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_rddata[3]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_rddata[4]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_rddata[5]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_rddata[6]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_rddata[7]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_wrdata[0]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_wrdata[1]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_wrdata[2]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_wrdata[3]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_wrdata[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_wrdata[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_wrdata[6]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_wrdata[7]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pt_wren	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_rddata[4]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_rddata[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_rddata[6]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_rddata[5]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_rddata[1]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_rddata[0]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_rddata[3]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ct_rddata[2]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rddata[0]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rddata[1]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rddata[2]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rddata[3]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rddata[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rddata[5]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rddata[6]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_rddata[7]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \key[0]~input_o ;
wire \key[1]~input_o ;
wire \key[2]~input_o ;
wire \key[3]~input_o ;
wire \key[4]~input_o ;
wire \key[5]~input_o ;
wire \key[6]~input_o ;
wire \key[7]~input_o ;
wire \key[8]~input_o ;
wire \key[9]~input_o ;
wire \key[10]~input_o ;
wire \key[11]~input_o ;
wire \key[12]~input_o ;
wire \key[13]~input_o ;
wire \key[14]~input_o ;
wire \key[15]~input_o ;
wire \key[16]~input_o ;
wire \key[17]~input_o ;
wire \key[18]~input_o ;
wire \key[19]~input_o ;
wire \key[20]~input_o ;
wire \key[21]~input_o ;
wire \key[22]~input_o ;
wire \key[23]~input_o ;
wire \pt_rddata[0]~input_o ;
wire \pt_rddata[1]~input_o ;
wire \pt_rddata[2]~input_o ;
wire \pt_rddata[3]~input_o ;
wire \pt_rddata[4]~input_o ;
wire \pt_rddata[5]~input_o ;
wire \pt_rddata[6]~input_o ;
wire \pt_rddata[7]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst_n~input_o ;
wire \en~input_o ;
wire \present_state~46_combout ;
wire \present_state.RDLEN1~q ;
wire \present_state~42_combout ;
wire \present_state.RDLEN2~q ;
wire \present_state~44_combout ;
wire \present_state.WRLEN1~q ;
wire \present_state~35_combout ;
wire \present_state.WRLEN2~q ;
wire \present_state~37_combout ;
wire \present_state.CALCI~q ;
wire \present_state~48_combout ;
wire \present_state.RDSI1~q ;
wire \temp_i[7]~0_combout ;
wire \present_state.RDSI2~q ;
wire \present_state~33_combout ;
wire \present_state.CALCJ~q ;
wire \present_state~47_combout ;
wire \present_state.RDSJ1~q ;
wire \present_state~34_combout ;
wire \present_state.RDSJ2~q ;
wire \present_state~38_combout ;
wire \present_state.WRSJ1~q ;
wire \present_state~36_combout ;
wire \present_state.WRSJ2~q ;
wire \present_state~39_combout ;
wire \present_state.WRSI1~q ;
wire \present_state~32_combout ;
wire \present_state.WRSI2~q ;
wire \present_state~49_combout ;
wire \present_state.RDSP1~q ;
wire \present_state~40_combout ;
wire \present_state.RDSP2~q ;
wire \present_state~51_combout ;
wire \present_state.RDC1~q ;
wire \present_state~50_combout ;
wire \present_state.RDC2~q ;
wire \present_state~41_combout ;
wire \present_state.XOR~q ;
wire \present_state~45_combout ;
wire \present_state.WRP1~q ;
wire \present_state~43_combout ;
wire \present_state.WRP2~q ;
wire \present_state~31_combout ;
wire \present_state.INCR~q ;
wire \WideNor0~0_combout ;
wire \ct_rddata[4]~input_o ;
wire \s_addr[5]~12_combout ;
wire \Selector13~0_combout ;
wire \ct_rddata[2]~input_o ;
wire \Selector15~0_combout ;
wire \ct_rddata[3]~input_o ;
wire \Selector14~0_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~2_combout ;
wire \ct_rddata[0]~input_o ;
wire \Selector17~0_combout ;
wire \ct_rddata[1]~input_o ;
wire \Selector16~0_combout ;
wire \Add3~21_sumout ;
wire \Selector75~0_combout ;
wire \LessThan0~1_combout ;
wire \ct_rddata[7]~input_o ;
wire \Selector10~0_combout ;
wire \s_addr[5]~13_combout ;
wire \WideOr13~0_combout ;
wire \Selector70~1_combout ;
wire \Add3~2 ;
wire \Add3~13_sumout ;
wire \Selector70~0_combout ;
wire \ct_rddata[6]~input_o ;
wire \Selector11~0_combout ;
wire \ct_rddata[5]~input_o ;
wire \Selector12~0_combout ;
wire \Add3~14 ;
wire \Add3~9_sumout ;
wire \Selector69~1_combout ;
wire \Selector69~0_combout ;
wire \Add3~10 ;
wire \Add3~5_sumout ;
wire \Selector68~1_combout ;
wire \Selector68~0_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~4_combout ;
wire \Selector1~0_combout ;
wire \Add3~22 ;
wire \Add3~17_sumout ;
wire \Selector74~0_combout ;
wire \Add3~18 ;
wire \Add3~29_sumout ;
wire \Selector73~0_combout ;
wire \Add3~30 ;
wire \Add3~25_sumout ;
wire \Selector72~0_combout ;
wire \Add3~26 ;
wire \Add3~1_sumout ;
wire \Selector71~0_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \present_state~30_combout ;
wire \present_state.IDLE~q ;
wire \rdy~0_combout ;
wire \s_addr~0_combout ;
wire \s_rddata[0]~input_o ;
wire \Add1~1_sumout ;
wire \Selector58~1_combout ;
wire \Selector58~2_combout ;
wire \Selector58~0_combout ;
wire \WideNor0~1_combout ;
wire \Add0~1_sumout ;
wire \Selector42~0_combout ;
wire \Add2~1_sumout ;
wire \s_addr~1_combout ;
wire \s_addr[5]~2_combout ;
wire \s_addr[5]~3_combout ;
wire \s_addr[5]~14_combout ;
wire \s_addr[5]~4_combout ;
wire \s_addr[0]~reg0_q ;
wire \s_rddata[1]~input_o ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Selector57~0_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Selector41~0_combout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \s_addr~5_combout ;
wire \s_addr[1]~reg0_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Selector40~0_combout ;
wire \s_rddata[2]~input_o ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Selector56~0_combout ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \s_addr~6_combout ;
wire \s_addr[2]~reg0_q ;
wire \s_rddata[3]~input_o ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Selector55~0_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Selector39~0_combout ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \s_addr~7_combout ;
wire \s_addr[3]~reg0_q ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Selector38~0_combout ;
wire \s_rddata[4]~input_o ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Selector54~0_combout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \s_addr~8_combout ;
wire \s_addr[4]~reg0_q ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Selector37~0_combout ;
wire \s_rddata[5]~input_o ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Selector53~0_combout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \s_addr~9_combout ;
wire \s_addr[5]~reg0_q ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Selector36~0_combout ;
wire \s_rddata[6]~input_o ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Selector52~0_combout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \s_addr~10_combout ;
wire \s_addr[6]~reg0_q ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Selector35~0_combout ;
wire \s_rddata[7]~input_o ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \Selector51~0_combout ;
wire \s_addr~11_combout ;
wire \s_addr[7]~reg0_q ;
wire \s_wrdata[0]~reg0feeder_combout ;
wire \s_wrdata[0]~0_combout ;
wire \s_wrdata[0]~reg0_q ;
wire \s_wrdata[1]~reg0feeder_combout ;
wire \s_wrdata[1]~reg0_q ;
wire \s_wrdata[2]~reg0feeder_combout ;
wire \s_wrdata[2]~reg0_q ;
wire \s_wrdata[3]~reg0feeder_combout ;
wire \s_wrdata[3]~reg0_q ;
wire \s_wrdata[4]~reg0feeder_combout ;
wire \s_wrdata[4]~reg0_q ;
wire \s_wrdata[5]~reg0feeder_combout ;
wire \s_wrdata[5]~reg0_q ;
wire \s_wrdata[6]~reg0feeder_combout ;
wire \s_wrdata[6]~reg0_q ;
wire \s_wrdata[7]~reg0feeder_combout ;
wire \s_wrdata[7]~reg0_q ;
wire \Selector67~0_combout ;
wire \Selector67~1_combout ;
wire \Selector67~2_combout ;
wire \s_wren~reg0_q ;
wire \Selector9~0_combout ;
wire \ct_addr[0]~reg0_q ;
wire \Selector8~0_combout ;
wire \ct_addr[1]~reg0_q ;
wire \Selector7~0_combout ;
wire \ct_addr[2]~reg0_q ;
wire \Selector6~0_combout ;
wire \ct_addr[3]~reg0_q ;
wire \Selector5~0_combout ;
wire \ct_addr[4]~reg0_q ;
wire \Selector4~0_combout ;
wire \ct_addr[5]~reg0_q ;
wire \Selector3~0_combout ;
wire \ct_addr[6]~reg0_q ;
wire \Selector2~0_combout ;
wire \ct_addr[7]~reg0_q ;
wire \WideOr4~0_combout ;
wire \Selector25~0_combout ;
wire \Selector25~1_combout ;
wire \pt_addr[0]~reg0_q ;
wire \Selector24~0_combout ;
wire \Selector24~1_combout ;
wire \pt_addr[1]~reg0_q ;
wire \Selector23~0_combout ;
wire \Selector23~1_combout ;
wire \pt_addr[2]~reg0_q ;
wire \Selector22~0_combout ;
wire \Selector22~1_combout ;
wire \pt_addr[3]~reg0_q ;
wire \Selector21~0_combout ;
wire \Selector21~1_combout ;
wire \pt_addr[4]~reg0_q ;
wire \Selector20~0_combout ;
wire \Selector20~1_combout ;
wire \pt_addr[5]~reg0_q ;
wire \Selector19~0_combout ;
wire \Selector19~1_combout ;
wire \pt_addr[6]~reg0_q ;
wire \Selector18~0_combout ;
wire \Selector18~1_combout ;
wire \pt_addr[7]~reg0_q ;
wire \temp_pt~0_combout ;
wire \pt_wrdata[0]~reg0feeder_combout ;
wire \pt_wrdata[2]~0_combout ;
wire \pt_wrdata[0]~reg0_q ;
wire \temp_pt~1_combout ;
wire \temp_pt[1]~feeder_combout ;
wire \pt_wrdata[1]~reg0feeder_combout ;
wire \pt_wrdata[1]~reg0_q ;
wire \temp_pad[2]~feeder_combout ;
wire \temp_pt~2_combout ;
wire \pt_wrdata[2]~reg0feeder_combout ;
wire \pt_wrdata[2]~reg0_q ;
wire \temp_pt~3_combout ;
wire \pt_wrdata[3]~reg0feeder_combout ;
wire \pt_wrdata[3]~reg0_q ;
wire \temp_pt~4_combout ;
wire \pt_wrdata[4]~reg0feeder_combout ;
wire \pt_wrdata[4]~reg0_q ;
wire \temp_pt~5_combout ;
wire \pt_wrdata[5]~reg0feeder_combout ;
wire \pt_wrdata[5]~reg0_q ;
wire \temp_pt~6_combout ;
wire \pt_wrdata[6]~reg0feeder_combout ;
wire \pt_wrdata[6]~reg0_q ;
wire \temp_ct[7]~feeder_combout ;
wire \temp_pad[7]~feeder_combout ;
wire \temp_pt~7_combout ;
wire \pt_wrdata[7]~reg0feeder_combout ;
wire \pt_wrdata[7]~reg0_q ;
wire \Selector34~0_combout ;
wire \Selector34~1_combout ;
wire \pt_wren~reg0_q ;
wire [7:0] k;
wire [7:0] mlen;
wire [7:0] j;
wire [7:0] temp_pt;
wire [7:0] i;
wire [7:0] temp_j;
wire [7:0] temp_i;
wire [7:0] temp_ct;
wire [7:0] temp_pad;


// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \rdy~output (
	.i(!\rdy~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdy),
	.obar());
// synopsys translate_off
defparam \rdy~output .bus_hold = "false";
defparam \rdy~output .open_drain_output = "false";
defparam \rdy~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \s_addr[0]~output (
	.i(\s_addr[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_addr[0]),
	.obar());
// synopsys translate_off
defparam \s_addr[0]~output .bus_hold = "false";
defparam \s_addr[0]~output .open_drain_output = "false";
defparam \s_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \s_addr[1]~output (
	.i(\s_addr[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_addr[1]),
	.obar());
// synopsys translate_off
defparam \s_addr[1]~output .bus_hold = "false";
defparam \s_addr[1]~output .open_drain_output = "false";
defparam \s_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \s_addr[2]~output (
	.i(\s_addr[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_addr[2]),
	.obar());
// synopsys translate_off
defparam \s_addr[2]~output .bus_hold = "false";
defparam \s_addr[2]~output .open_drain_output = "false";
defparam \s_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \s_addr[3]~output (
	.i(\s_addr[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_addr[3]),
	.obar());
// synopsys translate_off
defparam \s_addr[3]~output .bus_hold = "false";
defparam \s_addr[3]~output .open_drain_output = "false";
defparam \s_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \s_addr[4]~output (
	.i(\s_addr[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_addr[4]),
	.obar());
// synopsys translate_off
defparam \s_addr[4]~output .bus_hold = "false";
defparam \s_addr[4]~output .open_drain_output = "false";
defparam \s_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \s_addr[5]~output (
	.i(\s_addr[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_addr[5]),
	.obar());
// synopsys translate_off
defparam \s_addr[5]~output .bus_hold = "false";
defparam \s_addr[5]~output .open_drain_output = "false";
defparam \s_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \s_addr[6]~output (
	.i(\s_addr[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_addr[6]),
	.obar());
// synopsys translate_off
defparam \s_addr[6]~output .bus_hold = "false";
defparam \s_addr[6]~output .open_drain_output = "false";
defparam \s_addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \s_addr[7]~output (
	.i(\s_addr[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_addr[7]),
	.obar());
// synopsys translate_off
defparam \s_addr[7]~output .bus_hold = "false";
defparam \s_addr[7]~output .open_drain_output = "false";
defparam \s_addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \s_wrdata[0]~output (
	.i(\s_wrdata[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_wrdata[0]),
	.obar());
// synopsys translate_off
defparam \s_wrdata[0]~output .bus_hold = "false";
defparam \s_wrdata[0]~output .open_drain_output = "false";
defparam \s_wrdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \s_wrdata[1]~output (
	.i(\s_wrdata[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_wrdata[1]),
	.obar());
// synopsys translate_off
defparam \s_wrdata[1]~output .bus_hold = "false";
defparam \s_wrdata[1]~output .open_drain_output = "false";
defparam \s_wrdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \s_wrdata[2]~output (
	.i(\s_wrdata[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_wrdata[2]),
	.obar());
// synopsys translate_off
defparam \s_wrdata[2]~output .bus_hold = "false";
defparam \s_wrdata[2]~output .open_drain_output = "false";
defparam \s_wrdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \s_wrdata[3]~output (
	.i(\s_wrdata[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_wrdata[3]),
	.obar());
// synopsys translate_off
defparam \s_wrdata[3]~output .bus_hold = "false";
defparam \s_wrdata[3]~output .open_drain_output = "false";
defparam \s_wrdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \s_wrdata[4]~output (
	.i(\s_wrdata[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_wrdata[4]),
	.obar());
// synopsys translate_off
defparam \s_wrdata[4]~output .bus_hold = "false";
defparam \s_wrdata[4]~output .open_drain_output = "false";
defparam \s_wrdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \s_wrdata[5]~output (
	.i(\s_wrdata[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_wrdata[5]),
	.obar());
// synopsys translate_off
defparam \s_wrdata[5]~output .bus_hold = "false";
defparam \s_wrdata[5]~output .open_drain_output = "false";
defparam \s_wrdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \s_wrdata[6]~output (
	.i(\s_wrdata[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_wrdata[6]),
	.obar());
// synopsys translate_off
defparam \s_wrdata[6]~output .bus_hold = "false";
defparam \s_wrdata[6]~output .open_drain_output = "false";
defparam \s_wrdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \s_wrdata[7]~output (
	.i(\s_wrdata[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_wrdata[7]),
	.obar());
// synopsys translate_off
defparam \s_wrdata[7]~output .bus_hold = "false";
defparam \s_wrdata[7]~output .open_drain_output = "false";
defparam \s_wrdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \s_wren~output (
	.i(\s_wren~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s_wren),
	.obar());
// synopsys translate_off
defparam \s_wren~output .bus_hold = "false";
defparam \s_wren~output .open_drain_output = "false";
defparam \s_wren~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \ct_addr[0]~output (
	.i(\ct_addr[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ct_addr[0]),
	.obar());
// synopsys translate_off
defparam \ct_addr[0]~output .bus_hold = "false";
defparam \ct_addr[0]~output .open_drain_output = "false";
defparam \ct_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \ct_addr[1]~output (
	.i(\ct_addr[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ct_addr[1]),
	.obar());
// synopsys translate_off
defparam \ct_addr[1]~output .bus_hold = "false";
defparam \ct_addr[1]~output .open_drain_output = "false";
defparam \ct_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \ct_addr[2]~output (
	.i(\ct_addr[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ct_addr[2]),
	.obar());
// synopsys translate_off
defparam \ct_addr[2]~output .bus_hold = "false";
defparam \ct_addr[2]~output .open_drain_output = "false";
defparam \ct_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \ct_addr[3]~output (
	.i(\ct_addr[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ct_addr[3]),
	.obar());
// synopsys translate_off
defparam \ct_addr[3]~output .bus_hold = "false";
defparam \ct_addr[3]~output .open_drain_output = "false";
defparam \ct_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \ct_addr[4]~output (
	.i(\ct_addr[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ct_addr[4]),
	.obar());
// synopsys translate_off
defparam \ct_addr[4]~output .bus_hold = "false";
defparam \ct_addr[4]~output .open_drain_output = "false";
defparam \ct_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \ct_addr[5]~output (
	.i(\ct_addr[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ct_addr[5]),
	.obar());
// synopsys translate_off
defparam \ct_addr[5]~output .bus_hold = "false";
defparam \ct_addr[5]~output .open_drain_output = "false";
defparam \ct_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \ct_addr[6]~output (
	.i(\ct_addr[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ct_addr[6]),
	.obar());
// synopsys translate_off
defparam \ct_addr[6]~output .bus_hold = "false";
defparam \ct_addr[6]~output .open_drain_output = "false";
defparam \ct_addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \ct_addr[7]~output (
	.i(\ct_addr[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ct_addr[7]),
	.obar());
// synopsys translate_off
defparam \ct_addr[7]~output .bus_hold = "false";
defparam \ct_addr[7]~output .open_drain_output = "false";
defparam \ct_addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \pt_addr[0]~output (
	.i(\pt_addr[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_addr[0]),
	.obar());
// synopsys translate_off
defparam \pt_addr[0]~output .bus_hold = "false";
defparam \pt_addr[0]~output .open_drain_output = "false";
defparam \pt_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \pt_addr[1]~output (
	.i(\pt_addr[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_addr[1]),
	.obar());
// synopsys translate_off
defparam \pt_addr[1]~output .bus_hold = "false";
defparam \pt_addr[1]~output .open_drain_output = "false";
defparam \pt_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \pt_addr[2]~output (
	.i(\pt_addr[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_addr[2]),
	.obar());
// synopsys translate_off
defparam \pt_addr[2]~output .bus_hold = "false";
defparam \pt_addr[2]~output .open_drain_output = "false";
defparam \pt_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \pt_addr[3]~output (
	.i(\pt_addr[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_addr[3]),
	.obar());
// synopsys translate_off
defparam \pt_addr[3]~output .bus_hold = "false";
defparam \pt_addr[3]~output .open_drain_output = "false";
defparam \pt_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \pt_addr[4]~output (
	.i(\pt_addr[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_addr[4]),
	.obar());
// synopsys translate_off
defparam \pt_addr[4]~output .bus_hold = "false";
defparam \pt_addr[4]~output .open_drain_output = "false";
defparam \pt_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \pt_addr[5]~output (
	.i(\pt_addr[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_addr[5]),
	.obar());
// synopsys translate_off
defparam \pt_addr[5]~output .bus_hold = "false";
defparam \pt_addr[5]~output .open_drain_output = "false";
defparam \pt_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \pt_addr[6]~output (
	.i(\pt_addr[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_addr[6]),
	.obar());
// synopsys translate_off
defparam \pt_addr[6]~output .bus_hold = "false";
defparam \pt_addr[6]~output .open_drain_output = "false";
defparam \pt_addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \pt_addr[7]~output (
	.i(\pt_addr[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_addr[7]),
	.obar());
// synopsys translate_off
defparam \pt_addr[7]~output .bus_hold = "false";
defparam \pt_addr[7]~output .open_drain_output = "false";
defparam \pt_addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \pt_wrdata[0]~output (
	.i(\pt_wrdata[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_wrdata[0]),
	.obar());
// synopsys translate_off
defparam \pt_wrdata[0]~output .bus_hold = "false";
defparam \pt_wrdata[0]~output .open_drain_output = "false";
defparam \pt_wrdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \pt_wrdata[1]~output (
	.i(\pt_wrdata[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_wrdata[1]),
	.obar());
// synopsys translate_off
defparam \pt_wrdata[1]~output .bus_hold = "false";
defparam \pt_wrdata[1]~output .open_drain_output = "false";
defparam \pt_wrdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \pt_wrdata[2]~output (
	.i(\pt_wrdata[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_wrdata[2]),
	.obar());
// synopsys translate_off
defparam \pt_wrdata[2]~output .bus_hold = "false";
defparam \pt_wrdata[2]~output .open_drain_output = "false";
defparam \pt_wrdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \pt_wrdata[3]~output (
	.i(\pt_wrdata[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_wrdata[3]),
	.obar());
// synopsys translate_off
defparam \pt_wrdata[3]~output .bus_hold = "false";
defparam \pt_wrdata[3]~output .open_drain_output = "false";
defparam \pt_wrdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \pt_wrdata[4]~output (
	.i(\pt_wrdata[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_wrdata[4]),
	.obar());
// synopsys translate_off
defparam \pt_wrdata[4]~output .bus_hold = "false";
defparam \pt_wrdata[4]~output .open_drain_output = "false";
defparam \pt_wrdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \pt_wrdata[5]~output (
	.i(\pt_wrdata[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_wrdata[5]),
	.obar());
// synopsys translate_off
defparam \pt_wrdata[5]~output .bus_hold = "false";
defparam \pt_wrdata[5]~output .open_drain_output = "false";
defparam \pt_wrdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \pt_wrdata[6]~output (
	.i(\pt_wrdata[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_wrdata[6]),
	.obar());
// synopsys translate_off
defparam \pt_wrdata[6]~output .bus_hold = "false";
defparam \pt_wrdata[6]~output .open_drain_output = "false";
defparam \pt_wrdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \pt_wrdata[7]~output (
	.i(\pt_wrdata[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_wrdata[7]),
	.obar());
// synopsys translate_off
defparam \pt_wrdata[7]~output .bus_hold = "false";
defparam \pt_wrdata[7]~output .open_drain_output = "false";
defparam \pt_wrdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \pt_wren~output (
	.i(\pt_wren~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pt_wren),
	.obar());
// synopsys translate_off
defparam \pt_wren~output .bus_hold = "false";
defparam \pt_wren~output .open_drain_output = "false";
defparam \pt_wren~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \en~input (
	.i(en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en~input_o ));
// synopsys translate_off
defparam \en~input .bus_hold = "false";
defparam \en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \present_state~46 (
// Equation(s):
// \present_state~46_combout  = ( \rst_n~input_o  & ( (!\present_state.IDLE~q  & \en~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.IDLE~q ),
	.datad(!\en~input_o ),
	.datae(gnd),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~46 .extended_lut = "off";
defparam \present_state~46 .lut_mask = 64'h0000000000F000F0;
defparam \present_state~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N56
dffeas \present_state.RDLEN1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.RDLEN1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.RDLEN1 .is_wysiwyg = "true";
defparam \present_state.RDLEN1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \present_state~42 (
// Equation(s):
// \present_state~42_combout  = ( \present_state.RDLEN1~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.RDLEN1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~42 .extended_lut = "off";
defparam \present_state~42 .lut_mask = 64'h0000000033333333;
defparam \present_state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N41
dffeas \present_state.RDLEN2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.RDLEN2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.RDLEN2 .is_wysiwyg = "true";
defparam \present_state.RDLEN2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \present_state~44 (
// Equation(s):
// \present_state~44_combout  = ( \present_state.RDLEN2~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.RDLEN2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~44 .extended_lut = "off";
defparam \present_state~44 .lut_mask = 64'h0000000033333333;
defparam \present_state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N38
dffeas \present_state.WRLEN1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.WRLEN1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.WRLEN1 .is_wysiwyg = "true";
defparam \present_state.WRLEN1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \present_state~35 (
// Equation(s):
// \present_state~35_combout  = ( \present_state.WRLEN1~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\present_state.WRLEN1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~35 .extended_lut = "off";
defparam \present_state~35 .lut_mask = 64'h0000333300003333;
defparam \present_state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N38
dffeas \present_state.WRLEN2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.WRLEN2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.WRLEN2 .is_wysiwyg = "true";
defparam \present_state.WRLEN2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \present_state~37 (
// Equation(s):
// \present_state~37_combout  = ( \LessThan0~4_combout  & ( (\present_state.WRLEN2~q  & \rst_n~input_o ) ) ) # ( !\LessThan0~4_combout  & ( (\rst_n~input_o  & (((\present_state.INCR~q  & \LessThan0~6_combout )) # (\present_state.WRLEN2~q ))) ) )

	.dataa(!\present_state.WRLEN2~q ),
	.datab(!\present_state.INCR~q ),
	.datac(!\rst_n~input_o ),
	.datad(!\LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~37 .extended_lut = "off";
defparam \present_state~37 .lut_mask = 64'h0507050705050505;
defparam \present_state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N50
dffeas \present_state.CALCI (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.CALCI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.CALCI .is_wysiwyg = "true";
defparam \present_state.CALCI .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \present_state~48 (
// Equation(s):
// \present_state~48_combout  = ( \rst_n~input_o  & ( \present_state.CALCI~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.CALCI~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~48 .extended_lut = "off";
defparam \present_state~48 .lut_mask = 64'h000000000F0F0F0F;
defparam \present_state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N25
dffeas \present_state.RDSI1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.RDSI1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.RDSI1 .is_wysiwyg = "true";
defparam \present_state.RDSI1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \temp_i[7]~0 (
// Equation(s):
// \temp_i[7]~0_combout  = ( \present_state.RDSI1~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.RDSI1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_i[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_i[7]~0 .extended_lut = "off";
defparam \temp_i[7]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \temp_i[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N53
dffeas \present_state.RDSI2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\temp_i[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.RDSI2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.RDSI2 .is_wysiwyg = "true";
defparam \present_state.RDSI2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \present_state~33 (
// Equation(s):
// \present_state~33_combout  = ( \present_state.RDSI2~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.RDSI2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~33 .extended_lut = "off";
defparam \present_state~33 .lut_mask = 64'h000000000F0F0F0F;
defparam \present_state~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N29
dffeas \present_state.CALCJ (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.CALCJ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.CALCJ .is_wysiwyg = "true";
defparam \present_state.CALCJ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \present_state~47 (
// Equation(s):
// \present_state~47_combout  = ( \present_state.CALCJ~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.CALCJ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~47 .extended_lut = "off";
defparam \present_state~47 .lut_mask = 64'h0000000055555555;
defparam \present_state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N8
dffeas \present_state.RDSJ1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.RDSJ1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.RDSJ1 .is_wysiwyg = "true";
defparam \present_state.RDSJ1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N39
cyclonev_lcell_comb \present_state~34 (
// Equation(s):
// \present_state~34_combout  = ( \present_state.RDSJ1~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.RDSJ1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~34 .extended_lut = "off";
defparam \present_state~34 .lut_mask = 64'h0000000055555555;
defparam \present_state~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N26
dffeas \present_state.RDSJ2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.RDSJ2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.RDSJ2 .is_wysiwyg = "true";
defparam \present_state.RDSJ2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N27
cyclonev_lcell_comb \present_state~38 (
// Equation(s):
// \present_state~38_combout  = (\present_state.RDSJ2~q  & \rst_n~input_o )

	.dataa(!\present_state.RDSJ2~q ),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~38 .extended_lut = "off";
defparam \present_state~38 .lut_mask = 64'h1111111111111111;
defparam \present_state~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N53
dffeas \present_state.WRSJ1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.WRSJ1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.WRSJ1 .is_wysiwyg = "true";
defparam \present_state.WRSJ1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \present_state~36 (
// Equation(s):
// \present_state~36_combout  = ( \present_state.WRSJ1~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.WRSJ1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~36 .extended_lut = "off";
defparam \present_state~36 .lut_mask = 64'h0000000033333333;
defparam \present_state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N14
dffeas \present_state.WRSJ2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.WRSJ2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.WRSJ2 .is_wysiwyg = "true";
defparam \present_state.WRSJ2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N51
cyclonev_lcell_comb \present_state~39 (
// Equation(s):
// \present_state~39_combout  = ( \present_state.WRSJ2~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.WRSJ2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~39 .extended_lut = "off";
defparam \present_state~39 .lut_mask = 64'h0000000033333333;
defparam \present_state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N53
dffeas \present_state.WRSI1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.WRSI1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.WRSI1 .is_wysiwyg = "true";
defparam \present_state.WRSI1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \present_state~32 (
// Equation(s):
// \present_state~32_combout  = (\rst_n~input_o  & \present_state.WRSI1~q )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(!\present_state.WRSI1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~32 .extended_lut = "off";
defparam \present_state~32 .lut_mask = 64'h0303030303030303;
defparam \present_state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N50
dffeas \present_state.WRSI2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.WRSI2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.WRSI2 .is_wysiwyg = "true";
defparam \present_state.WRSI2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \present_state~49 (
// Equation(s):
// \present_state~49_combout  = (\rst_n~input_o  & \present_state.WRSI2~q )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\present_state.WRSI2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~49 .extended_lut = "off";
defparam \present_state~49 .lut_mask = 64'h0055005500550055;
defparam \present_state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N2
dffeas \present_state.RDSP1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.RDSP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.RDSP1 .is_wysiwyg = "true";
defparam \present_state.RDSP1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \present_state~40 (
// Equation(s):
// \present_state~40_combout  = (\present_state.RDSP1~q  & \rst_n~input_o )

	.dataa(!\present_state.RDSP1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~40 .extended_lut = "off";
defparam \present_state~40 .lut_mask = 64'h0055005500550055;
defparam \present_state~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N35
dffeas \present_state.RDSP2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.RDSP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.RDSP2 .is_wysiwyg = "true";
defparam \present_state.RDSP2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N18
cyclonev_lcell_comb \present_state~51 (
// Equation(s):
// \present_state~51_combout  = ( \present_state.RDSP2~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.RDSP2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~51 .extended_lut = "off";
defparam \present_state~51 .lut_mask = 64'h0000000055555555;
defparam \present_state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N20
dffeas \present_state.RDC1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.RDC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.RDC1 .is_wysiwyg = "true";
defparam \present_state.RDC1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N21
cyclonev_lcell_comb \present_state~50 (
// Equation(s):
// \present_state~50_combout  = ( \present_state.RDC1~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.RDC1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~50 .extended_lut = "off";
defparam \present_state~50 .lut_mask = 64'h0000000055555555;
defparam \present_state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N46
dffeas \present_state.RDC2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.RDC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.RDC2 .is_wysiwyg = "true";
defparam \present_state.RDC2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \present_state~41 (
// Equation(s):
// \present_state~41_combout  = ( \present_state.RDC2~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.RDC2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~41 .extended_lut = "off";
defparam \present_state~41 .lut_mask = 64'h0000000055555555;
defparam \present_state~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N17
dffeas \present_state.XOR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.XOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.XOR .is_wysiwyg = "true";
defparam \present_state.XOR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \present_state~45 (
// Equation(s):
// \present_state~45_combout  = (\rst_n~input_o  & \present_state.XOR~q )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(!\present_state.XOR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~45 .extended_lut = "off";
defparam \present_state~45 .lut_mask = 64'h0033003300330033;
defparam \present_state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N8
dffeas \present_state.WRP1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.WRP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.WRP1 .is_wysiwyg = "true";
defparam \present_state.WRP1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N9
cyclonev_lcell_comb \present_state~43 (
// Equation(s):
// \present_state~43_combout  = (\rst_n~input_o  & \present_state.WRP1~q )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(!\present_state.WRP1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~43 .extended_lut = "off";
defparam \present_state~43 .lut_mask = 64'h0303030303030303;
defparam \present_state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N11
dffeas \present_state.WRP2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.WRP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.WRP2 .is_wysiwyg = "true";
defparam \present_state.WRP2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N9
cyclonev_lcell_comb \present_state~31 (
// Equation(s):
// \present_state~31_combout  = (\rst_n~input_o  & \present_state.WRP2~q )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\present_state.WRP2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~31 .extended_lut = "off";
defparam \present_state~31 .lut_mask = 64'h0055005500550055;
defparam \present_state~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N11
dffeas \present_state.INCR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.INCR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.INCR .is_wysiwyg = "true";
defparam \present_state.INCR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( !\present_state.INCR~q  & ( \present_state.IDLE~q  ) )

	.dataa(gnd),
	.datab(!\present_state.IDLE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.INCR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'h3333333300000000;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \ct_rddata[4]~input (
	.i(ct_rddata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ct_rddata[4]~input_o ));
// synopsys translate_off
defparam \ct_rddata[4]~input .bus_hold = "false";
defparam \ct_rddata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \s_addr[5]~12 (
// Equation(s):
// \s_addr[5]~12_combout  = ( \present_state.IDLE~q  & ( \LessThan0~4_combout  & ( !\present_state.WRLEN2~q  ) ) ) # ( !\present_state.IDLE~q  & ( \LessThan0~4_combout  & ( (!\en~input_o  & !\present_state.WRLEN2~q ) ) ) ) # ( \present_state.IDLE~q  & ( 
// !\LessThan0~4_combout  & ( (!\present_state.WRLEN2~q  & ((!\present_state.INCR~q ) # (!\LessThan0~6_combout ))) ) ) ) # ( !\present_state.IDLE~q  & ( !\LessThan0~4_combout  & ( (!\en~input_o  & (!\present_state.WRLEN2~q  & ((!\present_state.INCR~q ) # 
// (!\LessThan0~6_combout )))) ) ) )

	.dataa(!\present_state.INCR~q ),
	.datab(!\en~input_o ),
	.datac(!\LessThan0~6_combout ),
	.datad(!\present_state.WRLEN2~q ),
	.datae(!\present_state.IDLE~q ),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr[5]~12 .extended_lut = "off";
defparam \s_addr[5]~12 .lut_mask = 64'hC800FA00CC00FF00;
defparam \s_addr[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \s_addr[5]~12_combout  & ( (!\present_state.RDLEN1~q  & (\WideNor0~0_combout  & ((mlen[4])))) # (\present_state.RDLEN1~q  & (((\ct_rddata[4]~input_o )))) ) ) # ( !\s_addr[5]~12_combout  & ( ((\present_state.RDLEN1~q  & 
// \ct_rddata[4]~input_o )) # (mlen[4]) ) )

	.dataa(!\present_state.RDLEN1~q ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\ct_rddata[4]~input_o ),
	.datad(!mlen[4]),
	.datae(gnd),
	.dataf(!\s_addr[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h05FF05FF05270527;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N41
dffeas \mlen[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mlen[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mlen[4] .is_wysiwyg = "true";
defparam \mlen[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \ct_rddata[2]~input (
	.i(ct_rddata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ct_rddata[2]~input_o ));
// synopsys translate_off
defparam \ct_rddata[2]~input .bus_hold = "false";
defparam \ct_rddata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \s_addr[5]~12_combout  & ( (!\present_state.RDLEN1~q  & (\WideNor0~0_combout  & ((mlen[2])))) # (\present_state.RDLEN1~q  & (((\ct_rddata[2]~input_o )))) ) ) # ( !\s_addr[5]~12_combout  & ( ((\present_state.RDLEN1~q  & 
// \ct_rddata[2]~input_o )) # (mlen[2]) ) )

	.dataa(!\present_state.RDLEN1~q ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\ct_rddata[2]~input_o ),
	.datad(!mlen[2]),
	.datae(gnd),
	.dataf(!\s_addr[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h05FF05FF05270527;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \mlen[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mlen[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mlen[2] .is_wysiwyg = "true";
defparam \mlen[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \ct_rddata[3]~input (
	.i(ct_rddata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ct_rddata[3]~input_o ));
// synopsys translate_off
defparam \ct_rddata[3]~input .bus_hold = "false";
defparam \ct_rddata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \present_state.RDLEN1~q  & ( ((!\s_addr[5]~12_combout  & mlen[3])) # (\ct_rddata[3]~input_o ) ) ) # ( !\present_state.RDLEN1~q  & ( (mlen[3] & ((!\s_addr[5]~12_combout ) # (\WideNor0~0_combout ))) ) )

	.dataa(!\s_addr[5]~12_combout ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\ct_rddata[3]~input_o ),
	.datad(!mlen[3]),
	.datae(gnd),
	.dataf(!\present_state.RDLEN1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h00BB00BB0FAF0FAF;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \mlen[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mlen[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mlen[3] .is_wysiwyg = "true";
defparam \mlen[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( mlen[3] & ( (k[2] & (k[3] & !mlen[2])) ) ) # ( !mlen[3] & ( ((k[2] & !mlen[2])) # (k[3]) ) )

	.dataa(gnd),
	.datab(!k[2]),
	.datac(!k[3]),
	.datad(!mlen[2]),
	.datae(gnd),
	.dataf(!mlen[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h3F0F3F0F03000300;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( k[3] & ( (mlen[3] & (!k[2] $ (mlen[2]))) ) ) # ( !k[3] & ( (!mlen[3] & (!k[2] $ (mlen[2]))) ) )

	.dataa(gnd),
	.datab(!k[2]),
	.datac(!mlen[3]),
	.datad(!mlen[2]),
	.datae(gnd),
	.dataf(!k[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hC030C0300C030C03;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \ct_rddata[0]~input (
	.i(ct_rddata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ct_rddata[0]~input_o ));
// synopsys translate_off
defparam \ct_rddata[0]~input .bus_hold = "false";
defparam \ct_rddata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \s_addr[5]~12_combout  & ( (!\present_state.RDLEN1~q  & (\WideNor0~0_combout  & ((mlen[0])))) # (\present_state.RDLEN1~q  & (((\ct_rddata[0]~input_o )))) ) ) # ( !\s_addr[5]~12_combout  & ( ((\present_state.RDLEN1~q  & 
// \ct_rddata[0]~input_o )) # (mlen[0]) ) )

	.dataa(!\present_state.RDLEN1~q ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\ct_rddata[0]~input_o ),
	.datad(!mlen[0]),
	.datae(gnd),
	.dataf(!\s_addr[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h05FF05FF05270527;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N20
dffeas \mlen[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mlen[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mlen[0] .is_wysiwyg = "true";
defparam \mlen[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \ct_rddata[1]~input (
	.i(ct_rddata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ct_rddata[1]~input_o ));
// synopsys translate_off
defparam \ct_rddata[1]~input .bus_hold = "false";
defparam \ct_rddata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \s_addr[5]~12_combout  & ( (!\present_state.RDLEN1~q  & (\WideNor0~0_combout  & ((mlen[1])))) # (\present_state.RDLEN1~q  & (((\ct_rddata[1]~input_o )))) ) ) # ( !\s_addr[5]~12_combout  & ( ((\present_state.RDLEN1~q  & 
// \ct_rddata[1]~input_o )) # (mlen[1]) ) )

	.dataa(!\present_state.RDLEN1~q ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\ct_rddata[1]~input_o ),
	.datad(!mlen[1]),
	.datae(gnd),
	.dataf(!\s_addr[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h05FF05FF05270527;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N38
dffeas \mlen[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mlen[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mlen[1] .is_wysiwyg = "true";
defparam \mlen[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( k[0] ) + ( VCC ) + ( !VCC ))
// \Add3~22  = CARRY(( k[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!k[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \Selector75~0 (
// Equation(s):
// \Selector75~0_combout  = ( !\present_state.WRP2~q  & ( ((!\Selector1~0_combout  & ((!\present_state.IDLE~q  & (!\en~input_o )) # (\present_state.IDLE~q  & ((\present_state.INCR~q )))))) # (k[0]) ) ) # ( \present_state.WRP2~q  & ( (\Add3~21_sumout  & 
// (((!\Selector1~0_combout  & ((!\en~input_o ) # (\present_state.IDLE~q )))) # (k[0]))) ) )

	.dataa(!k[0]),
	.datab(!\en~input_o ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Selector1~0_combout ),
	.datae(!\present_state.WRP2~q ),
	.dataf(!\present_state.IDLE~q ),
	.datag(!\present_state.INCR~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector75~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector75~0 .extended_lut = "on";
defparam \Selector75~0 .lut_mask = 64'hDD550D055F550F05;
defparam \Selector75~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N56
dffeas \k[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[0]),
	.prn(vcc));
// synopsys translate_off
defparam \k[0] .is_wysiwyg = "true";
defparam \k[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( k[0] & ( (!k[1] & (!mlen[0] & !mlen[1])) # (k[1] & ((!mlen[0]) # (!mlen[1]))) ) ) # ( !k[0] & ( (k[1] & !mlen[1]) ) )

	.dataa(gnd),
	.datab(!k[1]),
	.datac(!mlen[0]),
	.datad(!mlen[1]),
	.datae(gnd),
	.dataf(!k[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h33003300F330F330;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \ct_rddata[7]~input (
	.i(ct_rddata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ct_rddata[7]~input_o ));
// synopsys translate_off
defparam \ct_rddata[7]~input .bus_hold = "false";
defparam \ct_rddata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( mlen[7] & ( \s_addr[5]~12_combout  & ( (!\present_state.RDLEN1~q  & (\WideNor0~0_combout )) # (\present_state.RDLEN1~q  & ((\ct_rddata[7]~input_o ))) ) ) ) # ( !mlen[7] & ( \s_addr[5]~12_combout  & ( (\ct_rddata[7]~input_o  & 
// \present_state.RDLEN1~q ) ) ) ) # ( mlen[7] & ( !\s_addr[5]~12_combout  ) ) # ( !mlen[7] & ( !\s_addr[5]~12_combout  & ( (\ct_rddata[7]~input_o  & \present_state.RDLEN1~q ) ) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(!\ct_rddata[7]~input_o ),
	.datac(!\present_state.RDLEN1~q ),
	.datad(gnd),
	.datae(!mlen[7]),
	.dataf(!\s_addr[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h0303FFFF03035353;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N50
dffeas \mlen[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mlen[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mlen[7] .is_wysiwyg = "true";
defparam \mlen[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \s_addr[5]~13 (
// Equation(s):
// \s_addr[5]~13_combout  = ( !\present_state.WRLEN2~q  & ( \present_state.IDLE~q  ) ) # ( !\present_state.WRLEN2~q  & ( !\present_state.IDLE~q  & ( !\en~input_o  ) ) )

	.dataa(gnd),
	.datab(!\en~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\present_state.WRLEN2~q ),
	.dataf(!\present_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr[5]~13 .extended_lut = "off";
defparam \s_addr[5]~13 .lut_mask = 64'hCCCC0000FFFF0000;
defparam \s_addr[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = ( !\present_state.WRP2~q  & ( (\present_state.IDLE~q  & !\present_state.INCR~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.IDLE~q ),
	.datad(!\present_state.INCR~q ),
	.datae(gnd),
	.dataf(!\present_state.WRP2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr13~0 .extended_lut = "off";
defparam \WideOr13~0 .lut_mask = 64'h0F000F0000000000;
defparam \WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N45
cyclonev_lcell_comb \Selector70~1 (
// Equation(s):
// \Selector70~1_combout  = ( k[5] & ( ((!\s_addr[5]~13_combout ) # ((\LessThan0~6_combout  & \present_state.INCR~q ))) # (\WideOr13~0_combout ) ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(!\present_state.INCR~q ),
	.datac(!\WideOr13~0_combout ),
	.datad(!\s_addr[5]~13_combout ),
	.datae(gnd),
	.dataf(!k[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~1 .extended_lut = "off";
defparam \Selector70~1 .lut_mask = 64'h00000000FF1FFF1F;
defparam \Selector70~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( k[4] ) + ( GND ) + ( \Add3~26  ))
// \Add3~2  = CARRY(( k[4] ) + ( GND ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!k[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N15
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( k[5] ) + ( GND ) + ( \Add3~2  ))
// \Add3~14  = CARRY(( k[5] ) + ( GND ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!k[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \Selector70~0 (
// Equation(s):
// \Selector70~0_combout  = ( \WideOr13~0_combout  & ( \Add3~13_sumout  & ( (\Selector70~1_combout ) # (\present_state.WRP2~q ) ) ) ) # ( !\WideOr13~0_combout  & ( \Add3~13_sumout  & ( ((\Selector70~1_combout  & ((!\s_addr[5]~13_combout ) # 
// (!\LessThan0~4_combout )))) # (\present_state.WRP2~q ) ) ) ) # ( \WideOr13~0_combout  & ( !\Add3~13_sumout  & ( \Selector70~1_combout  ) ) ) # ( !\WideOr13~0_combout  & ( !\Add3~13_sumout  & ( (\Selector70~1_combout  & ((!\s_addr[5]~13_combout ) # 
// (!\LessThan0~4_combout ))) ) ) )

	.dataa(!\s_addr[5]~13_combout ),
	.datab(!\LessThan0~4_combout ),
	.datac(!\present_state.WRP2~q ),
	.datad(!\Selector70~1_combout ),
	.datae(!\WideOr13~0_combout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~0 .extended_lut = "off";
defparam \Selector70~0 .lut_mask = 64'h00EE00FF0FEF0FFF;
defparam \Selector70~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N32
dffeas \k[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[5]),
	.prn(vcc));
// synopsys translate_off
defparam \k[5] .is_wysiwyg = "true";
defparam \k[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \ct_rddata[6]~input (
	.i(ct_rddata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ct_rddata[6]~input_o ));
// synopsys translate_off
defparam \ct_rddata[6]~input .bus_hold = "false";
defparam \ct_rddata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \s_addr[5]~12_combout  & ( (!\present_state.RDLEN1~q  & (\WideNor0~0_combout  & ((mlen[6])))) # (\present_state.RDLEN1~q  & (((\ct_rddata[6]~input_o )))) ) ) # ( !\s_addr[5]~12_combout  & ( ((\present_state.RDLEN1~q  & 
// \ct_rddata[6]~input_o )) # (mlen[6]) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(!\present_state.RDLEN1~q ),
	.datac(!\ct_rddata[6]~input_o ),
	.datad(!mlen[6]),
	.datae(gnd),
	.dataf(!\s_addr[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h03FF03FF03470347;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N8
dffeas \mlen[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mlen[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mlen[6] .is_wysiwyg = "true";
defparam \mlen[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \ct_rddata[5]~input (
	.i(ct_rddata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ct_rddata[5]~input_o ));
// synopsys translate_off
defparam \ct_rddata[5]~input .bus_hold = "false";
defparam \ct_rddata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N9
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \s_addr[5]~12_combout  & ( (!\present_state.RDLEN1~q  & (\WideNor0~0_combout  & ((mlen[5])))) # (\present_state.RDLEN1~q  & (((\ct_rddata[5]~input_o )))) ) ) # ( !\s_addr[5]~12_combout  & ( ((\present_state.RDLEN1~q  & 
// \ct_rddata[5]~input_o )) # (mlen[5]) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(!\present_state.RDLEN1~q ),
	.datac(!\ct_rddata[5]~input_o ),
	.datad(!mlen[5]),
	.datae(gnd),
	.dataf(!\s_addr[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h03FF03FF03470347;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N11
dffeas \mlen[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mlen[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mlen[5] .is_wysiwyg = "true";
defparam \mlen[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( k[6] ) + ( GND ) + ( \Add3~14  ))
// \Add3~10  = CARRY(( k[6] ) + ( GND ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!k[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \Selector69~1 (
// Equation(s):
// \Selector69~1_combout  = ( k[6] & ( (!\s_addr[5]~13_combout ) # (((\LessThan0~6_combout  & \present_state.INCR~q )) # (\WideOr13~0_combout )) ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(!\present_state.INCR~q ),
	.datac(!\s_addr[5]~13_combout ),
	.datad(!\WideOr13~0_combout ),
	.datae(gnd),
	.dataf(!k[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~1 .extended_lut = "off";
defparam \Selector69~1 .lut_mask = 64'h00000000F1FFF1FF;
defparam \Selector69~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = ( \Add3~9_sumout  & ( \Selector69~1_combout  & ( ((!\LessThan0~4_combout ) # ((!\s_addr[5]~13_combout ) # (\WideOr13~0_combout ))) # (\present_state.WRP2~q ) ) ) ) # ( !\Add3~9_sumout  & ( \Selector69~1_combout  & ( 
// (!\LessThan0~4_combout ) # ((!\s_addr[5]~13_combout ) # (\WideOr13~0_combout )) ) ) ) # ( \Add3~9_sumout  & ( !\Selector69~1_combout  & ( \present_state.WRP2~q  ) ) )

	.dataa(!\present_state.WRP2~q ),
	.datab(!\LessThan0~4_combout ),
	.datac(!\s_addr[5]~13_combout ),
	.datad(!\WideOr13~0_combout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Selector69~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~0 .extended_lut = "off";
defparam \Selector69~0 .lut_mask = 64'h00005555FCFFFDFF;
defparam \Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N38
dffeas \k[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[6]),
	.prn(vcc));
// synopsys translate_off
defparam \k[6] .is_wysiwyg = "true";
defparam \k[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( k[7] ) + ( GND ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!k[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N51
cyclonev_lcell_comb \Selector68~1 (
// Equation(s):
// \Selector68~1_combout  = ( \WideOr13~0_combout  & ( k[7] ) ) # ( !\WideOr13~0_combout  & ( (k[7] & ((!\s_addr[5]~13_combout ) # ((\present_state.INCR~q  & \LessThan0~6_combout )))) ) )

	.dataa(!\present_state.INCR~q ),
	.datab(!k[7]),
	.datac(!\LessThan0~6_combout ),
	.datad(!\s_addr[5]~13_combout ),
	.datae(gnd),
	.dataf(!\WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector68~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector68~1 .extended_lut = "off";
defparam \Selector68~1 .lut_mask = 64'h3301330133333333;
defparam \Selector68~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N39
cyclonev_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = ( \Add3~5_sumout  & ( \Selector68~1_combout  & ( ((!\LessThan0~4_combout ) # ((!\s_addr[5]~13_combout ) # (\WideOr13~0_combout ))) # (\present_state.WRP2~q ) ) ) ) # ( !\Add3~5_sumout  & ( \Selector68~1_combout  & ( 
// (!\LessThan0~4_combout ) # ((!\s_addr[5]~13_combout ) # (\WideOr13~0_combout )) ) ) ) # ( \Add3~5_sumout  & ( !\Selector68~1_combout  & ( \present_state.WRP2~q  ) ) )

	.dataa(!\present_state.WRP2~q ),
	.datab(!\LessThan0~4_combout ),
	.datac(!\WideOr13~0_combout ),
	.datad(!\s_addr[5]~13_combout ),
	.datae(!\Add3~5_sumout ),
	.dataf(!\Selector68~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector68~0 .extended_lut = "off";
defparam \Selector68~0 .lut_mask = 64'h00005555FFCFFFDF;
defparam \Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N41
dffeas \k[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[7]),
	.prn(vcc));
// synopsys translate_off
defparam \k[7] .is_wysiwyg = "true";
defparam \k[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N0
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( k[6] & ( k[7] & ( (mlen[7] & (mlen[6] & (!k[5] $ (mlen[5])))) ) ) ) # ( !k[6] & ( k[7] & ( (mlen[7] & (!mlen[6] & (!k[5] $ (mlen[5])))) ) ) ) # ( k[6] & ( !k[7] & ( (!mlen[7] & (mlen[6] & (!k[5] $ (mlen[5])))) ) ) ) # ( !k[6] & ( 
// !k[7] & ( (!mlen[7] & (!mlen[6] & (!k[5] $ (mlen[5])))) ) ) )

	.dataa(!mlen[7]),
	.datab(!k[5]),
	.datac(!mlen[6]),
	.datad(!mlen[5]),
	.datae(!k[6]),
	.dataf(!k[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h8020080240100401;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \LessThan0~1_combout  & ( \LessThan0~0_combout  & ( (!\LessThan0~3_combout  & (\LessThan0~2_combout  & (!mlen[4] $ (k[4])))) # (\LessThan0~3_combout  & (!mlen[4] $ ((k[4])))) ) ) ) # ( !\LessThan0~1_combout  & ( 
// \LessThan0~0_combout  & ( (\LessThan0~3_combout  & (!mlen[4] $ (k[4]))) ) ) )

	.dataa(!mlen[4]),
	.datab(!k[4]),
	.datac(!\LessThan0~3_combout ),
	.datad(!\LessThan0~2_combout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h0000000009090999;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \LessThan0~6_combout  & ( ((!\LessThan0~4_combout  & \present_state.INCR~q )) # (\present_state.WRLEN2~q ) ) ) # ( !\LessThan0~6_combout  & ( \present_state.WRLEN2~q  ) )

	.dataa(gnd),
	.datab(!\LessThan0~4_combout ),
	.datac(!\present_state.WRLEN2~q ),
	.datad(!\present_state.INCR~q ),
	.datae(gnd),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h0F0F0F0F0FCF0FCF;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( k[1] ) + ( GND ) + ( \Add3~22  ))
// \Add3~18  = CARRY(( k[1] ) + ( GND ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!k[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \Selector74~0 (
// Equation(s):
// \Selector74~0_combout  = ( !\present_state.WRP2~q  & ( (k[1] & (((!\present_state.IDLE~q  & (\en~input_o )) # (\present_state.IDLE~q  & ((!\present_state.INCR~q )))) # (\Selector1~0_combout ))) ) ) # ( \present_state.WRP2~q  & ( ((k[1] & (((\en~input_o  & 
// !\present_state.IDLE~q )) # (\Selector1~0_combout )))) # (\Add3~17_sumout ) ) )

	.dataa(!\Selector1~0_combout ),
	.datab(!\en~input_o ),
	.datac(!\Add3~17_sumout ),
	.datad(!\present_state.IDLE~q ),
	.datae(!\present_state.WRP2~q ),
	.dataf(!k[1]),
	.datag(!\present_state.INCR~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector74~0 .extended_lut = "on";
defparam \Selector74~0 .lut_mask = 64'h00000F0F77F57F5F;
defparam \Selector74~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N14
dffeas \k[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[1]),
	.prn(vcc));
// synopsys translate_off
defparam \k[1] .is_wysiwyg = "true";
defparam \k[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( k[2] ) + ( GND ) + ( \Add3~18  ))
// \Add3~30  = CARRY(( k[2] ) + ( GND ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!k[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \Selector73~0 (
// Equation(s):
// \Selector73~0_combout  = ( !\present_state.WRP2~q  & ( (k[2] & (((!\present_state.IDLE~q  & (\en~input_o )) # (\present_state.IDLE~q  & ((!\present_state.INCR~q )))) # (\Selector1~0_combout ))) ) ) # ( \present_state.WRP2~q  & ( ((k[2] & 
// (((!\present_state.IDLE~q  & \en~input_o )) # (\Selector1~0_combout )))) # (\Add3~29_sumout ) ) )

	.dataa(!\present_state.IDLE~q ),
	.datab(!\en~input_o ),
	.datac(!\Add3~29_sumout ),
	.datad(!k[2]),
	.datae(!\present_state.WRP2~q ),
	.dataf(!\Selector1~0_combout ),
	.datag(!\present_state.INCR~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector73~0 .extended_lut = "on";
defparam \Selector73~0 .lut_mask = 64'h00720F2F00FF0FFF;
defparam \Selector73~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N44
dffeas \k[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[2]),
	.prn(vcc));
// synopsys translate_off
defparam \k[2] .is_wysiwyg = "true";
defparam \k[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N9
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( k[3] ) + ( GND ) + ( \Add3~30  ))
// \Add3~26  = CARRY(( k[3] ) + ( GND ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!k[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = ( !\present_state.WRP2~q  & ( (k[3] & (((!\present_state.IDLE~q  & (\en~input_o )) # (\present_state.IDLE~q  & ((!\present_state.INCR~q )))) # (\Selector1~0_combout ))) ) ) # ( \present_state.WRP2~q  & ( ((k[3] & (((\en~input_o  & 
// !\present_state.IDLE~q )) # (\Selector1~0_combout )))) # (\Add3~25_sumout ) ) )

	.dataa(!k[3]),
	.datab(!\en~input_o ),
	.datac(!\Add3~25_sumout ),
	.datad(!\present_state.IDLE~q ),
	.datae(!\present_state.WRP2~q ),
	.dataf(!\Selector1~0_combout ),
	.datag(!\present_state.INCR~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~0 .extended_lut = "on";
defparam \Selector72~0 .lut_mask = 64'h11501F0F55555F5F;
defparam \Selector72~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \k[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[3]),
	.prn(vcc));
// synopsys translate_off
defparam \k[3] .is_wysiwyg = "true";
defparam \k[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = ( !\present_state.WRP2~q  & ( (k[4] & (((!\present_state.IDLE~q  & (\en~input_o )) # (\present_state.IDLE~q  & ((!\present_state.INCR~q )))) # (\Selector1~0_combout ))) ) ) # ( \present_state.WRP2~q  & ( ((k[4] & 
// (((!\present_state.IDLE~q  & \en~input_o )) # (\Selector1~0_combout )))) # (\Add3~1_sumout ) ) )

	.dataa(!\present_state.IDLE~q ),
	.datab(!\en~input_o ),
	.datac(!\Add3~1_sumout ),
	.datad(!k[4]),
	.datae(!\present_state.WRP2~q ),
	.dataf(!\Selector1~0_combout ),
	.datag(!\present_state.INCR~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~0 .extended_lut = "on";
defparam \Selector71~0 .lut_mask = 64'h00720F2F00FF0FFF;
defparam \Selector71~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N32
dffeas \k[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[4]),
	.prn(vcc));
// synopsys translate_off
defparam \k[4] .is_wysiwyg = "true";
defparam \k[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( k[6] & ( k[7] & ( (!mlen[7]) # ((!mlen[6]) # ((!mlen[5] & k[5]))) ) ) ) # ( !k[6] & ( k[7] & ( (!mlen[7]) # ((!mlen[5] & (k[5] & !mlen[6]))) ) ) ) # ( k[6] & ( !k[7] & ( (!mlen[7] & ((!mlen[6]) # ((!mlen[5] & k[5])))) ) ) ) # ( 
// !k[6] & ( !k[7] & ( (!mlen[7] & (!mlen[5] & (k[5] & !mlen[6]))) ) ) )

	.dataa(!mlen[7]),
	.datab(!mlen[5]),
	.datac(!k[5]),
	.datad(!mlen[6]),
	.datae(!k[6]),
	.dataf(!k[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h0800AA08AEAAFFAE;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( !\LessThan0~5_combout  & ( (!k[4]) # ((!\LessThan0~0_combout ) # (mlen[4])) ) )

	.dataa(!k[4]),
	.datab(gnd),
	.datac(!mlen[4]),
	.datad(!\LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'hFFAFFFAF00000000;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \present_state~30 (
// Equation(s):
// \present_state~30_combout  = ( \present_state.IDLE~q  & ( \LessThan0~4_combout  & ( (\rst_n~input_o  & !\present_state.INCR~q ) ) ) ) # ( !\present_state.IDLE~q  & ( \LessThan0~4_combout  & ( (\rst_n~input_o  & (\en~input_o  & !\present_state.INCR~q )) ) 
// ) ) # ( \present_state.IDLE~q  & ( !\LessThan0~4_combout  & ( (\rst_n~input_o  & ((!\present_state.INCR~q ) # (\LessThan0~6_combout ))) ) ) ) # ( !\present_state.IDLE~q  & ( !\LessThan0~4_combout  & ( (\rst_n~input_o  & (\en~input_o  & 
// ((!\present_state.INCR~q ) # (\LessThan0~6_combout )))) ) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\en~input_o ),
	.datac(!\LessThan0~6_combout ),
	.datad(!\present_state.INCR~q ),
	.datae(!\present_state.IDLE~q ),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~30 .extended_lut = "off";
defparam \present_state~30 .lut_mask = 64'h1101550511005500;
defparam \present_state~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N44
dffeas \present_state.IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.IDLE .is_wysiwyg = "true";
defparam \present_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \rdy~0 (
// Equation(s):
// \rdy~0_combout  = ( \present_state.IDLE~q  & ( \en~input_o  ) ) # ( !\present_state.IDLE~q  & ( \en~input_o  ) ) # ( \present_state.IDLE~q  & ( !\en~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\present_state.IDLE~q ),
	.dataf(!\en~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rdy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rdy~0 .extended_lut = "off";
defparam \rdy~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \rdy~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N51
cyclonev_lcell_comb \s_addr~0 (
// Equation(s):
// \s_addr~0_combout  = ( !\present_state.RDSJ2~q  & ( !\present_state.CALCJ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.CALCJ~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.RDSJ2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr~0 .extended_lut = "off";
defparam \s_addr~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \s_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \s_rddata[0]~input (
	.i(s_rddata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\s_rddata[0]~input_o ));
// synopsys translate_off
defparam \s_rddata[0]~input .bus_hold = "false";
defparam \s_rddata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y4_N38
dffeas \temp_i[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\temp_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_i[0] .is_wysiwyg = "true";
defparam \temp_i[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( temp_i[0] ) + ( j[0] ) + ( !VCC ))
// \Add1~2  = CARRY(( temp_i[0] ) + ( j[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!j[0]),
	.datad(!temp_i[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \Selector58~1 (
// Equation(s):
// \Selector58~1_combout  = ( \present_state.IDLE~q  & ( \present_state.RDSI2~q  & ( !\present_state.WRLEN2~q  ) ) ) # ( !\present_state.IDLE~q  & ( \present_state.RDSI2~q  & ( (!\present_state.WRLEN2~q  & !\en~input_o ) ) ) ) # ( \present_state.IDLE~q  & ( 
// !\present_state.RDSI2~q  & ( (!\present_state.WRLEN2~q  & \present_state.INCR~q ) ) ) ) # ( !\present_state.IDLE~q  & ( !\present_state.RDSI2~q  & ( (!\present_state.WRLEN2~q  & !\en~input_o ) ) ) )

	.dataa(!\present_state.WRLEN2~q ),
	.datab(gnd),
	.datac(!\en~input_o ),
	.datad(!\present_state.INCR~q ),
	.datae(!\present_state.IDLE~q ),
	.dataf(!\present_state.RDSI2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~1 .extended_lut = "off";
defparam \Selector58~1 .lut_mask = 64'hA0A000AAA0A0AAAA;
defparam \Selector58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \Selector58~2 (
// Equation(s):
// \Selector58~2_combout  = ( j[0] & ( (!\Selector58~1_combout ) # (\present_state.INCR~q ) ) )

	.dataa(gnd),
	.datab(!\Selector58~1_combout ),
	.datac(!\present_state.INCR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!j[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~2 .extended_lut = "off";
defparam \Selector58~2 .lut_mask = 64'h00000000CFCFCFCF;
defparam \Selector58~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = ( \LessThan0~4_combout  & ( \Selector58~1_combout  & ( (\Add1~1_sumout  & \present_state.RDSI2~q ) ) ) ) # ( !\LessThan0~4_combout  & ( \Selector58~1_combout  & ( (!\Add1~1_sumout  & (\Selector58~2_combout  & 
// ((\LessThan0~6_combout )))) # (\Add1~1_sumout  & (((\Selector58~2_combout  & \LessThan0~6_combout )) # (\present_state.RDSI2~q ))) ) ) ) # ( \LessThan0~4_combout  & ( !\Selector58~1_combout  & ( ((\Add1~1_sumout  & \present_state.RDSI2~q )) # 
// (\Selector58~2_combout ) ) ) ) # ( !\LessThan0~4_combout  & ( !\Selector58~1_combout  & ( ((\Add1~1_sumout  & \present_state.RDSI2~q )) # (\Selector58~2_combout ) ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Selector58~2_combout ),
	.datac(!\present_state.RDSI2~q ),
	.datad(!\LessThan0~6_combout ),
	.datae(!\LessThan0~4_combout ),
	.dataf(!\Selector58~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~0 .extended_lut = "off";
defparam \Selector58~0 .lut_mask = 64'h3737373705370505;
defparam \Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N50
dffeas \j[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[0]),
	.prn(vcc));
// synopsys translate_off
defparam \j[0] .is_wysiwyg = "true";
defparam \j[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( !\present_state.INCR~q  & ( \present_state.IDLE~q  & ( !\present_state.WRLEN2~q  ) ) )

	.dataa(gnd),
	.datab(!\present_state.WRLEN2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\present_state.INCR~q ),
	.dataf(!\present_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'h00000000CCCC0000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( i[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( i[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( i[0] & ( \Selector1~0_combout  & ( (((\en~input_o  & !\present_state.IDLE~q )) # (\Add0~1_sumout )) # (\WideNor0~1_combout ) ) ) ) # ( !i[0] & ( \Selector1~0_combout  & ( \Add0~1_sumout  ) ) ) # ( i[0] & ( !\Selector1~0_combout  
// & ( ((\en~input_o  & !\present_state.IDLE~q )) # (\WideNor0~1_combout ) ) ) )

	.dataa(!\en~input_o ),
	.datab(!\WideNor0~1_combout ),
	.datac(!\Add0~1_sumout ),
	.datad(!\present_state.IDLE~q ),
	.datae(!i[0]),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h000077330F0F7F3F;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \i[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N31
dffeas \temp_j[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_j[0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_j[0] .is_wysiwyg = "true";
defparam \temp_j[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( temp_j[0] ) + ( temp_i[0] ) + ( !VCC ))
// \Add2~2  = CARRY(( temp_j[0] ) + ( temp_i[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_i[0]),
	.datad(!temp_j[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N27
cyclonev_lcell_comb \s_addr~1 (
// Equation(s):
// \s_addr~1_combout  = ( \Add2~1_sumout  & ( ((!\s_addr~0_combout  & (j[0])) # (\s_addr~0_combout  & ((i[0])))) # (\present_state.WRSI2~q ) ) ) # ( !\Add2~1_sumout  & ( (!\present_state.WRSI2~q  & ((!\s_addr~0_combout  & (j[0])) # (\s_addr~0_combout  & 
// ((i[0]))))) ) )

	.dataa(!\s_addr~0_combout ),
	.datab(!\present_state.WRSI2~q ),
	.datac(!j[0]),
	.datad(!i[0]),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr~1 .extended_lut = "off";
defparam \s_addr~1 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \s_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \s_addr[5]~2 (
// Equation(s):
// \s_addr[5]~2_combout  = ( \s_addr[5]~13_combout  & ( \LessThan0~6_combout  & ( (!\rst_n~input_o ) # ((!\present_state.INCR~q  & (!\present_state.IDLE~q )) # (\present_state.INCR~q  & ((\LessThan0~4_combout )))) ) ) ) # ( !\s_addr[5]~13_combout  & ( 
// \LessThan0~6_combout  & ( !\rst_n~input_o  ) ) ) # ( \s_addr[5]~13_combout  & ( !\LessThan0~6_combout  & ( ((!\rst_n~input_o ) # (!\present_state.IDLE~q )) # (\present_state.INCR~q ) ) ) ) # ( !\s_addr[5]~13_combout  & ( !\LessThan0~6_combout  & ( 
// !\rst_n~input_o  ) ) )

	.dataa(!\present_state.INCR~q ),
	.datab(!\rst_n~input_o ),
	.datac(!\present_state.IDLE~q ),
	.datad(!\LessThan0~4_combout ),
	.datae(!\s_addr[5]~13_combout ),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr[5]~2 .extended_lut = "off";
defparam \s_addr[5]~2 .lut_mask = 64'hCCCCFDFDCCCCECFD;
defparam \s_addr[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \s_addr[5]~3 (
// Equation(s):
// \s_addr[5]~3_combout  = ( \present_state.IDLE~q  & ( (!\present_state.WRSJ2~q  & (!\present_state.RDSJ2~q  & !\present_state.INCR~q )) ) )

	.dataa(gnd),
	.datab(!\present_state.WRSJ2~q ),
	.datac(!\present_state.RDSJ2~q ),
	.datad(!\present_state.INCR~q ),
	.datae(gnd),
	.dataf(!\present_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr[5]~3 .extended_lut = "off";
defparam \s_addr[5]~3 .lut_mask = 64'h00000000C000C000;
defparam \s_addr[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \s_addr[5]~14 (
// Equation(s):
// \s_addr[5]~14_combout  = ( \s_addr[5]~3_combout  & ( (!\present_state.CALCI~q  & (!\present_state.WRSI2~q  & !\present_state.CALCJ~q )) ) )

	.dataa(!\present_state.CALCI~q ),
	.datab(gnd),
	.datac(!\present_state.WRSI2~q ),
	.datad(!\present_state.CALCJ~q ),
	.datae(gnd),
	.dataf(!\s_addr[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr[5]~14 .extended_lut = "off";
defparam \s_addr[5]~14 .lut_mask = 64'h00000000A000A000;
defparam \s_addr[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \s_addr[5]~4 (
// Equation(s):
// \s_addr[5]~4_combout  = ( \s_addr[5]~13_combout  & ( \s_addr[5]~14_combout  & ( !\rst_n~input_o  ) ) ) # ( !\s_addr[5]~13_combout  & ( \s_addr[5]~14_combout  & ( !\rst_n~input_o  ) ) ) # ( \s_addr[5]~13_combout  & ( !\s_addr[5]~14_combout  & ( 
// (!\rst_n~input_o ) # ((!\LessThan0~6_combout ) # ((!\present_state.INCR~q ) # (\LessThan0~4_combout ))) ) ) ) # ( !\s_addr[5]~13_combout  & ( !\s_addr[5]~14_combout  & ( !\rst_n~input_o  ) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\LessThan0~6_combout ),
	.datac(!\present_state.INCR~q ),
	.datad(!\LessThan0~4_combout ),
	.datae(!\s_addr[5]~13_combout ),
	.dataf(!\s_addr[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr[5]~4 .extended_lut = "off";
defparam \s_addr[5]~4 .lut_mask = 64'hAAAAFEFFAAAAAAAA;
defparam \s_addr[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N28
dffeas \s_addr[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(gnd),
	.ena(\s_addr[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_addr[0]~reg0 .is_wysiwyg = "true";
defparam \s_addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \s_rddata[1]~input (
	.i(s_rddata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\s_rddata[1]~input_o ));
// synopsys translate_off
defparam \s_rddata[1]~input .bus_hold = "false";
defparam \s_rddata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y4_N56
dffeas \temp_i[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\temp_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_i[1] .is_wysiwyg = "true";
defparam \temp_i[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( temp_i[1] ) + ( j[1] ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( temp_i[1] ) + ( j[1] ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!j[1]),
	.datad(!temp_i[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N45
cyclonev_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = ( \Add1~5_sumout  & ( ((j[1] & ((!\s_addr[5]~12_combout ) # (\WideNor0~0_combout )))) # (\present_state.RDSI2~q ) ) ) # ( !\Add1~5_sumout  & ( (j[1] & ((!\s_addr[5]~12_combout ) # ((!\present_state.RDSI2~q  & \WideNor0~0_combout 
// )))) ) )

	.dataa(!\present_state.RDSI2~q ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\s_addr[5]~12_combout ),
	.datad(!j[1]),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~0 .extended_lut = "off";
defparam \Selector57~0 .lut_mask = 64'h00F200F255F755F7;
defparam \Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N47
dffeas \j[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[1]),
	.prn(vcc));
// synopsys translate_off
defparam \j[1] .is_wysiwyg = "true";
defparam \j[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( i[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( i[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( i[1] & ( \Add0~5_sumout  & ( (((!\present_state.IDLE~q  & \en~input_o )) # (\Selector1~0_combout )) # (\WideNor0~1_combout ) ) ) ) # ( !i[1] & ( \Add0~5_sumout  & ( \Selector1~0_combout  ) ) ) # ( i[1] & ( !\Add0~5_sumout  & ( 
// ((!\present_state.IDLE~q  & \en~input_o )) # (\WideNor0~1_combout ) ) ) )

	.dataa(!\present_state.IDLE~q ),
	.datab(!\WideNor0~1_combout ),
	.datac(!\Selector1~0_combout ),
	.datad(!\en~input_o ),
	.datae(!i[1]),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h000033BB0F0F3FBF;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \i[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N35
dffeas \temp_j[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_j[1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_j[1] .is_wysiwyg = "true";
defparam \temp_j[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( temp_j[1] ) + ( temp_i[1] ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( temp_j[1] ) + ( temp_i[1] ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_i[1]),
	.datad(!temp_j[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \s_addr~5 (
// Equation(s):
// \s_addr~5_combout  = ( \Add2~5_sumout  & ( ((!\s_addr~0_combout  & (j[1])) # (\s_addr~0_combout  & ((i[1])))) # (\present_state.WRSI2~q ) ) ) # ( !\Add2~5_sumout  & ( (!\present_state.WRSI2~q  & ((!\s_addr~0_combout  & (j[1])) # (\s_addr~0_combout  & 
// ((i[1]))))) ) )

	.dataa(!\s_addr~0_combout ),
	.datab(!\present_state.WRSI2~q ),
	.datac(!j[1]),
	.datad(!i[1]),
	.datae(gnd),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr~5 .extended_lut = "off";
defparam \s_addr~5 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \s_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N55
dffeas \s_addr[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(gnd),
	.ena(\s_addr[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_addr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_addr[1]~reg0 .is_wysiwyg = "true";
defparam \s_addr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( i[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( i[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N57
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( i[2] & ( \Add0~9_sumout  & ( (((!\present_state.IDLE~q  & \en~input_o )) # (\Selector1~0_combout )) # (\WideNor0~1_combout ) ) ) ) # ( !i[2] & ( \Add0~9_sumout  & ( \Selector1~0_combout  ) ) ) # ( i[2] & ( !\Add0~9_sumout  & ( 
// ((!\present_state.IDLE~q  & \en~input_o )) # (\WideNor0~1_combout ) ) ) )

	.dataa(!\present_state.IDLE~q ),
	.datab(!\WideNor0~1_combout ),
	.datac(!\Selector1~0_combout ),
	.datad(!\en~input_o ),
	.datae(!i[2]),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h000033BB0F0F3FBF;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N59
dffeas \i[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \s_rddata[2]~input (
	.i(s_rddata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\s_rddata[2]~input_o ));
// synopsys translate_off
defparam \s_rddata[2]~input .bus_hold = "false";
defparam \s_rddata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y4_N59
dffeas \temp_i[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\temp_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_i[2] .is_wysiwyg = "true";
defparam \temp_i[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( j[2] ) + ( temp_i[2] ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( j[2] ) + ( temp_i[2] ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_i[2]),
	.datad(!j[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = ( \present_state.RDSI2~q  & ( ((!\s_addr[5]~12_combout  & j[2])) # (\Add1~9_sumout ) ) ) # ( !\present_state.RDSI2~q  & ( (j[2] & ((!\s_addr[5]~12_combout ) # (\WideNor0~0_combout ))) ) )

	.dataa(!\s_addr[5]~12_combout ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\Add1~9_sumout ),
	.datad(!j[2]),
	.datae(gnd),
	.dataf(!\present_state.RDSI2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~0 .extended_lut = "off";
defparam \Selector56~0 .lut_mask = 64'h00BB00BB0FAF0FAF;
defparam \Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N8
dffeas \j[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[2]),
	.prn(vcc));
// synopsys translate_off
defparam \j[2] .is_wysiwyg = "true";
defparam \j[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N37
dffeas \temp_j[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_j[2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_j[2] .is_wysiwyg = "true";
defparam \temp_j[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( temp_j[2] ) + ( temp_i[2] ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( temp_j[2] ) + ( temp_i[2] ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_i[2]),
	.datad(!temp_j[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \s_addr~6 (
// Equation(s):
// \s_addr~6_combout  = ( \Add2~9_sumout  & ( ((!\s_addr~0_combout  & ((j[2]))) # (\s_addr~0_combout  & (i[2]))) # (\present_state.WRSI2~q ) ) ) # ( !\Add2~9_sumout  & ( (!\present_state.WRSI2~q  & ((!\s_addr~0_combout  & ((j[2]))) # (\s_addr~0_combout  & 
// (i[2])))) ) )

	.dataa(!\s_addr~0_combout ),
	.datab(!\present_state.WRSI2~q ),
	.datac(!i[2]),
	.datad(!j[2]),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr~6 .extended_lut = "off";
defparam \s_addr~6 .lut_mask = 64'h048C048C37BF37BF;
defparam \s_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N25
dffeas \s_addr[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(gnd),
	.ena(\s_addr[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_addr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_addr[2]~reg0 .is_wysiwyg = "true";
defparam \s_addr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \s_rddata[3]~input (
	.i(s_rddata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\s_rddata[3]~input_o ));
// synopsys translate_off
defparam \s_rddata[3]~input .bus_hold = "false";
defparam \s_rddata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y4_N41
dffeas \temp_i[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\temp_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_i[3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_i[3] .is_wysiwyg = "true";
defparam \temp_i[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( j[3] ) + ( temp_i[3] ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( j[3] ) + ( temp_i[3] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_i[3]),
	.datad(!j[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = ( \WideNor0~0_combout  & ( (!\present_state.RDSI2~q  & (((j[3])))) # (\present_state.RDSI2~q  & (((!\s_addr[5]~12_combout  & j[3])) # (\Add1~13_sumout ))) ) ) # ( !\WideNor0~0_combout  & ( (!\present_state.RDSI2~q  & 
// (!\s_addr[5]~12_combout  & ((j[3])))) # (\present_state.RDSI2~q  & (((!\s_addr[5]~12_combout  & j[3])) # (\Add1~13_sumout ))) ) )

	.dataa(!\present_state.RDSI2~q ),
	.datab(!\s_addr[5]~12_combout ),
	.datac(!\Add1~13_sumout ),
	.datad(!j[3]),
	.datae(gnd),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~0 .extended_lut = "off";
defparam \Selector55~0 .lut_mask = 64'h05CD05CD05EF05EF;
defparam \Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N29
dffeas \j[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[3]),
	.prn(vcc));
// synopsys translate_off
defparam \j[3] .is_wysiwyg = "true";
defparam \j[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( i[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( i[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( i[3] & ( \Add0~13_sumout  & ( (((!\present_state.IDLE~q  & \en~input_o )) # (\Selector1~0_combout )) # (\WideNor0~1_combout ) ) ) ) # ( !i[3] & ( \Add0~13_sumout  & ( \Selector1~0_combout  ) ) ) # ( i[3] & ( !\Add0~13_sumout  & 
// ( ((!\present_state.IDLE~q  & \en~input_o )) # (\WideNor0~1_combout ) ) ) )

	.dataa(!\present_state.IDLE~q ),
	.datab(!\WideNor0~1_combout ),
	.datac(!\en~input_o ),
	.datad(!\Selector1~0_combout ),
	.datae(!i[3]),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h00003B3B00FF3BFF;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N14
dffeas \i[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i[3] .is_wysiwyg = "true";
defparam \i[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N41
dffeas \temp_j[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_j[3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_j[3] .is_wysiwyg = "true";
defparam \temp_j[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( temp_j[3] ) + ( temp_i[3] ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( temp_j[3] ) + ( temp_i[3] ) + ( \Add2~10  ))

	.dataa(!temp_i[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!temp_j[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N57
cyclonev_lcell_comb \s_addr~7 (
// Equation(s):
// \s_addr~7_combout  = ( \Add2~13_sumout  & ( ((!\s_addr~0_combout  & (j[3])) # (\s_addr~0_combout  & ((i[3])))) # (\present_state.WRSI2~q ) ) ) # ( !\Add2~13_sumout  & ( (!\present_state.WRSI2~q  & ((!\s_addr~0_combout  & (j[3])) # (\s_addr~0_combout  & 
// ((i[3]))))) ) )

	.dataa(!\s_addr~0_combout ),
	.datab(!\present_state.WRSI2~q ),
	.datac(!j[3]),
	.datad(!i[3]),
	.datae(gnd),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr~7 .extended_lut = "off";
defparam \s_addr~7 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \s_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N58
dffeas \s_addr[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(gnd),
	.ena(\s_addr[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_addr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_addr[3]~reg0 .is_wysiwyg = "true";
defparam \s_addr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( i[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( i[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( i[4] & ( \Add0~17_sumout  & ( (((\en~input_o  & !\present_state.IDLE~q )) # (\Selector1~0_combout )) # (\WideNor0~1_combout ) ) ) ) # ( !i[4] & ( \Add0~17_sumout  & ( \Selector1~0_combout  ) ) ) # ( i[4] & ( !\Add0~17_sumout  & 
// ( ((\en~input_o  & !\present_state.IDLE~q )) # (\WideNor0~1_combout ) ) ) )

	.dataa(!\en~input_o ),
	.datab(!\WideNor0~1_combout ),
	.datac(!\Selector1~0_combout ),
	.datad(!\present_state.IDLE~q ),
	.datae(!i[4]),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h000077330F0F7F3F;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \i[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i[4] .is_wysiwyg = "true";
defparam \i[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \s_rddata[4]~input (
	.i(s_rddata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\s_rddata[4]~input_o ));
// synopsys translate_off
defparam \s_rddata[4]~input .bus_hold = "false";
defparam \s_rddata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y4_N5
dffeas \temp_i[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\temp_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_i[4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_i[4] .is_wysiwyg = "true";
defparam \temp_i[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( j[4] ) + ( temp_i[4] ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( j[4] ) + ( temp_i[4] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!j[4]),
	.datac(!temp_i[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = ( \Add1~17_sumout  & ( ((j[4] & ((!\s_addr[5]~12_combout ) # (\WideNor0~0_combout )))) # (\present_state.RDSI2~q ) ) ) # ( !\Add1~17_sumout  & ( (j[4] & ((!\s_addr[5]~12_combout ) # ((!\present_state.RDSI2~q  & \WideNor0~0_combout 
// )))) ) )

	.dataa(!\present_state.RDSI2~q ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\s_addr[5]~12_combout ),
	.datad(!j[4]),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~0 .extended_lut = "off";
defparam \Selector54~0 .lut_mask = 64'h00F200F255F755F7;
defparam \Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N44
dffeas \j[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[4]),
	.prn(vcc));
// synopsys translate_off
defparam \j[4] .is_wysiwyg = "true";
defparam \j[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N43
dffeas \temp_j[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_j[4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_j[4] .is_wysiwyg = "true";
defparam \temp_j[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( temp_j[4] ) + ( temp_i[4] ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( temp_j[4] ) + ( temp_i[4] ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_i[4]),
	.datad(!temp_j[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \s_addr~8 (
// Equation(s):
// \s_addr~8_combout  = ( \Add2~17_sumout  & ( ((!\s_addr~0_combout  & ((j[4]))) # (\s_addr~0_combout  & (i[4]))) # (\present_state.WRSI2~q ) ) ) # ( !\Add2~17_sumout  & ( (!\present_state.WRSI2~q  & ((!\s_addr~0_combout  & ((j[4]))) # (\s_addr~0_combout  & 
// (i[4])))) ) )

	.dataa(!\s_addr~0_combout ),
	.datab(!\present_state.WRSI2~q ),
	.datac(!i[4]),
	.datad(!j[4]),
	.datae(gnd),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr~8 .extended_lut = "off";
defparam \s_addr~8 .lut_mask = 64'h048C048C37BF37BF;
defparam \s_addr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N19
dffeas \s_addr[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_addr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(gnd),
	.ena(\s_addr[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_addr[4]~reg0 .is_wysiwyg = "true";
defparam \s_addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( i[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( i[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( i[5] & ( \Add0~21_sumout  & ( (((!\present_state.IDLE~q  & \en~input_o )) # (\Selector1~0_combout )) # (\WideNor0~1_combout ) ) ) ) # ( !i[5] & ( \Add0~21_sumout  & ( \Selector1~0_combout  ) ) ) # ( i[5] & ( !\Add0~21_sumout  & 
// ( ((!\present_state.IDLE~q  & \en~input_o )) # (\WideNor0~1_combout ) ) ) )

	.dataa(!\present_state.IDLE~q ),
	.datab(!\WideNor0~1_combout ),
	.datac(!\en~input_o ),
	.datad(!\Selector1~0_combout ),
	.datae(!i[5]),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h00003B3B00FF3BFF;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N56
dffeas \i[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i[5] .is_wysiwyg = "true";
defparam \i[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \s_rddata[5]~input (
	.i(s_rddata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\s_rddata[5]~input_o ));
// synopsys translate_off
defparam \s_rddata[5]~input .bus_hold = "false";
defparam \s_rddata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \temp_i[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\temp_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_i[5]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_i[5] .is_wysiwyg = "true";
defparam \temp_i[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( temp_i[5] ) + ( j[5] ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( temp_i[5] ) + ( j[5] ) + ( \Add1~18  ))

	.dataa(!j[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!temp_i[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = ( \Add1~21_sumout  & ( ((j[5] & ((!\s_addr[5]~12_combout ) # (\WideNor0~0_combout )))) # (\present_state.RDSI2~q ) ) ) # ( !\Add1~21_sumout  & ( (j[5] & ((!\s_addr[5]~12_combout ) # ((!\present_state.RDSI2~q  & \WideNor0~0_combout 
// )))) ) )

	.dataa(!\present_state.RDSI2~q ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\s_addr[5]~12_combout ),
	.datad(!j[5]),
	.datae(gnd),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~0 .extended_lut = "off";
defparam \Selector53~0 .lut_mask = 64'h00F200F255F755F7;
defparam \Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N35
dffeas \j[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[5]),
	.prn(vcc));
// synopsys translate_off
defparam \j[5] .is_wysiwyg = "true";
defparam \j[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N46
dffeas \temp_j[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_j[5]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_j[5] .is_wysiwyg = "true";
defparam \temp_j[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( temp_j[5] ) + ( temp_i[5] ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( temp_j[5] ) + ( temp_i[5] ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_i[5]),
	.datad(!temp_j[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N21
cyclonev_lcell_comb \s_addr~9 (
// Equation(s):
// \s_addr~9_combout  = ( \Add2~21_sumout  & ( ((!\s_addr~0_combout  & ((j[5]))) # (\s_addr~0_combout  & (i[5]))) # (\present_state.WRSI2~q ) ) ) # ( !\Add2~21_sumout  & ( (!\present_state.WRSI2~q  & ((!\s_addr~0_combout  & ((j[5]))) # (\s_addr~0_combout  & 
// (i[5])))) ) )

	.dataa(!\s_addr~0_combout ),
	.datab(!\present_state.WRSI2~q ),
	.datac(!i[5]),
	.datad(!j[5]),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr~9 .extended_lut = "off";
defparam \s_addr~9 .lut_mask = 64'h048C048C37BF37BF;
defparam \s_addr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N22
dffeas \s_addr[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_addr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(gnd),
	.ena(\s_addr[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_addr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_addr[5]~reg0 .is_wysiwyg = "true";
defparam \s_addr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( i[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( i[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( i[6] & ( \Add0~25_sumout  & ( (((\en~input_o  & !\present_state.IDLE~q )) # (\Selector1~0_combout )) # (\WideNor0~1_combout ) ) ) ) # ( !i[6] & ( \Add0~25_sumout  & ( \Selector1~0_combout  ) ) ) # ( i[6] & ( !\Add0~25_sumout  & 
// ( ((\en~input_o  & !\present_state.IDLE~q )) # (\WideNor0~1_combout ) ) ) )

	.dataa(!\en~input_o ),
	.datab(!\WideNor0~1_combout ),
	.datac(!\present_state.IDLE~q ),
	.datad(!\Selector1~0_combout ),
	.datae(!i[6]),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h0000737300FF73FF;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N26
dffeas \i[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i[6] .is_wysiwyg = "true";
defparam \i[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \s_rddata[6]~input (
	.i(s_rddata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\s_rddata[6]~input_o ));
// synopsys translate_off
defparam \s_rddata[6]~input .bus_hold = "false";
defparam \s_rddata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y4_N20
dffeas \temp_i[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\temp_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_i[6]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_i[6] .is_wysiwyg = "true";
defparam \temp_i[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( temp_i[6] ) + ( j[6] ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( temp_i[6] ) + ( j[6] ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!j[6]),
	.datad(!temp_i[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = ( \Add1~25_sumout  & ( ((j[6] & ((!\s_addr[5]~12_combout ) # (\WideNor0~0_combout )))) # (\present_state.RDSI2~q ) ) ) # ( !\Add1~25_sumout  & ( (j[6] & ((!\s_addr[5]~12_combout ) # ((!\present_state.RDSI2~q  & \WideNor0~0_combout 
// )))) ) )

	.dataa(!\present_state.RDSI2~q ),
	.datab(!\s_addr[5]~12_combout ),
	.datac(!\WideNor0~0_combout ),
	.datad(!j[6]),
	.datae(gnd),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~0 .extended_lut = "off";
defparam \Selector52~0 .lut_mask = 64'h00CE00CE55DF55DF;
defparam \Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N26
dffeas \j[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[6]),
	.prn(vcc));
// synopsys translate_off
defparam \j[6] .is_wysiwyg = "true";
defparam \j[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N50
dffeas \temp_j[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_j[6]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_j[6] .is_wysiwyg = "true";
defparam \temp_j[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( temp_j[6] ) + ( temp_i[6] ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( temp_j[6] ) + ( temp_i[6] ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_i[6]),
	.datad(!temp_j[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \s_addr~10 (
// Equation(s):
// \s_addr~10_combout  = ( \present_state.WRSI2~q  & ( \Add2~25_sumout  ) ) # ( !\present_state.WRSI2~q  & ( \Add2~25_sumout  & ( (!\s_addr~0_combout  & ((j[6]))) # (\s_addr~0_combout  & (i[6])) ) ) ) # ( !\present_state.WRSI2~q  & ( !\Add2~25_sumout  & ( 
// (!\s_addr~0_combout  & ((j[6]))) # (\s_addr~0_combout  & (i[6])) ) ) )

	.dataa(!i[6]),
	.datab(gnd),
	.datac(!\s_addr~0_combout ),
	.datad(!j[6]),
	.datae(!\present_state.WRSI2~q ),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr~10 .extended_lut = "off";
defparam \s_addr~10 .lut_mask = 64'h05F5000005F5FFFF;
defparam \s_addr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N25
dffeas \s_addr[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_addr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(gnd),
	.ena(\s_addr[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_addr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_addr[6]~reg0 .is_wysiwyg = "true";
defparam \s_addr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( i[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( i[7] & ( \Selector1~0_combout  & ( (((!\present_state.IDLE~q  & \en~input_o )) # (\WideNor0~1_combout )) # (\Add0~29_sumout ) ) ) ) # ( !i[7] & ( \Selector1~0_combout  & ( \Add0~29_sumout  ) ) ) # ( i[7] & ( 
// !\Selector1~0_combout  & ( ((!\present_state.IDLE~q  & \en~input_o )) # (\WideNor0~1_combout ) ) ) )

	.dataa(!\present_state.IDLE~q ),
	.datab(!\en~input_o ),
	.datac(!\Add0~29_sumout ),
	.datad(!\WideNor0~1_combout ),
	.datae(!i[7]),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h000022FF0F0F2FFF;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N8
dffeas \i[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i[7] .is_wysiwyg = "true";
defparam \i[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \s_rddata[7]~input (
	.i(s_rddata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\s_rddata[7]~input_o ));
// synopsys translate_off
defparam \s_rddata[7]~input .bus_hold = "false";
defparam \s_rddata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y4_N2
dffeas \temp_i[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\temp_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_i[7]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_i[7] .is_wysiwyg = "true";
defparam \temp_i[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N53
dffeas \temp_j[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_j[7]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_j[7] .is_wysiwyg = "true";
defparam \temp_j[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( temp_j[7] ) + ( temp_i[7] ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_i[7]),
	.datad(!temp_j[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( j[7] ) + ( temp_i[7] ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(!temp_i[7]),
	.datac(!j[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = ( \s_addr[5]~12_combout  & ( (!\present_state.RDSI2~q  & (\WideNor0~0_combout  & ((j[7])))) # (\present_state.RDSI2~q  & (((\Add1~29_sumout )))) ) ) # ( !\s_addr[5]~12_combout  & ( ((\present_state.RDSI2~q  & \Add1~29_sumout )) # 
// (j[7]) ) )

	.dataa(!\present_state.RDSI2~q ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\Add1~29_sumout ),
	.datad(!j[7]),
	.datae(gnd),
	.dataf(!\s_addr[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~0 .extended_lut = "off";
defparam \Selector51~0 .lut_mask = 64'h05FF05FF05270527;
defparam \Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N32
dffeas \j[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[7]),
	.prn(vcc));
// synopsys translate_off
defparam \j[7] .is_wysiwyg = "true";
defparam \j[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \s_addr~11 (
// Equation(s):
// \s_addr~11_combout  = ( \Add2~29_sumout  & ( j[7] & ( (!\s_addr~0_combout ) # ((\present_state.WRSI2~q ) # (i[7])) ) ) ) # ( !\Add2~29_sumout  & ( j[7] & ( (!\present_state.WRSI2~q  & ((!\s_addr~0_combout ) # (i[7]))) ) ) ) # ( \Add2~29_sumout  & ( !j[7] 
// & ( ((\s_addr~0_combout  & i[7])) # (\present_state.WRSI2~q ) ) ) ) # ( !\Add2~29_sumout  & ( !j[7] & ( (\s_addr~0_combout  & (i[7] & !\present_state.WRSI2~q )) ) ) )

	.dataa(!\s_addr~0_combout ),
	.datab(!i[7]),
	.datac(!\present_state.WRSI2~q ),
	.datad(gnd),
	.datae(!\Add2~29_sumout ),
	.dataf(!j[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_addr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_addr~11 .extended_lut = "off";
defparam \s_addr~11 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \s_addr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N55
dffeas \s_addr[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_addr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(gnd),
	.ena(\s_addr[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_addr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_addr[7]~reg0 .is_wysiwyg = "true";
defparam \s_addr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N3
cyclonev_lcell_comb \s_wrdata[0]~reg0feeder (
// Equation(s):
// \s_wrdata[0]~reg0feeder_combout  = ( temp_j[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp_j[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_wrdata[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_wrdata[0]~reg0feeder .extended_lut = "off";
defparam \s_wrdata[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_wrdata[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \s_wrdata[0]~0 (
// Equation(s):
// \s_wrdata[0]~0_combout  = ( \s_addr[5]~13_combout  & ( \s_addr[5]~3_combout  & ( !\rst_n~input_o  ) ) ) # ( !\s_addr[5]~13_combout  & ( \s_addr[5]~3_combout  & ( !\rst_n~input_o  ) ) ) # ( \s_addr[5]~13_combout  & ( !\s_addr[5]~3_combout  & ( 
// (!\rst_n~input_o ) # ((!\LessThan0~6_combout ) # ((!\present_state.INCR~q ) # (\LessThan0~4_combout ))) ) ) ) # ( !\s_addr[5]~13_combout  & ( !\s_addr[5]~3_combout  & ( !\rst_n~input_o  ) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\LessThan0~6_combout ),
	.datac(!\LessThan0~4_combout ),
	.datad(!\present_state.INCR~q ),
	.datae(!\s_addr[5]~13_combout ),
	.dataf(!\s_addr[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_wrdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_wrdata[0]~0 .extended_lut = "off";
defparam \s_wrdata[0]~0 .lut_mask = 64'hAAAAFFEFAAAAAAAA;
defparam \s_wrdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N4
dffeas \s_wrdata[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_wrdata[0]~reg0feeder_combout ),
	.asdata(temp_i[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.WRSJ2~q ),
	.ena(\s_wrdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_wrdata[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_wrdata[0]~reg0 .is_wysiwyg = "true";
defparam \s_wrdata[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \s_wrdata[1]~reg0feeder (
// Equation(s):
// \s_wrdata[1]~reg0feeder_combout  = ( temp_j[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp_j[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_wrdata[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_wrdata[1]~reg0feeder .extended_lut = "off";
defparam \s_wrdata[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_wrdata[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N56
dffeas \s_wrdata[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_wrdata[1]~reg0feeder_combout ),
	.asdata(temp_i[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.WRSJ2~q ),
	.ena(\s_wrdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_wrdata[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_wrdata[1]~reg0 .is_wysiwyg = "true";
defparam \s_wrdata[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N51
cyclonev_lcell_comb \s_wrdata[2]~reg0feeder (
// Equation(s):
// \s_wrdata[2]~reg0feeder_combout  = ( temp_j[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp_j[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_wrdata[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_wrdata[2]~reg0feeder .extended_lut = "off";
defparam \s_wrdata[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_wrdata[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N52
dffeas \s_wrdata[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_wrdata[2]~reg0feeder_combout ),
	.asdata(temp_i[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.WRSJ2~q ),
	.ena(\s_wrdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_wrdata[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_wrdata[2]~reg0 .is_wysiwyg = "true";
defparam \s_wrdata[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \s_wrdata[3]~reg0feeder (
// Equation(s):
// \s_wrdata[3]~reg0feeder_combout  = ( temp_j[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp_j[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_wrdata[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_wrdata[3]~reg0feeder .extended_lut = "off";
defparam \s_wrdata[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_wrdata[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N31
dffeas \s_wrdata[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_wrdata[3]~reg0feeder_combout ),
	.asdata(temp_i[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.WRSJ2~q ),
	.ena(\s_wrdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_wrdata[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_wrdata[3]~reg0 .is_wysiwyg = "true";
defparam \s_wrdata[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N15
cyclonev_lcell_comb \s_wrdata[4]~reg0feeder (
// Equation(s):
// \s_wrdata[4]~reg0feeder_combout  = ( temp_j[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp_j[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_wrdata[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_wrdata[4]~reg0feeder .extended_lut = "off";
defparam \s_wrdata[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_wrdata[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N16
dffeas \s_wrdata[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_wrdata[4]~reg0feeder_combout ),
	.asdata(temp_i[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.WRSJ2~q ),
	.ena(\s_wrdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_wrdata[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_wrdata[4]~reg0 .is_wysiwyg = "true";
defparam \s_wrdata[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \s_wrdata[5]~reg0feeder (
// Equation(s):
// \s_wrdata[5]~reg0feeder_combout  = ( temp_j[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp_j[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_wrdata[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_wrdata[5]~reg0feeder .extended_lut = "off";
defparam \s_wrdata[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_wrdata[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N19
dffeas \s_wrdata[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_wrdata[5]~reg0feeder_combout ),
	.asdata(temp_i[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.WRSJ2~q ),
	.ena(\s_wrdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_wrdata[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_wrdata[5]~reg0 .is_wysiwyg = "true";
defparam \s_wrdata[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N39
cyclonev_lcell_comb \s_wrdata[6]~reg0feeder (
// Equation(s):
// \s_wrdata[6]~reg0feeder_combout  = ( temp_j[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp_j[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_wrdata[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_wrdata[6]~reg0feeder .extended_lut = "off";
defparam \s_wrdata[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_wrdata[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N40
dffeas \s_wrdata[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_wrdata[6]~reg0feeder_combout ),
	.asdata(temp_i[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.WRSJ2~q ),
	.ena(\s_wrdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_wrdata[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_wrdata[6]~reg0 .is_wysiwyg = "true";
defparam \s_wrdata[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N6
cyclonev_lcell_comb \s_wrdata[7]~reg0feeder (
// Equation(s):
// \s_wrdata[7]~reg0feeder_combout  = ( temp_j[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp_j[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_wrdata[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_wrdata[7]~reg0feeder .extended_lut = "off";
defparam \s_wrdata[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_wrdata[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N7
dffeas \s_wrdata[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\s_wrdata[7]~reg0feeder_combout ),
	.asdata(temp_i[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.WRSJ2~q ),
	.ena(\s_wrdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_wrdata[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_wrdata[7]~reg0 .is_wysiwyg = "true";
defparam \s_wrdata[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N45
cyclonev_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = ( !\present_state.INCR~q  & ( (!\present_state.WRSJ2~q  & (\s_wren~reg0_q  & (\present_state.IDLE~q  & !\present_state.WRSI2~q ))) ) )

	.dataa(!\present_state.WRSJ2~q ),
	.datab(!\s_wren~reg0_q ),
	.datac(!\present_state.IDLE~q ),
	.datad(!\present_state.WRSI2~q ),
	.datae(gnd),
	.dataf(!\present_state.INCR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector67~0 .extended_lut = "off";
defparam \Selector67~0 .lut_mask = 64'h0200020000000000;
defparam \Selector67~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \Selector67~1 (
// Equation(s):
// \Selector67~1_combout  = ( !\present_state.WRSJ1~q  & ( !\present_state.WRSI1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.WRSI1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.WRSJ1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector67~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector67~1 .extended_lut = "off";
defparam \Selector67~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \Selector67~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N39
cyclonev_lcell_comb \Selector67~2 (
// Equation(s):
// \Selector67~2_combout  = ( \s_wren~reg0_q  & ( \Selector1~0_combout  ) ) # ( !\s_wren~reg0_q  & ( \Selector1~0_combout  & ( (!\Selector67~1_combout ) # (\Selector67~0_combout ) ) ) ) # ( \s_wren~reg0_q  & ( !\Selector1~0_combout  & ( 
// ((!\Selector67~1_combout ) # ((\en~input_o  & !\present_state.IDLE~q ))) # (\Selector67~0_combout ) ) ) ) # ( !\s_wren~reg0_q  & ( !\Selector1~0_combout  & ( (!\Selector67~1_combout ) # (\Selector67~0_combout ) ) ) )

	.dataa(!\en~input_o ),
	.datab(!\Selector67~0_combout ),
	.datac(!\present_state.IDLE~q ),
	.datad(!\Selector67~1_combout ),
	.datae(!\s_wren~reg0_q ),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector67~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector67~2 .extended_lut = "off";
defparam \Selector67~2 .lut_mask = 64'hFF33FF73FF33FFFF;
defparam \Selector67~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N41
dffeas \s_wren~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector67~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_wren~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_wren~reg0 .is_wysiwyg = "true";
defparam \s_wren~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N48
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \Selector1~0_combout  & ( ((k[0] & \present_state.RDSP2~q )) # (\ct_addr[0]~reg0_q ) ) ) # ( !\Selector1~0_combout  & ( (!\present_state.RDSP2~q  & (((\WideNor0~0_combout  & \ct_addr[0]~reg0_q )))) # (\present_state.RDSP2~q  & 
// (k[0])) ) )

	.dataa(!k[0]),
	.datab(!\WideNor0~0_combout ),
	.datac(!\present_state.RDSP2~q ),
	.datad(!\ct_addr[0]~reg0_q ),
	.datae(gnd),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h0535053505FF05FF;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N49
dffeas \ct_addr[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ct_addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ct_addr[0]~reg0 .is_wysiwyg = "true";
defparam \ct_addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \ct_addr[1]~reg0_q  & ( \Selector1~0_combout  ) ) # ( !\ct_addr[1]~reg0_q  & ( \Selector1~0_combout  & ( (\present_state.RDSP2~q  & k[1]) ) ) ) # ( \ct_addr[1]~reg0_q  & ( !\Selector1~0_combout  & ( (!\present_state.RDSP2~q  & 
// (\WideNor0~0_combout )) # (\present_state.RDSP2~q  & ((k[1]))) ) ) ) # ( !\ct_addr[1]~reg0_q  & ( !\Selector1~0_combout  & ( (\present_state.RDSP2~q  & k[1]) ) ) )

	.dataa(!\present_state.RDSP2~q ),
	.datab(!\WideNor0~0_combout ),
	.datac(!k[1]),
	.datad(gnd),
	.datae(!\ct_addr[1]~reg0_q ),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h050527270505FFFF;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N31
dffeas \ct_addr[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ct_addr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ct_addr[1]~reg0 .is_wysiwyg = "true";
defparam \ct_addr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \ct_addr[2]~reg0_q  & ( \Selector1~0_combout  ) ) # ( !\ct_addr[2]~reg0_q  & ( \Selector1~0_combout  & ( (\present_state.RDSP2~q  & k[2]) ) ) ) # ( \ct_addr[2]~reg0_q  & ( !\Selector1~0_combout  & ( (!\present_state.RDSP2~q  & 
// ((\WideNor0~0_combout ))) # (\present_state.RDSP2~q  & (k[2])) ) ) ) # ( !\ct_addr[2]~reg0_q  & ( !\Selector1~0_combout  & ( (\present_state.RDSP2~q  & k[2]) ) ) )

	.dataa(!\present_state.RDSP2~q ),
	.datab(!k[2]),
	.datac(!\WideNor0~0_combout ),
	.datad(gnd),
	.datae(!\ct_addr[2]~reg0_q ),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h11111B1B1111FFFF;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N58
dffeas \ct_addr[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ct_addr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ct_addr[2]~reg0 .is_wysiwyg = "true";
defparam \ct_addr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \Selector1~0_combout  & ( ((\present_state.RDSP2~q  & k[3])) # (\ct_addr[3]~reg0_q ) ) ) # ( !\Selector1~0_combout  & ( (!\present_state.RDSP2~q  & (\WideNor0~0_combout  & ((\ct_addr[3]~reg0_q )))) # (\present_state.RDSP2~q  & 
// (((k[3])))) ) )

	.dataa(!\present_state.RDSP2~q ),
	.datab(!\WideNor0~0_combout ),
	.datac(!k[3]),
	.datad(!\ct_addr[3]~reg0_q ),
	.datae(gnd),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h0527052705FF05FF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N13
dffeas \ct_addr[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ct_addr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ct_addr[3]~reg0 .is_wysiwyg = "true";
defparam \ct_addr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \ct_addr[4]~reg0_q  & ( \Selector1~0_combout  ) ) # ( !\ct_addr[4]~reg0_q  & ( \Selector1~0_combout  & ( (k[4] & \present_state.RDSP2~q ) ) ) ) # ( \ct_addr[4]~reg0_q  & ( !\Selector1~0_combout  & ( (!\present_state.RDSP2~q  & 
// ((\WideNor0~0_combout ))) # (\present_state.RDSP2~q  & (k[4])) ) ) ) # ( !\ct_addr[4]~reg0_q  & ( !\Selector1~0_combout  & ( (k[4] & \present_state.RDSP2~q ) ) ) )

	.dataa(!k[4]),
	.datab(gnd),
	.datac(!\WideNor0~0_combout ),
	.datad(!\present_state.RDSP2~q ),
	.datae(!\ct_addr[4]~reg0_q ),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h00550F550055FFFF;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N4
dffeas \ct_addr[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ct_addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ct_addr[4]~reg0 .is_wysiwyg = "true";
defparam \ct_addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N15
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \Selector1~0_combout  & ( ((\present_state.RDSP2~q  & k[5])) # (\ct_addr[5]~reg0_q ) ) ) # ( !\Selector1~0_combout  & ( (!\present_state.RDSP2~q  & (\WideNor0~0_combout  & ((\ct_addr[5]~reg0_q )))) # (\present_state.RDSP2~q  & 
// (((k[5])))) ) )

	.dataa(!\present_state.RDSP2~q ),
	.datab(!\WideNor0~0_combout ),
	.datac(!k[5]),
	.datad(!\ct_addr[5]~reg0_q ),
	.datae(gnd),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0527052705FF05FF;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N17
dffeas \ct_addr[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ct_addr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ct_addr[5]~reg0 .is_wysiwyg = "true";
defparam \ct_addr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( k[6] & ( ((\ct_addr[6]~reg0_q  & ((\Selector1~0_combout ) # (\WideNor0~0_combout )))) # (\present_state.RDSP2~q ) ) ) # ( !k[6] & ( (\ct_addr[6]~reg0_q  & (((\WideNor0~0_combout  & !\present_state.RDSP2~q )) # 
// (\Selector1~0_combout ))) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(!\present_state.RDSP2~q ),
	.datac(!\Selector1~0_combout ),
	.datad(!\ct_addr[6]~reg0_q ),
	.datae(gnd),
	.dataf(!k[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h004F004F337F337F;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N25
dffeas \ct_addr[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ct_addr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ct_addr[6]~reg0 .is_wysiwyg = "true";
defparam \ct_addr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N27
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \Selector1~0_combout  & ( ((\present_state.RDSP2~q  & k[7])) # (\ct_addr[7]~reg0_q ) ) ) # ( !\Selector1~0_combout  & ( (!\present_state.RDSP2~q  & (\WideNor0~0_combout  & ((\ct_addr[7]~reg0_q )))) # (\present_state.RDSP2~q  & 
// (((k[7])))) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(!\present_state.RDSP2~q ),
	.datac(!k[7]),
	.datad(!\ct_addr[7]~reg0_q ),
	.datae(gnd),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0347034703FF03FF;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N28
dffeas \ct_addr[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ct_addr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ct_addr[7]~reg0 .is_wysiwyg = "true";
defparam \ct_addr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = ( !\present_state.RDLEN2~q  & ( (\present_state.IDLE~q  & (!\present_state.XOR~q  & !\present_state.INCR~q )) ) )

	.dataa(gnd),
	.datab(!\present_state.IDLE~q ),
	.datac(!\present_state.XOR~q ),
	.datad(!\present_state.INCR~q ),
	.datae(gnd),
	.dataf(!\present_state.RDLEN2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~0 .extended_lut = "off";
defparam \WideOr4~0 .lut_mask = 64'h3000300000000000;
defparam \WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N0
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( k[0] & ( \present_state.XOR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!k[0]),
	.dataf(!\present_state.XOR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h000000000000FFFF;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \pt_addr[0]~reg0_q  & ( \Selector25~0_combout  ) ) # ( !\pt_addr[0]~reg0_q  & ( \Selector25~0_combout  ) ) # ( \pt_addr[0]~reg0_q  & ( !\Selector25~0_combout  & ( (((\en~input_o  & !\present_state.IDLE~q )) # (\WideOr4~0_combout 
// )) # (\Selector1~0_combout ) ) ) )

	.dataa(!\Selector1~0_combout ),
	.datab(!\en~input_o ),
	.datac(!\present_state.IDLE~q ),
	.datad(!\WideOr4~0_combout ),
	.datae(!\pt_addr[0]~reg0_q ),
	.dataf(!\Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h000075FFFFFFFFFF;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N22
dffeas \pt_addr[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_addr[0]~reg0 .is_wysiwyg = "true";
defparam \pt_addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N51
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( k[1] & ( \present_state.XOR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!k[1]),
	.dataf(!\present_state.XOR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h000000000000FFFF;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \pt_addr[1]~reg0_q  & ( \Selector24~0_combout  ) ) # ( !\pt_addr[1]~reg0_q  & ( \Selector24~0_combout  ) ) # ( \pt_addr[1]~reg0_q  & ( !\Selector24~0_combout  & ( (((\en~input_o  & !\present_state.IDLE~q )) # 
// (\Selector1~0_combout )) # (\WideOr4~0_combout ) ) ) )

	.dataa(!\WideOr4~0_combout ),
	.datab(!\en~input_o ),
	.datac(!\Selector1~0_combout ),
	.datad(!\present_state.IDLE~q ),
	.datae(!\pt_addr[1]~reg0_q ),
	.dataf(!\Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h00007F5FFFFFFFFF;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N25
dffeas \pt_addr[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_addr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_addr[1]~reg0 .is_wysiwyg = "true";
defparam \pt_addr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N51
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( k[2] & ( \present_state.XOR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.XOR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!k[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N27
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \pt_addr[2]~reg0_q  & ( \Selector23~0_combout  ) ) # ( !\pt_addr[2]~reg0_q  & ( \Selector23~0_combout  ) ) # ( \pt_addr[2]~reg0_q  & ( !\Selector23~0_combout  & ( (((\en~input_o  & !\present_state.IDLE~q )) # 
// (\Selector1~0_combout )) # (\WideOr4~0_combout ) ) ) )

	.dataa(!\WideOr4~0_combout ),
	.datab(!\en~input_o ),
	.datac(!\present_state.IDLE~q ),
	.datad(!\Selector1~0_combout ),
	.datae(!\pt_addr[2]~reg0_q ),
	.dataf(!\Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h000075FFFFFFFFFF;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N28
dffeas \pt_addr[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_addr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_addr[2]~reg0 .is_wysiwyg = "true";
defparam \pt_addr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N9
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\present_state.XOR~q  & k[3])

	.dataa(gnd),
	.datab(!\present_state.XOR~q ),
	.datac(!k[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h0303030303030303;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N54
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \pt_addr[3]~reg0_q  & ( \Selector22~0_combout  ) ) # ( !\pt_addr[3]~reg0_q  & ( \Selector22~0_combout  ) ) # ( \pt_addr[3]~reg0_q  & ( !\Selector22~0_combout  & ( (((\en~input_o  & !\present_state.IDLE~q )) # 
// (\Selector1~0_combout )) # (\WideOr4~0_combout ) ) ) )

	.dataa(!\WideOr4~0_combout ),
	.datab(!\en~input_o ),
	.datac(!\Selector1~0_combout ),
	.datad(!\present_state.IDLE~q ),
	.datae(!\pt_addr[3]~reg0_q ),
	.dataf(!\Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h00007F5FFFFFFFFF;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N55
dffeas \pt_addr[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_addr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_addr[3]~reg0 .is_wysiwyg = "true";
defparam \pt_addr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( k[4] & ( \present_state.XOR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!k[4]),
	.dataf(!\present_state.XOR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h000000000000FFFF;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N57
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \pt_addr[4]~reg0_q  & ( \Selector21~0_combout  ) ) # ( !\pt_addr[4]~reg0_q  & ( \Selector21~0_combout  ) ) # ( \pt_addr[4]~reg0_q  & ( !\Selector21~0_combout  & ( (((\en~input_o  & !\present_state.IDLE~q )) # 
// (\Selector1~0_combout )) # (\WideOr4~0_combout ) ) ) )

	.dataa(!\WideOr4~0_combout ),
	.datab(!\en~input_o ),
	.datac(!\present_state.IDLE~q ),
	.datad(!\Selector1~0_combout ),
	.datae(!\pt_addr[4]~reg0_q ),
	.dataf(!\Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h000075FFFFFFFFFF;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N59
dffeas \pt_addr[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_addr[4]~reg0 .is_wysiwyg = "true";
defparam \pt_addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( k[5] & ( \present_state.XOR~q  ) )

	.dataa(gnd),
	.datab(!\present_state.XOR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!k[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h0000000033333333;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \pt_addr[5]~reg0_q  & ( \Selector20~0_combout  ) ) # ( !\pt_addr[5]~reg0_q  & ( \Selector20~0_combout  ) ) # ( \pt_addr[5]~reg0_q  & ( !\Selector20~0_combout  & ( (((\en~input_o  & !\present_state.IDLE~q )) # (\WideOr4~0_combout 
// )) # (\Selector1~0_combout ) ) ) )

	.dataa(!\Selector1~0_combout ),
	.datab(!\en~input_o ),
	.datac(!\WideOr4~0_combout ),
	.datad(!\present_state.IDLE~q ),
	.datae(!\pt_addr[5]~reg0_q ),
	.dataf(!\Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h00007F5FFFFFFFFF;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N13
dffeas \pt_addr[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_addr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_addr[5]~reg0 .is_wysiwyg = "true";
defparam \pt_addr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N39
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( k[6] & ( \present_state.XOR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!k[6]),
	.dataf(!\present_state.XOR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h000000000000FFFF;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N18
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \pt_addr[6]~reg0_q  & ( \Selector19~0_combout  ) ) # ( !\pt_addr[6]~reg0_q  & ( \Selector19~0_combout  ) ) # ( \pt_addr[6]~reg0_q  & ( !\Selector19~0_combout  & ( (((\en~input_o  & !\present_state.IDLE~q )) # (\WideOr4~0_combout 
// )) # (\Selector1~0_combout ) ) ) )

	.dataa(!\Selector1~0_combout ),
	.datab(!\en~input_o ),
	.datac(!\WideOr4~0_combout ),
	.datad(!\present_state.IDLE~q ),
	.datae(!\pt_addr[6]~reg0_q ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h00007F5FFFFFFFFF;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N19
dffeas \pt_addr[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_addr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_addr[6]~reg0 .is_wysiwyg = "true";
defparam \pt_addr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( k[7] & ( \present_state.XOR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!k[7]),
	.dataf(!\present_state.XOR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h000000000000FFFF;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( \pt_addr[7]~reg0_q  & ( \Selector18~0_combout  ) ) # ( !\pt_addr[7]~reg0_q  & ( \Selector18~0_combout  ) ) # ( \pt_addr[7]~reg0_q  & ( !\Selector18~0_combout  & ( (((\en~input_o  & !\present_state.IDLE~q )) # (\WideOr4~0_combout 
// )) # (\Selector1~0_combout ) ) ) )

	.dataa(!\Selector1~0_combout ),
	.datab(!\en~input_o ),
	.datac(!\present_state.IDLE~q ),
	.datad(!\WideOr4~0_combout ),
	.datae(!\pt_addr[7]~reg0_q ),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h000075FFFFFFFFFF;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N16
dffeas \pt_addr[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_addr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_addr[7]~reg0 .is_wysiwyg = "true";
defparam \pt_addr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N1
dffeas \temp_pad[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pad[0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pad[0] .is_wysiwyg = "true";
defparam \temp_pad[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N5
dffeas \temp_ct[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ct_rddata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_ct[0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_ct[0] .is_wysiwyg = "true";
defparam \temp_ct[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \temp_pt~0 (
// Equation(s):
// \temp_pt~0_combout  = !temp_pad[0] $ (!temp_ct[0])

	.dataa(gnd),
	.datab(!temp_pad[0]),
	.datac(!temp_ct[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_pt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_pt~0 .extended_lut = "off";
defparam \temp_pt~0 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \temp_pt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N14
dffeas \temp_pt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\temp_pt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\present_state~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pt[0] .is_wysiwyg = "true";
defparam \temp_pt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \pt_wrdata[0]~reg0feeder (
// Equation(s):
// \pt_wrdata[0]~reg0feeder_combout  = temp_pt[0]

	.dataa(gnd),
	.datab(!temp_pt[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pt_wrdata[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pt_wrdata[0]~reg0feeder .extended_lut = "off";
defparam \pt_wrdata[0]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \pt_wrdata[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N21
cyclonev_lcell_comb \pt_wrdata[2]~0 (
// Equation(s):
// \pt_wrdata[2]~0_combout  = ( \LessThan0~6_combout  & ( \LessThan0~4_combout  & ( (!\rst_n~input_o ) # ((!\WideOr4~0_combout  & \s_addr[5]~13_combout )) ) ) ) # ( !\LessThan0~6_combout  & ( \LessThan0~4_combout  & ( (!\rst_n~input_o ) # 
// ((!\WideOr4~0_combout  & \s_addr[5]~13_combout )) ) ) ) # ( \LessThan0~6_combout  & ( !\LessThan0~4_combout  & ( (!\rst_n~input_o ) # ((!\present_state.INCR~q  & (!\WideOr4~0_combout  & \s_addr[5]~13_combout ))) ) ) ) # ( !\LessThan0~6_combout  & ( 
// !\LessThan0~4_combout  & ( (!\rst_n~input_o ) # ((!\WideOr4~0_combout  & \s_addr[5]~13_combout )) ) ) )

	.dataa(!\present_state.INCR~q ),
	.datab(!\WideOr4~0_combout ),
	.datac(!\rst_n~input_o ),
	.datad(!\s_addr[5]~13_combout ),
	.datae(!\LessThan0~6_combout ),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pt_wrdata[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pt_wrdata[2]~0 .extended_lut = "off";
defparam \pt_wrdata[2]~0 .lut_mask = 64'hF0FCF0F8F0FCF0FC;
defparam \pt_wrdata[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N1
dffeas \pt_wrdata[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pt_wrdata[0]~reg0feeder_combout ),
	.asdata(mlen[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.XOR~q ),
	.ena(\pt_wrdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_wrdata[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_wrdata[0]~reg0 .is_wysiwyg = "true";
defparam \pt_wrdata[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N2
dffeas \temp_ct[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ct_rddata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_ct[1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_ct[1] .is_wysiwyg = "true";
defparam \temp_ct[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N4
dffeas \temp_pad[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pad[1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pad[1] .is_wysiwyg = "true";
defparam \temp_pad[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \temp_pt~1 (
// Equation(s):
// \temp_pt~1_combout  = ( temp_pad[1] & ( !temp_ct[1] ) ) # ( !temp_pad[1] & ( temp_ct[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_ct[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp_pad[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_pt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_pt~1 .extended_lut = "off";
defparam \temp_pt~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \temp_pt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N27
cyclonev_lcell_comb \temp_pt[1]~feeder (
// Equation(s):
// \temp_pt[1]~feeder_combout  = ( \temp_pt~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\temp_pt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_pt[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_pt[1]~feeder .extended_lut = "off";
defparam \temp_pt[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp_pt[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N29
dffeas \temp_pt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\temp_pt[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\present_state~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pt[1] .is_wysiwyg = "true";
defparam \temp_pt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N3
cyclonev_lcell_comb \pt_wrdata[1]~reg0feeder (
// Equation(s):
// \pt_wrdata[1]~reg0feeder_combout  = temp_pt[1]

	.dataa(!temp_pt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pt_wrdata[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pt_wrdata[1]~reg0feeder .extended_lut = "off";
defparam \pt_wrdata[1]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \pt_wrdata[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N5
dffeas \pt_wrdata[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pt_wrdata[1]~reg0feeder_combout ),
	.asdata(mlen[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.XOR~q ),
	.ena(\pt_wrdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_wrdata[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_wrdata[1]~reg0 .is_wysiwyg = "true";
defparam \pt_wrdata[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N34
dffeas \temp_ct[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ct_rddata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_ct[2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_ct[2] .is_wysiwyg = "true";
defparam \temp_ct[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \temp_pad[2]~feeder (
// Equation(s):
// \temp_pad[2]~feeder_combout  = ( \s_rddata[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s_rddata[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_pad[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_pad[2]~feeder .extended_lut = "off";
defparam \temp_pad[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp_pad[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N8
dffeas \temp_pad[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\temp_pad[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\present_state~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pad[2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pad[2] .is_wysiwyg = "true";
defparam \temp_pad[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N33
cyclonev_lcell_comb \temp_pt~2 (
// Equation(s):
// \temp_pt~2_combout  = ( !temp_ct[2] & ( temp_pad[2] ) ) # ( temp_ct[2] & ( !temp_pad[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!temp_ct[2]),
	.dataf(!temp_pad[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_pt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_pt~2 .extended_lut = "off";
defparam \temp_pt~2 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \temp_pt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N32
dffeas \temp_pt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\temp_pt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pt[2] .is_wysiwyg = "true";
defparam \temp_pt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \pt_wrdata[2]~reg0feeder (
// Equation(s):
// \pt_wrdata[2]~reg0feeder_combout  = temp_pt[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_pt[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pt_wrdata[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pt_wrdata[2]~reg0feeder .extended_lut = "off";
defparam \pt_wrdata[2]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pt_wrdata[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N31
dffeas \pt_wrdata[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pt_wrdata[2]~reg0feeder_combout ),
	.asdata(mlen[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.XOR~q ),
	.ena(\pt_wrdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_wrdata[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_wrdata[2]~reg0 .is_wysiwyg = "true";
defparam \pt_wrdata[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N29
dffeas \temp_ct[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ct_rddata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_ct[3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_ct[3] .is_wysiwyg = "true";
defparam \temp_ct[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N10
dffeas \temp_pad[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pad[3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pad[3] .is_wysiwyg = "true";
defparam \temp_pad[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N27
cyclonev_lcell_comb \temp_pt~3 (
// Equation(s):
// \temp_pt~3_combout  = ( !temp_ct[3] & ( temp_pad[3] ) ) # ( temp_ct[3] & ( !temp_pad[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!temp_ct[3]),
	.dataf(!temp_pad[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_pt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_pt~3 .extended_lut = "off";
defparam \temp_pt~3 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \temp_pt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N20
dffeas \temp_pt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\temp_pt~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pt[3] .is_wysiwyg = "true";
defparam \temp_pt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \pt_wrdata[3]~reg0feeder (
// Equation(s):
// \pt_wrdata[3]~reg0feeder_combout  = temp_pt[3]

	.dataa(!temp_pt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pt_wrdata[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pt_wrdata[3]~reg0feeder .extended_lut = "off";
defparam \pt_wrdata[3]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \pt_wrdata[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N35
dffeas \pt_wrdata[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pt_wrdata[3]~reg0feeder_combout ),
	.asdata(mlen[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.XOR~q ),
	.ena(\pt_wrdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_wrdata[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_wrdata[3]~reg0 .is_wysiwyg = "true";
defparam \pt_wrdata[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N44
dffeas \temp_ct[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ct_rddata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_ct[4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_ct[4] .is_wysiwyg = "true";
defparam \temp_ct[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N17
dffeas \temp_pad[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pad[4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pad[4] .is_wysiwyg = "true";
defparam \temp_pad[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N42
cyclonev_lcell_comb \temp_pt~4 (
// Equation(s):
// \temp_pt~4_combout  = ( !temp_ct[4] & ( temp_pad[4] ) ) # ( temp_ct[4] & ( !temp_pad[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!temp_ct[4]),
	.dataf(!temp_pad[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_pt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_pt~4 .extended_lut = "off";
defparam \temp_pt~4 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \temp_pt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N17
dffeas \temp_pt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\temp_pt~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pt[4] .is_wysiwyg = "true";
defparam \temp_pt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \pt_wrdata[4]~reg0feeder (
// Equation(s):
// \pt_wrdata[4]~reg0feeder_combout  = temp_pt[4]

	.dataa(gnd),
	.datab(!temp_pt[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pt_wrdata[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pt_wrdata[4]~reg0feeder .extended_lut = "off";
defparam \pt_wrdata[4]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \pt_wrdata[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N38
dffeas \pt_wrdata[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pt_wrdata[4]~reg0feeder_combout ),
	.asdata(mlen[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.XOR~q ),
	.ena(\pt_wrdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_wrdata[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_wrdata[4]~reg0 .is_wysiwyg = "true";
defparam \pt_wrdata[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N49
dffeas \temp_ct[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ct_rddata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_ct[5]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_ct[5] .is_wysiwyg = "true";
defparam \temp_ct[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N23
dffeas \temp_pad[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pad[5]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pad[5] .is_wysiwyg = "true";
defparam \temp_pad[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N48
cyclonev_lcell_comb \temp_pt~5 (
// Equation(s):
// \temp_pt~5_combout  = ( !temp_ct[5] & ( temp_pad[5] ) ) # ( temp_ct[5] & ( !temp_pad[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!temp_ct[5]),
	.dataf(!temp_pad[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_pt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_pt~5 .extended_lut = "off";
defparam \temp_pt~5 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \temp_pt~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N35
dffeas \temp_pt[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\temp_pt~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pt[5] .is_wysiwyg = "true";
defparam \temp_pt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N39
cyclonev_lcell_comb \pt_wrdata[5]~reg0feeder (
// Equation(s):
// \pt_wrdata[5]~reg0feeder_combout  = temp_pt[5]

	.dataa(!temp_pt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pt_wrdata[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pt_wrdata[5]~reg0feeder .extended_lut = "off";
defparam \pt_wrdata[5]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \pt_wrdata[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N40
dffeas \pt_wrdata[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pt_wrdata[5]~reg0feeder_combout ),
	.asdata(mlen[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.XOR~q ),
	.ena(\pt_wrdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_wrdata[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_wrdata[5]~reg0 .is_wysiwyg = "true";
defparam \pt_wrdata[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N13
dffeas \temp_pad[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\s_rddata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pad[6]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pad[6] .is_wysiwyg = "true";
defparam \temp_pad[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N59
dffeas \temp_ct[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ct_rddata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_ct[6]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_ct[6] .is_wysiwyg = "true";
defparam \temp_ct[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb \temp_pt~6 (
// Equation(s):
// \temp_pt~6_combout  = ( temp_ct[6] & ( !temp_pad[6] ) ) # ( !temp_ct[6] & ( temp_pad[6] ) )

	.dataa(!temp_pad[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!temp_ct[6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_pt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_pt~6 .extended_lut = "off";
defparam \temp_pt~6 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \temp_pt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N22
dffeas \temp_pt[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\temp_pt~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\present_state~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pt[6] .is_wysiwyg = "true";
defparam \temp_pt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \pt_wrdata[6]~reg0feeder (
// Equation(s):
// \pt_wrdata[6]~reg0feeder_combout  = temp_pt[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_pt[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pt_wrdata[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pt_wrdata[6]~reg0feeder .extended_lut = "off";
defparam \pt_wrdata[6]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pt_wrdata[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N55
dffeas \pt_wrdata[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pt_wrdata[6]~reg0feeder_combout ),
	.asdata(mlen[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.XOR~q ),
	.ena(\pt_wrdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_wrdata[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_wrdata[6]~reg0 .is_wysiwyg = "true";
defparam \pt_wrdata[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N27
cyclonev_lcell_comb \temp_ct[7]~feeder (
// Equation(s):
// \temp_ct[7]~feeder_combout  = ( \ct_rddata[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ct_rddata[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_ct[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_ct[7]~feeder .extended_lut = "off";
defparam \temp_ct[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp_ct[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N28
dffeas \temp_ct[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\temp_ct[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\present_state~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_ct[7]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_ct[7] .is_wysiwyg = "true";
defparam \temp_ct[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \temp_pad[7]~feeder (
// Equation(s):
// \temp_pad[7]~feeder_combout  = ( \s_rddata[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s_rddata[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_pad[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_pad[7]~feeder .extended_lut = "off";
defparam \temp_pad[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp_pad[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N19
dffeas \temp_pad[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\temp_pad[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\present_state~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pad[7]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pad[7] .is_wysiwyg = "true";
defparam \temp_pad[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N45
cyclonev_lcell_comb \temp_pt~7 (
// Equation(s):
// \temp_pt~7_combout  = !temp_ct[7] $ (!temp_pad[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_ct[7]),
	.datad(!temp_pad[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp_pt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp_pt~7 .extended_lut = "off";
defparam \temp_pt~7 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \temp_pt~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N47
dffeas \temp_pt[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\temp_pt~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\present_state~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp_pt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \temp_pt[7] .is_wysiwyg = "true";
defparam \temp_pt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N57
cyclonev_lcell_comb \pt_wrdata[7]~reg0feeder (
// Equation(s):
// \pt_wrdata[7]~reg0feeder_combout  = temp_pt[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp_pt[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pt_wrdata[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pt_wrdata[7]~reg0feeder .extended_lut = "off";
defparam \pt_wrdata[7]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pt_wrdata[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N59
dffeas \pt_wrdata[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pt_wrdata[7]~reg0feeder_combout ),
	.asdata(mlen[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s_addr[5]~2_combout ),
	.sload(!\present_state.XOR~q ),
	.ena(\pt_wrdata[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_wrdata[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_wrdata[7]~reg0 .is_wysiwyg = "true";
defparam \pt_wrdata[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( !\present_state.WRLEN1~q  & ( !\present_state.WRP1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\present_state.WRLEN1~q ),
	.dataf(!\present_state.WRP1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'hFFFF000000000000;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( \pt_wren~reg0_q  & ( \present_state.IDLE~q  & ( (!\Selector34~0_combout ) # ((!\present_state.WRP2~q  & \WideNor0~1_combout )) ) ) ) # ( !\pt_wren~reg0_q  & ( \present_state.IDLE~q  & ( !\Selector34~0_combout  ) ) ) # ( 
// \pt_wren~reg0_q  & ( !\present_state.IDLE~q  & ( ((!\Selector34~0_combout ) # ((!\present_state.WRP2~q  & \WideNor0~1_combout ))) # (\en~input_o ) ) ) ) # ( !\pt_wren~reg0_q  & ( !\present_state.IDLE~q  & ( !\Selector34~0_combout  ) ) )

	.dataa(!\en~input_o ),
	.datab(!\present_state.WRP2~q ),
	.datac(!\Selector34~0_combout ),
	.datad(!\WideNor0~1_combout ),
	.datae(!\pt_wren~reg0_q ),
	.dataf(!\present_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'hF0F0F5FDF0F0F0FC;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N1
dffeas \pt_wren~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pt_wren~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pt_wren~reg0 .is_wysiwyg = "true";
defparam \pt_wren~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \key[0]~input (
	.i(key[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[0]~input_o ));
// synopsys translate_off
defparam \key[0]~input .bus_hold = "false";
defparam \key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N1
cyclonev_io_ibuf \key[1]~input (
	.i(key[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[1]~input_o ));
// synopsys translate_off
defparam \key[1]~input .bus_hold = "false";
defparam \key[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \key[2]~input (
	.i(key[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[2]~input_o ));
// synopsys translate_off
defparam \key[2]~input .bus_hold = "false";
defparam \key[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \key[3]~input (
	.i(key[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[3]~input_o ));
// synopsys translate_off
defparam \key[3]~input .bus_hold = "false";
defparam \key[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \key[4]~input (
	.i(key[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[4]~input_o ));
// synopsys translate_off
defparam \key[4]~input .bus_hold = "false";
defparam \key[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \key[5]~input (
	.i(key[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[5]~input_o ));
// synopsys translate_off
defparam \key[5]~input .bus_hold = "false";
defparam \key[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \key[6]~input (
	.i(key[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[6]~input_o ));
// synopsys translate_off
defparam \key[6]~input .bus_hold = "false";
defparam \key[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \key[7]~input (
	.i(key[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[7]~input_o ));
// synopsys translate_off
defparam \key[7]~input .bus_hold = "false";
defparam \key[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \key[8]~input (
	.i(key[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[8]~input_o ));
// synopsys translate_off
defparam \key[8]~input .bus_hold = "false";
defparam \key[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N61
cyclonev_io_ibuf \key[9]~input (
	.i(key[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[9]~input_o ));
// synopsys translate_off
defparam \key[9]~input .bus_hold = "false";
defparam \key[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \key[10]~input (
	.i(key[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[10]~input_o ));
// synopsys translate_off
defparam \key[10]~input .bus_hold = "false";
defparam \key[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N38
cyclonev_io_ibuf \key[11]~input (
	.i(key[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[11]~input_o ));
// synopsys translate_off
defparam \key[11]~input .bus_hold = "false";
defparam \key[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \key[12]~input (
	.i(key[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[12]~input_o ));
// synopsys translate_off
defparam \key[12]~input .bus_hold = "false";
defparam \key[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \key[13]~input (
	.i(key[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[13]~input_o ));
// synopsys translate_off
defparam \key[13]~input .bus_hold = "false";
defparam \key[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \key[14]~input (
	.i(key[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[14]~input_o ));
// synopsys translate_off
defparam \key[14]~input .bus_hold = "false";
defparam \key[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N18
cyclonev_io_ibuf \key[15]~input (
	.i(key[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[15]~input_o ));
// synopsys translate_off
defparam \key[15]~input .bus_hold = "false";
defparam \key[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N52
cyclonev_io_ibuf \key[16]~input (
	.i(key[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[16]~input_o ));
// synopsys translate_off
defparam \key[16]~input .bus_hold = "false";
defparam \key[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \key[17]~input (
	.i(key[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[17]~input_o ));
// synopsys translate_off
defparam \key[17]~input .bus_hold = "false";
defparam \key[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \key[18]~input (
	.i(key[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[18]~input_o ));
// synopsys translate_off
defparam \key[18]~input .bus_hold = "false";
defparam \key[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \key[19]~input (
	.i(key[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[19]~input_o ));
// synopsys translate_off
defparam \key[19]~input .bus_hold = "false";
defparam \key[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \key[20]~input (
	.i(key[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[20]~input_o ));
// synopsys translate_off
defparam \key[20]~input .bus_hold = "false";
defparam \key[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N75
cyclonev_io_ibuf \key[21]~input (
	.i(key[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[21]~input_o ));
// synopsys translate_off
defparam \key[21]~input .bus_hold = "false";
defparam \key[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N52
cyclonev_io_ibuf \key[22]~input (
	.i(key[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[22]~input_o ));
// synopsys translate_off
defparam \key[22]~input .bus_hold = "false";
defparam \key[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \key[23]~input (
	.i(key[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[23]~input_o ));
// synopsys translate_off
defparam \key[23]~input .bus_hold = "false";
defparam \key[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \pt_rddata[0]~input (
	.i(pt_rddata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pt_rddata[0]~input_o ));
// synopsys translate_off
defparam \pt_rddata[0]~input .bus_hold = "false";
defparam \pt_rddata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \pt_rddata[1]~input (
	.i(pt_rddata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pt_rddata[1]~input_o ));
// synopsys translate_off
defparam \pt_rddata[1]~input .bus_hold = "false";
defparam \pt_rddata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N52
cyclonev_io_ibuf \pt_rddata[2]~input (
	.i(pt_rddata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pt_rddata[2]~input_o ));
// synopsys translate_off
defparam \pt_rddata[2]~input .bus_hold = "false";
defparam \pt_rddata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N18
cyclonev_io_ibuf \pt_rddata[3]~input (
	.i(pt_rddata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pt_rddata[3]~input_o ));
// synopsys translate_off
defparam \pt_rddata[3]~input .bus_hold = "false";
defparam \pt_rddata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \pt_rddata[4]~input (
	.i(pt_rddata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pt_rddata[4]~input_o ));
// synopsys translate_off
defparam \pt_rddata[4]~input .bus_hold = "false";
defparam \pt_rddata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \pt_rddata[5]~input (
	.i(pt_rddata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pt_rddata[5]~input_o ));
// synopsys translate_off
defparam \pt_rddata[5]~input .bus_hold = "false";
defparam \pt_rddata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \pt_rddata[6]~input (
	.i(pt_rddata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pt_rddata[6]~input_o ));
// synopsys translate_off
defparam \pt_rddata[6]~input .bus_hold = "false";
defparam \pt_rddata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \pt_rddata[7]~input (
	.i(pt_rddata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pt_rddata[7]~input_o ));
// synopsys translate_off
defparam \pt_rddata[7]~input .bus_hold = "false";
defparam \pt_rddata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
