 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ipreg
Version: V-2023.12-SP5
Date   : Thu Nov  7 23:47:15 2024
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: enable (input port clocked by clk)
  Endpoint: nextip_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ipreg              16000                 saed32lvt_tt0p85v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.40       0.40 f
  enable (in)                              0.00       0.40 f
  U32/Y (INVX1_LVT)                        0.05       0.45 r
  U31/Y (NOR2X1_LVT)                       0.08       0.54 f
  U25/Y (AO21X1_LVT)                       0.07       0.60 f
  U23/Y (AO221X1_LVT)                      0.06       0.67 f
  nextip_reg[7]/D (DFFX1_LVT)              0.01       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    2.67       2.67
  clock network delay (ideal)              0.00       2.67
  nextip_reg[7]/CLK (DFFX1_LVT)            0.00       2.67 r
  library setup time                      -0.03       2.64
  data required time                                  2.64
  -----------------------------------------------------------
  data required time                                  2.64
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         1.96


1
