Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 96ff2cf104fe4982b762b7eee694a8c6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot processor_func_synth xil_defaultlib.processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.IR_Reg
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.Baud_gen
Compiling module unisims_ver.FDRE(INIT=1'b1,IS_C_INVERTED=1'b...
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.Control_Unit
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_bindec
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RAM_EXTENSION...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RAM_EXTENSION...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0_blk_mem_gen...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.DRAM_wrapper
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.Memory_Control
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_func_synth
