
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
\
-Analyzing %s Unisim elements for replacement
17*netlist2
22default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
›
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
œ
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
˜
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
˜
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
Ÿ
Parsing XDC File [%s]
179*designutils2i
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:defaultZ20-179
Ù
No ports matched '%s'.
584*	planAhead2
sw[0]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
142default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
142default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[0]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
152default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
152default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[1]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
172default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
172default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[1]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
182default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
182default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[2]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
202default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
202default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[2]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
212default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
212default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[3]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
232default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
232default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[3]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
242default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
242default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[4]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
262default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
262default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[4]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
272default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
272default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[5]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
292default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
292default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[5]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
302default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
302default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[6]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
322default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
322default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[6]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
332default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
332default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[7]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
352default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
352default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[7]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
362default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
362default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[8]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
382default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
382default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[8]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
392default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
392default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[9]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
412default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
412default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
sw[9]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
422default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
422default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[10]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
442default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
442default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[10]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
452default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
452default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[11]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
472default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
472default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[11]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
482default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
482default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[12]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
502default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
502default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[12]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
512default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
512default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[13]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
532default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
532default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[13]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
542default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
542default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[14]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
562default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
562default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[14]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
572default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
572default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[15]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
592default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
592default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
sw[15]2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
602default:default8@Z12-584
æ
"'%s' expects at least one object.
55*common2 
set_property2default:default2k
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
602default:default8@Z17-55
¨
Finished Parsing XDC File [%s]
178*designutils2i
UT:/fpga_rios/aula4/pisca_led/pisca_led.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111


End Record