|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 2.0.00.17.20.15                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|




Project_Summary
~~~~~~~~~~~~~~~

Project Name :          example_piano1
Project Path :          C:\Users\strak.DESKTOP-D9MDDLK\Documents\ispLEVER Projects\example_piano1
Project Fitted on :     Tue Oct 29 15:05:46 2019

Device :                M4A5-64/32
Package :               44PLCC
Speed :                 -10
Partnumber :            M4A5-64/32-10JC
Source Format :         Pure_VHDL


// Project 'example_piano1' was Fitted Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC                                   0 sec
Partition                                     0 sec
Place                                         0 sec
Route                                         0 sec
Jedec/Report generation                       0 sec
                                         --------
Fitter                                   00:00:00


Design_Summary
~~~~~~~~~~~~~~
  Total Input Pins :                  6
  Total Output Pins :                 0
  Total Bidir I/O Pins :              8
  Total Flip-Flops :                  8
  Total Product Terms :              69
  Total Reserved Pins :               0
  Total Reserved Blocks :             0


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                ..       ..     ..    -->    ..
  Clock/Input Pins                2        1      1    -->    50%
I/O Pins                         32       13     19    -->    40%
Logic Macrocells                 64       21     43    -->    32%
  Input Registers                32        0     32    -->     0%
  Unusable Macrocells            ..        0     ..

CSM Outputs/Total Block Inputs  132       41     91    -->    31%
Logical Product Terms           320       74    246    -->    23%
Product Term Clusters            64       20     44    -->    31%


Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                                                  # of PT  
                   I/O    Inp    Macrocells   Macrocells   logic  clusters 
          Fanin    Pins   Reg   Used Unusable  available    PTs   available  Pwr
---------------------------------------------------------------------------------
Maximum     33      8      8     --     --         16       80       16       -
---------------------------------------------------------------------------------
Block  A    12      8      0      8      0          8       32        8       Hi 
Block  B    10      0      0      5      0         11       16       11       Hi 
Block  C     9      5      0      4      0         12       16       12       Hi 
Block  D    10      0      0      4      0         12       10       13       Hi 
---------------------------------------------------------------------------------

<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
                     Lo = Low.


Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No (1)
Block Reservation :                    No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes

@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Yes
  D/T Synthesis :                      Yes
  Clock Optimization :                 No
  Input Register Optimization :        Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          16
  Max. Equation Fanin :                32
  Keep Xor :                           Yes

@Utilization_options
  Max. % of macrocells used :          100
  Max. % of block inputs used :        100
  Max. % of segment lines used :       ---
  Max. % of macrocells used :          ---


@Import_Source_Constraint_Option       No

@Zero_Hold_Time                        No

@Pull_up                               No

@User_Signature                        #H0

@Output_Slew_Rate                      Default = Fast(2)

@Power                                 Default = High(2)


Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output, 
           Bidir and Burried Signal Lists.




Pinout_Listing
~~~~~~~~~~~~~~
      | Pin  |Blk |Assigned|
Pin No| Type |Pad |Pin     | Signal name
---------------------------------------------------------------
    1 |  GND |    |        |
    2 |  I_O | A7 |   *    |out0_7_
3     |  I_O | A6 |   *    |out0_6_
4     |  I_O | A5 |   *    |out0_5_
5     |  I_O | A4 |   *    |out0_4_
6     |  I_O | A3 |   *    |out0_3_
7     |  I_O | A2 |   *    |out0_2_
8     |  I_O | A1 |   *    |out0_1_
9     |  I_O | A0 |   *    |out0_0_
10    | JTAG |    |        |
11    | CkIn |    |   *    |CLK0
12    |  GND |    |        |
13    | JTAG |    |        |
14    |  I_O | B0 |        |
15    |  I_O | B1 |        |
16    |  I_O | B2 |        |
17    |  I_O | B3 |        |
18    |  I_O | B4 |        |
19    |  I_O | B5 |        |
20    |  I_O | B6 |        |
21    |  I_O | B7 |        |
22    |  Vcc |    |        |
23    |  GND |    |        |
24    |  I_O | C7 |        |
25    |  I_O | C6 |        |
26    |  I_O | C5 |        |
27    |  I_O | C4 |   *    |datain_4_
28    |  I_O | C3 |   *    |datain_3_
29    |  I_O | C2 |   *    |datain_2_
30    |  I_O | C1 |   *    |datain_1_
31    |  I_O | C0 |   *    |datain_0_
32    | JTAG |    |        |
33    | CkIn |    |        |
34    |  GND |    |        |
35    | JTAG |    |        |
36    |  I_O | D0 |        |
37    |  I_O | D1 |        |
38    |  I_O | D2 |        |
39    |  I_O | D3 |        |
40    |  I_O | D4 |        |
41    |  I_O | D5 |        |
42    |  I_O | D6 |        |
43    |  I_O | D7 |        |
44    |  Vcc |    |        |

---------------------------------------------------------------------------

<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
           CkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Input 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 31  C   .  I/O          --C-    Hi Fast      datain_0_   
 30  C   .  I/O          --C-    Hi Fast      datain_1_   
 29  C   .  I/O          --CD    Hi Fast      datain_2_   
 28  C   .  I/O          --CD    Hi Fast      datain_3_   
 27  C   .  I/O          --CD    Hi Fast      datain_4_   
 11  .   . Ck/I          -B-D    -  Fast      CLK0   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Output_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Output 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
  9  A   4  COM          A---    Hi Fast      out0_0_   
  8  A   4  COM          A---    Hi Fast      out0_1_   
  7  A   4  COM          A---    Hi Fast      out0_2_   
  6  A   4  COM          A---    Hi Fast      out0_3_   
  5  A   4  COM          A---    Hi Fast      out0_4_   
  4  A   4  COM          A---    Hi Fast      out0_5_   
  3  A   4  COM          A---    Hi Fast      out0_6_   
  2  A   4  COM          A---    Hi Fast      out0_7_   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Bidir 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Node 
#Mc Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 C12  C   1  COM          -B-D    Hi Fast      N_89   
 B1  B   2  DFF  * *     -BC-    Hi Fast      odlicz_0_   
 B12  B   3  DFF  * *     -BC-    Hi Fast      odlicz_1_   
 B4  B   4  DFF  * *     -BC-    Hi Fast      odlicz_2_   
 B8  B   3  DFF  * *     -B-D    Hi Fast      odlicz_3_   
 B0  B   4  DFF  * *     -BCD    Hi Fast      odlicz_4_   
 D4  D   4  DFF  * *     ---D    Hi Fast      odlicz_5_   
 D12  D   1  DFF  * *     ---D    Hi Fast      odlicz_6_   
 D8  D   1  TFF  * *     ---D    Hi Fast      odlicz_7_   
 C0  C   1  COM          AB-D    Hi Fast      un2_datain_17_i   
 C8  C   4  COM          AB--    Hi Fast      un4_odlicz_1   
 C4  C   7  COM          AB--    Hi Fast      un4_odlicz_2   
 D0  D   2  COM          AB--    Hi Fast      un4_odlicz_6   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low




Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source  :    Fanout List
-----------------------------------------------------------------------------
    out0_7_{ B}:        out0_7_{ A}
  datain_4_{ D}:un2_datain_17_i{ C}   un4_odlicz_1{ C}   un4_odlicz_2{ C}
               :   un4_odlicz_6{ D}
    out0_6_{ B}:        out0_6_{ A}
    out0_5_{ B}:        out0_5_{ A}
    out0_4_{ B}:        out0_4_{ A}
    out0_3_{ B}:        out0_3_{ A}
    out0_2_{ B}:        out0_2_{ A}
    out0_1_{ B}:        out0_1_{ A}
    out0_0_{ B}:        out0_0_{ A}
  datain_3_{ D}:un2_datain_17_i{ C}   un4_odlicz_1{ C}   un4_odlicz_2{ C}
               :   un4_odlicz_6{ D}
  datain_2_{ D}:un2_datain_17_i{ C}   un4_odlicz_1{ C}   un4_odlicz_2{ C}
               :   un4_odlicz_6{ D}
  datain_1_{ D}:un2_datain_17_i{ C}   un4_odlicz_1{ C}   un4_odlicz_2{ C}
  datain_0_{ D}:un2_datain_17_i{ C}   un4_odlicz_1{ C}   un4_odlicz_2{ C}
  odlicz_0_{ C}:      odlicz_0_{ B}      odlicz_1_{ B}      odlicz_2_{ B}
               :           N_89{ C}   un4_odlicz_2{ C}
  odlicz_1_{ C}:      odlicz_1_{ B}      odlicz_2_{ B}           N_89{ C}
               :   un4_odlicz_2{ C}
  odlicz_2_{ C}:      odlicz_2_{ B}           N_89{ C}   un4_odlicz_1{ C}
  odlicz_3_{ C}:      odlicz_3_{ B}      odlicz_4_{ B}      odlicz_5_{ D}
               :      odlicz_6_{ D}      odlicz_7_{ D}   un4_odlicz_6{ D}
  odlicz_4_{ C}:      odlicz_4_{ B}      odlicz_5_{ D}      odlicz_6_{ D}
               :      odlicz_7_{ D}   un4_odlicz_1{ C}
  odlicz_5_{ E}:      odlicz_5_{ D}      odlicz_6_{ D}      odlicz_7_{ D}
               :   un4_odlicz_6{ D}
  odlicz_6_{ E}:      odlicz_6_{ D}      odlicz_7_{ D}   un4_odlicz_6{ D}
  odlicz_7_{ E}:   un4_odlicz_6{ D}
       N_89{ D}:      odlicz_3_{ B}      odlicz_4_{ B}      odlicz_5_{ D}
               :      odlicz_6_{ D}      odlicz_7_{ D}
un2_datain_17_i{ D}:        out0_7_{ A}        out0_6_{ A}        out0_5_{ A}
               :        out0_4_{ A}        out0_3_{ A}        out0_2_{ A}
               :        out0_1_{ A}        out0_0_{ A}      odlicz_0_{ B}
               :      odlicz_1_{ B}      odlicz_2_{ B}      odlicz_3_{ B}
               :      odlicz_4_{ B}      odlicz_5_{ D}      odlicz_6_{ D}
               :      odlicz_7_{ D}
un4_odlicz_1{ D}:        out0_7_{ A}        out0_6_{ A}        out0_5_{ A}
               :        out0_4_{ A}        out0_3_{ A}        out0_2_{ A}
               :        out0_1_{ A}        out0_0_{ A}      odlicz_0_{ B}
               :      odlicz_1_{ B}      odlicz_2_{ B}      odlicz_3_{ B}
               :      odlicz_4_{ B}
un4_odlicz_2{ D}:        out0_7_{ A}        out0_6_{ A}        out0_5_{ A}
               :        out0_4_{ A}        out0_3_{ A}        out0_2_{ A}
               :        out0_1_{ A}        out0_0_{ A}      odlicz_0_{ B}
               :      odlicz_1_{ B}      odlicz_2_{ B}      odlicz_3_{ B}
               :      odlicz_4_{ B}
un4_odlicz_6{ E}:        out0_7_{ A}        out0_6_{ A}        out0_5_{ A}
               :        out0_4_{ A}        out0_3_{ A}        out0_2_{ A}
               :        out0_1_{ A}        out0_0_{ A}      odlicz_0_{ B}
               :      odlicz_1_{ B}      odlicz_2_{ B}      odlicz_3_{ B}
               :      odlicz_4_{ B}
-----------------------------------------------------------------------------

<Note> {.} : Indicates block location of signal


Set_Reset_Summary
~~~~~~~~~~~~~~~~~

Block  A
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | out0_0_
|     |     |     |     | out0_1_
|     |     |     |     | out0_2_
|     |     |     |     | out0_3_
|     |     |     |     | out0_4_
|     |     |     |     | out0_5_
|     |     |     |     | out0_6_
|     |     |     |     | out0_7_


Block  B
block level set pt   : GND
block level reset pt : !un2_datain_17_i
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  S  | BS  | BR  | odlicz_4_
|  *  |  S  | BS  | BR  | odlicz_2_
|  *  |  S  | BS  | BR  | odlicz_3_
|  *  |  S  | BS  | BR  | odlicz_1_
|  *  |  S  | BS  | BR  | odlicz_0_


Block  C
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | un2_datain_17_i
|     |     |     |     | un4_odlicz_2
|     |     |     |     | un4_odlicz_1
|     |     |     |     | N_89
|     |     |     |     | datain_2_
|     |     |     |     | datain_3_
|     |     |     |     | datain_4_
|     |     |     |     | datain_0_
|     |     |     |     | datain_1_


Block  D
block level set pt   : GND
block level reset pt : !un2_datain_17_i
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | un4_odlicz_6
|  *  |  S  | BS  | BR  | odlicz_5_
|  *  |  S  | BS  | BR  | odlicz_7_
|  *  |  S  | BS  | BR  | odlicz_6_


<Note> (S) means the macrocell is configured in synchronous mode
       i.e. it uses the block-level set and reset pt.
       (A) means the macrocell is configured in asynchronous mode
       i.e. it can have its independant set or reset pt.
       (BS) means the block-level set pt is selected.
       (BR) means the block-level reset pt is selected.




BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx A0             ...           ...     mx A17         out0_0_         pin 9
mx A1         out0_6_         pin 3     mx A18             ...           ...
mx A2    un4_odlicz_1     mcell  C8     mx A19             ...           ...
mx A3         out0_3_         pin 6     mx A20    un4_odlicz_2     mcell  C4
mx A4             ...           ...     mx A21             ...           ...
mx A5         out0_1_         pin 8     mx A22             ...           ...
mx A6    un4_odlicz_6     mcell  D0     mx A23             ...           ...
mx A7             ...           ...     mx A24             ...           ...
mx A8         out0_7_         pin 2     mx A25             ...           ...
mx A9             ...           ...     mx A26         out0_2_         pin 7
mx A10 un2_datain_17_i     mcell  C0     mx A27             ...           ...
mx A11             ...           ...     mx A28             ...           ...
mx A12         out0_5_         pin 4     mx A29             ...           ...
mx A13             ...           ...     mx A30             ...           ...
mx A14         out0_4_         pin 5     mx A31             ...           ...
mx A15             ...           ...     mx A32             ...           ...
mx A16             ...           ...
----------------------------------------------------------------------------


BLOCK_B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx B0             ...           ...     mx B17             ...           ...
mx B1    un4_odlicz_2     mcell  C4     mx B18             ...           ...
mx B2    un4_odlicz_1     mcell  C8     mx B19             ...           ...
mx B3             ...           ...     mx B20             ...           ...
mx B4             ...           ...     mx B21             ...           ...
mx B5       odlicz_4_     mcell  B0     mx B22             ...           ...
mx B6    un4_odlicz_6     mcell  D0     mx B23             ...           ...
mx B7       odlicz_0_     mcell  B1     mx B24             ...           ...
mx B8             ...           ...     mx B25             ...           ...
mx B9       odlicz_1_    mcell  B12     mx B26             ...           ...
mx B10 un2_datain_17_i     mcell  C0     mx B27             ...           ...
mx B11       odlicz_2_     mcell  B4     mx B28             ...           ...
mx B12            N_89    mcell  C12     mx B29             ...           ...
mx B13             ...           ...     mx B30             ...           ...
mx B14       odlicz_3_     mcell  B8     mx B31             ...           ...
mx B15             ...           ...     mx B32             ...           ...
mx B16             ...           ...
----------------------------------------------------------------------------


BLOCK_C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx C0             ...           ...     mx C17             ...           ...
mx C1             ...           ...     mx C18             ...           ...
mx C2       datain_0_        pin 31     mx C19             ...           ...
mx C3       datain_2_        pin 29     mx C20             ...           ...
mx C4             ...           ...     mx C21       datain_3_        pin 28
mx C5       odlicz_4_     mcell  B0     mx C22             ...           ...
mx C6             ...           ...     mx C23             ...           ...
mx C7       odlicz_0_     mcell  B1     mx C24             ...           ...
mx C8       datain_4_        pin 27     mx C25             ...           ...
mx C9       datain_1_        pin 30     mx C26             ...           ...
mx C10             ...           ...     mx C27             ...           ...
mx C11       odlicz_2_     mcell  B4     mx C28             ...           ...
mx C12             ...           ...     mx C29       odlicz_1_    mcell  B12
mx C13             ...           ...     mx C30             ...           ...
mx C14             ...           ...     mx C31             ...           ...
mx C15             ...           ...     mx C32             ...           ...
mx C16             ...           ...
----------------------------------------------------------------------------


BLOCK_D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx D0             ...           ...     mx D17             ...           ...
mx D1             ...           ...     mx D18             ...           ...
mx D2       odlicz_7_     mcell  D8     mx D19             ...           ...
mx D3       datain_2_        pin 29     mx D20       odlicz_3_     mcell  B8
mx D4             ...           ...     mx D21       datain_3_        pin 28
mx D5       odlicz_6_    mcell  D12     mx D22             ...           ...
mx D6             ...           ...     mx D23             ...           ...
mx D7             ...           ...     mx D24             ...           ...
mx D8       datain_4_        pin 27     mx D25             ...           ...
mx D9             ...           ...     mx D26             ...           ...
mx D10 un2_datain_17_i     mcell  C0     mx D27             ...           ...
mx D11             ...           ...     mx D28             ...           ...
mx D12            N_89    mcell  C12     mx D29             ...           ...
mx D13             ...           ...     mx D30             ...           ...
mx D14       odlicz_5_     mcell  D4     mx D31             ...           ...
mx D15             ...           ...     mx D32             ...           ...
mx D16       odlicz_4_     mcell  B0
----------------------------------------------------------------------------

<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell). 




PostFit_Equations
~~~~~~~~~~~~~~~~~


 P-Terms   Fan-in  Fan-out  Type  Name (attributes)
---------  ------  -------  ----  -----------------
   4          5        1    Pin   out0_7_ 
   4          5        1    Pin   out0_6_ 
   4          5        1    Pin   out0_5_ 
   4          5        1    Pin   out0_4_ 
   4          5        1    Pin   out0_3_ 
   4          5        1    Pin   out0_2_ 
   4          5        1    Pin   out0_1_ 
   4          5        1    Pin   out0_0_ 
   1          1        1    Node  odlicz_0_.AR 
   2          4        1    Node  odlicz_0_.D- 
   1          1        1    Node  odlicz_0_.C 
   1          1        1    Node  odlicz_1_.AR 
   3          5        1    Node  odlicz_1_.D- 
   1          1        1    Node  odlicz_1_.C 
   1          1        1    Node  odlicz_2_.AR 
   4          6        1    Node  odlicz_2_.D- 
   1          1        1    Node  odlicz_2_.C 
   1          1        1    Node  odlicz_3_.AR 
   3          5        1    Node  odlicz_3_.D- 
   1          1        1    Node  odlicz_3_.C 
   1          1        1    Node  odlicz_4_.AR 
   4          6        1    Node  odlicz_4_.D- 
   1          1        1    Node  odlicz_4_.C 
   1          1        1    Node  odlicz_5_.AR 
   4          4        1    Node  odlicz_5_.D 
   1          1        1    Node  odlicz_5_.C 
   1          4        1    NodeX1  odlicz_6_.D.X1 
   1          1        1    NodeX2  odlicz_6_.D.X2 
   1          1        1    Node  odlicz_6_.AR 
   1          1        1    Node  odlicz_6_.C 
   1          1        1    Node  odlicz_7_.AR 
   1          5        1    Node  odlicz_7_.T 
   1          1        1    Node  odlicz_7_.C 
   1          3        1    Node  N_89 
   1          4        1    NodeX1  un2_datain_17_i.X1 
   1          1        1    NodeX2  un2_datain_17_i.X2 
   4          7        1    NodeX1  un4_odlicz_1.X1 
   1          3        1    NodeX2  un4_odlicz_1.X2 
   7          7        1    NodeX1  un4_odlicz_2.X1 
   1          3        1    NodeX2  un4_odlicz_2.X2 
   2          6        1    NodeX1  un4_odlicz_6.X1 
   1          4        1    NodeX2  un4_odlicz_6.X2 
=========
  90                 P-Term Total: 90
                       Total Pins: 14
                      Total Nodes: 13
            Average P-Term/Output: 2


Equations:

out0_7_ = (un2_datain_17_i & !un4_odlicz_1 & out0_7_
     # un2_datain_17_i & !un4_odlicz_2 & out0_7_
     # un2_datain_17_i & !un4_odlicz_6 & out0_7_
     # un2_datain_17_i & un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6 & !out0_7_);

out0_6_ = (un2_datain_17_i & !un4_odlicz_1 & out0_6_
     # un2_datain_17_i & !un4_odlicz_2 & out0_6_
     # un2_datain_17_i & !un4_odlicz_6 & out0_6_
     # un2_datain_17_i & un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6 & !out0_6_);

out0_5_ = (un2_datain_17_i & !un4_odlicz_1 & out0_5_
     # un2_datain_17_i & !un4_odlicz_2 & out0_5_
     # un2_datain_17_i & !un4_odlicz_6 & out0_5_
     # un2_datain_17_i & un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6 & !out0_5_);

out0_4_ = (un2_datain_17_i & !un4_odlicz_1 & out0_4_
     # un2_datain_17_i & !un4_odlicz_2 & out0_4_
     # un2_datain_17_i & !un4_odlicz_6 & out0_4_
     # un2_datain_17_i & un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6 & !out0_4_);

out0_3_ = (un2_datain_17_i & !un4_odlicz_1 & out0_3_
     # un2_datain_17_i & !un4_odlicz_2 & out0_3_
     # un2_datain_17_i & !un4_odlicz_6 & out0_3_
     # un2_datain_17_i & un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6 & !out0_3_);

out0_2_ = (un2_datain_17_i & !un4_odlicz_1 & out0_2_
     # un2_datain_17_i & !un4_odlicz_2 & out0_2_
     # un2_datain_17_i & !un4_odlicz_6 & out0_2_
     # un2_datain_17_i & un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6 & !out0_2_);

out0_1_ = (un2_datain_17_i & !un4_odlicz_1 & out0_1_
     # un2_datain_17_i & !un4_odlicz_2 & out0_1_
     # un2_datain_17_i & !un4_odlicz_6 & out0_1_
     # un2_datain_17_i & un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6 & !out0_1_);

out0_0_ = (un2_datain_17_i & !un4_odlicz_1 & out0_0_
     # un2_datain_17_i & !un4_odlicz_2 & out0_0_
     # un2_datain_17_i & !un4_odlicz_6 & out0_0_
     # un2_datain_17_i & un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6 & !out0_0_);

odlicz_0_.AR = (!un2_datain_17_i);

!odlicz_0_.D = (odlicz_0_.Q
     # un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6);

odlicz_0_.C = (CLK0);

odlicz_1_.AR = (!un2_datain_17_i);

!odlicz_1_.D = (odlicz_0_.Q & odlicz_1_.Q
     # !odlicz_0_.Q & !odlicz_1_.Q
     # un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6);

odlicz_1_.C = (CLK0);

odlicz_2_.AR = (!un2_datain_17_i);

!odlicz_2_.D = (!odlicz_0_.Q & !odlicz_2_.Q
     # !odlicz_1_.Q & !odlicz_2_.Q
     # odlicz_0_.Q & odlicz_1_.Q & odlicz_2_.Q
     # un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6);

odlicz_2_.C = (CLK0);

odlicz_3_.AR = (!un2_datain_17_i);

!odlicz_3_.D = (odlicz_3_.Q & N_89
     # !odlicz_3_.Q & !N_89
     # un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6);

odlicz_3_.C = (CLK0);

odlicz_4_.AR = (!un2_datain_17_i);

!odlicz_4_.D = (!odlicz_3_.Q & !odlicz_4_.Q
     # !odlicz_4_.Q & !N_89
     # odlicz_3_.Q & odlicz_4_.Q & N_89
     # un4_odlicz_1 & un4_odlicz_2 & un4_odlicz_6);

odlicz_4_.C = (CLK0);

odlicz_5_.AR = (!un2_datain_17_i);

odlicz_5_.D = (!odlicz_3_.Q & odlicz_5_.Q
     # !odlicz_4_.Q & odlicz_5_.Q
     # odlicz_5_.Q & !N_89
     # odlicz_3_.Q & odlicz_4_.Q & !odlicz_5_.Q & N_89);

odlicz_5_.C = (CLK0);

odlicz_6_.D.X1 = (odlicz_3_.Q & odlicz_4_.Q & odlicz_5_.Q & N_89);

odlicz_6_.D.X2 = (odlicz_6_.Q);

odlicz_6_.AR = (!un2_datain_17_i);

odlicz_6_.C = (CLK0);

odlicz_7_.AR = (!un2_datain_17_i);

odlicz_7_.T = (odlicz_3_.Q & odlicz_4_.Q & odlicz_5_.Q & odlicz_6_.Q & N_89);

odlicz_7_.C = (CLK0);

N_89 = (odlicz_0_.Q & odlicz_1_.Q & odlicz_2_.Q);

un2_datain_17_i.X1 = (!datain_3_ & !datain_2_ & !datain_1_ & !datain_0_);

un2_datain_17_i.X2 = (!datain_4_);

un4_odlicz_1.X1 = (!datain_4_ & datain_2_ & odlicz_2_.Q & !odlicz_4_.Q
     # datain_4_ & datain_2_ & !odlicz_2_.Q & !odlicz_4_.Q
     # !datain_4_ & !datain_3_ & !datain_2_ & datain_1_ & !odlicz_2_.Q
     # !datain_4_ & !datain_3_ & !datain_2_ & datain_0_ & !odlicz_2_.Q);

un4_odlicz_1.X2 = (!datain_2_ & !odlicz_2_.Q & !odlicz_4_.Q);

un4_odlicz_2.X1 = (!datain_4_ & !datain_1_ & datain_0_ & !odlicz_0_.Q & odlicz_1_.Q
     # !datain_4_ & datain_1_ & !datain_0_ & odlicz_0_.Q & !odlicz_1_.Q
     # !datain_4_ & datain_1_ & datain_0_ & !odlicz_0_.Q & !odlicz_1_.Q
     # !datain_4_ & datain_3_ & !datain_1_ & !datain_0_ & odlicz_0_.Q & odlicz_1_.Q
     # !datain_4_ & datain_2_ & !datain_1_ & !datain_0_ & odlicz_0_.Q & odlicz_1_.Q
     # !datain_3_ & !datain_2_ & !datain_1_ & !datain_0_ & !odlicz_0_.Q & !odlicz_1_.Q
     # datain_4_ & !datain_3_ & !datain_2_ & !datain_1_ & !datain_0_ & odlicz_0_.Q & odlicz_1_.Q);

un4_odlicz_2.X2 = (datain_4_ & !odlicz_0_.Q & !odlicz_1_.Q);

un4_odlicz_6.X1 = (!datain_4_ & !datain_3_ & datain_2_ & !odlicz_5_.Q & !odlicz_6_.Q & !odlicz_7_.Q
     # !datain_4_ & datain_3_ & !datain_2_ & !odlicz_5_.Q & !odlicz_6_.Q & !odlicz_7_.Q);

un4_odlicz_6.X2 = (!odlicz_3_.Q & !odlicz_5_.Q & !odlicz_6_.Q & !odlicz_7_.Q);


Reverse-Polarity Equations:

