[2025-09-17 18:09:22] START suite=cs trace=cloud9_phase0_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2305432 heartbeat IPC: 4.338 cumulative IPC: 4.338 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4473253 heartbeat IPC: 4.613 cumulative IPC: 4.471 (Simulation time: 00 hr 01 min 00 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4473253 cumulative IPC: 4.471 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4473253 cumulative IPC: 4.471 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15370334 heartbeat IPC: 0.9177 cumulative IPC: 0.9177 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26378330 heartbeat IPC: 0.9084 cumulative IPC: 0.913 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 37458998 heartbeat IPC: 0.9025 cumulative IPC: 0.9095 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 48539426 heartbeat IPC: 0.9025 cumulative IPC: 0.9077 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 59643759 heartbeat IPC: 0.9005 cumulative IPC: 0.9063 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 70731974 heartbeat IPC: 0.9019 cumulative IPC: 0.9055 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 81826506 heartbeat IPC: 0.9013 cumulative IPC: 0.9049 (Simulation time: 00 hr 08 min 47 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 92945641 heartbeat IPC: 0.8994 cumulative IPC: 0.9042 (Simulation time: 00 hr 09 min 47 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 104006711 heartbeat IPC: 0.9041 cumulative IPC: 0.9042 (Simulation time: 00 hr 10 min 52 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 110620439 cumulative IPC: 0.904 (Simulation time: 00 hr 12 min 01 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 110620439 cumulative IPC: 0.904 (Simulation time: 00 hr 12 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.904 instructions: 100000000 cycles: 110620439
CPU 0 Branch Prediction Accuracy: 96.3% MPKI: 0.6501 Average ROB Occupancy at Mispredict: 712.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6479
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 0.00223
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 23036
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 160.7381
REPLAY_LOAD: 79.860466
NON_REPLAY_LOAD: 39.567226

== Total ==
ADDR_TRANS: 6751
REPLAY_LOAD: 6868
NON_REPLAY_LOAD: 9417

== Counts ==
ADDR_TRANS: 42
REPLAY_LOAD: 86
NON_REPLAY_LOAD: 238

cpu0->cpu0_STLB TOTAL        ACCESS:      78000 HIT:      76186 MISS:       1814 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      78000 HIT:      76186 MISS:       1814 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 247.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     407647 HIT:     216348 MISS:     191299 MSHR_MERGE:        341
cpu0->cpu0_L2C LOAD         ACCESS:     184238 HIT:      38025 MISS:     146213 MSHR_MERGE:          2
cpu0->cpu0_L2C RFO          ACCESS:       1329 HIT:       1157 MISS:        172 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     120266 HIT:      78910 MISS:      41356 MSHR_MERGE:        339
cpu0->cpu0_L2C WRITE        ACCESS:      98238 HIT:      98183 MISS:         55 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3576 HIT:         73 MISS:       3503 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      89024 ISSUED:      89024 USEFUL:      37340 USELESS:        647
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 79.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12168169 HIT:   12168168 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   12168169 HIT:   12168168 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 114 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19309370 HIT:   19046187 MISS:     263183 MSHR_MERGE:      42799
cpu0->cpu0_L1D LOAD         ACCESS:   12955602 HIT:   12730391 MISS:     225211 MSHR_MERGE:      40974
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     290384 HIT:     258915 MISS:      31469 MSHR_MERGE:        227
cpu0->cpu0_L1D WRITE        ACCESS:    6059476 HIT:    6056567 MISS:       2909 MSHR_MERGE:       1580
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3908 HIT:        314 MISS:       3594 MSHR_MERGE:         18
cpu0->cpu0_L1D PREFETCH REQUESTED:     290384 ISSUED:     290384 USEFUL:      30700 USELESS:        545
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 73.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10360034 HIT:   10360023 MISS:         11 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   10360034 HIT:   10360023 MISS:         11 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 49.09 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18937245 HIT:   18854279 MISS:      82966 MSHR_MERGE:       4977
cpu0->cpu0_DTLB LOAD         ACCESS:   18937245 HIT:   18854279 MISS:      82966 MSHR_MERGE:       4977
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.68 cycles
cpu0->LLC TOTAL        ACCESS:     282322 HIT:     157036 MISS:     125286 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     146211 HIT:      51575 MISS:      94636 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        172 HIT:         68 MISS:        104 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41017 HIT:      13400 MISS:      27617 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      91419 HIT:      91364 MISS:         55 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3503 HIT:        629 MISS:       2874 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.02 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        192
  ROW_BUFFER_MISS:     125037
  AVG DBUS CONGESTED CYCLE: 5.691
Channel 0 WQ ROW_BUFFER_HIT:       3772
  ROW_BUFFER_MISS:      59651
  FULL:          0
Channel 0 REFRESHES ISSUED:       9219

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        16954        13420        23814        23294
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3            3          104          514
  STLB miss resolved @ L2C                0            1            1           39          125
  STLB miss resolved @ LLC                0           16            2          191          624
  STLB miss resolved @ MEM                0           21           12          614         2594

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  9            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            0            0            1            1
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                2            0            0            0            3
  STLB miss resolved @ MEM                2            0            0            0            1
[2025-09-17 18:21:23] END   suite=cs trace=cloud9_phase0_core3 (rc=0)
