<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP3C40/EP4CE(30|40) (0x020F40DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="fsk_demod_tap" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
    <display_branch instance="si5338_i2c_tap" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="fsk_demod_tap" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2013/03/23 16:12:09  #0">
      <clock name="lms_rx_clock_out" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="1024" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="dac_csx" tap_mode="classic" type="output pin"/>
          <wire name="dac_sclk" tap_mode="classic" type="output pin"/>
          <wire name="dac_sdi" tap_mode="classic" type="input pin"/>
          <wire name="dac_sdo" tap_mode="classic" type="output pin"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[0]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[10]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[11]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[12]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[13]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[14]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[15]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[1]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[2]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[3]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[4]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[5]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[6]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[7]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[8]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[9]" tap_mode="classic" type="register"/>
          <wire name="nios_system:U_nios_system|uart_txd" tap_mode="classic" type="combinatorial"/>
          <wire name="qualifier[5]" tap_mode="classic" type="register"/>
          <wire name="rx_i[0]" tap_mode="classic" type="register"/>
          <wire name="rx_i[10]" tap_mode="classic" type="register"/>
          <wire name="rx_i[11]" tap_mode="classic" type="register"/>
          <wire name="rx_i[1]" tap_mode="classic" type="register"/>
          <wire name="rx_i[2]" tap_mode="classic" type="register"/>
          <wire name="rx_i[3]" tap_mode="classic" type="register"/>
          <wire name="rx_i[4]" tap_mode="classic" type="register"/>
          <wire name="rx_i[5]" tap_mode="classic" type="register"/>
          <wire name="rx_i[6]" tap_mode="classic" type="register"/>
          <wire name="rx_i[7]" tap_mode="classic" type="register"/>
          <wire name="rx_i[8]" tap_mode="classic" type="register"/>
          <wire name="rx_i[9]" tap_mode="classic" type="register"/>
          <wire name="rx_q[0]" tap_mode="classic" type="register"/>
          <wire name="rx_q[10]" tap_mode="classic" type="register"/>
          <wire name="rx_q[11]" tap_mode="classic" type="register"/>
          <wire name="rx_q[1]" tap_mode="classic" type="register"/>
          <wire name="rx_q[2]" tap_mode="classic" type="register"/>
          <wire name="rx_q[3]" tap_mode="classic" type="register"/>
          <wire name="rx_q[4]" tap_mode="classic" type="register"/>
          <wire name="rx_q[5]" tap_mode="classic" type="register"/>
          <wire name="rx_q[6]" tap_mode="classic" type="register"/>
          <wire name="rx_q[7]" tap_mode="classic" type="register"/>
          <wire name="rx_q[8]" tap_mode="classic" type="register"/>
          <wire name="rx_q[9]" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="dac_csx" tap_mode="classic" type="output pin"/>
          <wire name="dac_sclk" tap_mode="classic" type="output pin"/>
          <wire name="dac_sdi" tap_mode="classic" type="input pin"/>
          <wire name="dac_sdo" tap_mode="classic" type="output pin"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[0]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[10]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[11]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[12]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[13]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[14]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[15]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[1]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[2]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[3]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[4]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[5]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[6]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[7]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[8]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[9]" tap_mode="classic" type="register"/>
          <wire name="nios_system:U_nios_system|uart_txd" tap_mode="classic" type="combinatorial"/>
          <wire name="qualifier[5]" tap_mode="classic" type="register"/>
          <wire name="rx_i[0]" tap_mode="classic" type="register"/>
          <wire name="rx_i[10]" tap_mode="classic" type="register"/>
          <wire name="rx_i[11]" tap_mode="classic" type="register"/>
          <wire name="rx_i[1]" tap_mode="classic" type="register"/>
          <wire name="rx_i[2]" tap_mode="classic" type="register"/>
          <wire name="rx_i[3]" tap_mode="classic" type="register"/>
          <wire name="rx_i[4]" tap_mode="classic" type="register"/>
          <wire name="rx_i[5]" tap_mode="classic" type="register"/>
          <wire name="rx_i[6]" tap_mode="classic" type="register"/>
          <wire name="rx_i[7]" tap_mode="classic" type="register"/>
          <wire name="rx_i[8]" tap_mode="classic" type="register"/>
          <wire name="rx_i[9]" tap_mode="classic" type="register"/>
          <wire name="rx_q[0]" tap_mode="classic" type="register"/>
          <wire name="rx_q[10]" tap_mode="classic" type="register"/>
          <wire name="rx_q[11]" tap_mode="classic" type="register"/>
          <wire name="rx_q[1]" tap_mode="classic" type="register"/>
          <wire name="rx_q[2]" tap_mode="classic" type="register"/>
          <wire name="rx_q[3]" tap_mode="classic" type="register"/>
          <wire name="rx_q[4]" tap_mode="classic" type="register"/>
          <wire name="rx_q[5]" tap_mode="classic" type="register"/>
          <wire name="rx_q[6]" tap_mode="classic" type="register"/>
          <wire name="rx_q[7]" tap_mode="classic" type="register"/>
          <wire name="rx_q[8]" tap_mode="classic" type="register"/>
          <wire name="rx_q[9]" tap_mode="classic" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="dac_csx" tap_mode="classic" type="output pin"/>
          <wire name="dac_sclk" tap_mode="classic" type="output pin"/>
          <wire name="dac_sdi" tap_mode="classic" type="input pin"/>
          <wire name="dac_sdo" tap_mode="classic" type="output pin"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[0]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[10]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[11]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[12]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[13]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[14]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[15]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[1]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[2]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[3]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[4]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[5]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[6]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[7]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[8]" tap_mode="classic" type="register"/>
          <wire name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[9]" tap_mode="classic" type="register"/>
          <wire name="nios_system:U_nios_system|uart_txd" tap_mode="classic" type="combinatorial"/>
          <wire name="qualifier[5]" tap_mode="classic" type="register"/>
          <wire name="rx_i[0]" tap_mode="classic" type="register"/>
          <wire name="rx_i[10]" tap_mode="classic" type="register"/>
          <wire name="rx_i[11]" tap_mode="classic" type="register"/>
          <wire name="rx_i[1]" tap_mode="classic" type="register"/>
          <wire name="rx_i[2]" tap_mode="classic" type="register"/>
          <wire name="rx_i[3]" tap_mode="classic" type="register"/>
          <wire name="rx_i[4]" tap_mode="classic" type="register"/>
          <wire name="rx_i[5]" tap_mode="classic" type="register"/>
          <wire name="rx_i[6]" tap_mode="classic" type="register"/>
          <wire name="rx_i[7]" tap_mode="classic" type="register"/>
          <wire name="rx_i[8]" tap_mode="classic" type="register"/>
          <wire name="rx_i[9]" tap_mode="classic" type="register"/>
          <wire name="rx_q[0]" tap_mode="classic" type="register"/>
          <wire name="rx_q[10]" tap_mode="classic" type="register"/>
          <wire name="rx_q[11]" tap_mode="classic" type="register"/>
          <wire name="rx_q[1]" tap_mode="classic" type="register"/>
          <wire name="rx_q[2]" tap_mode="classic" type="register"/>
          <wire name="rx_q[3]" tap_mode="classic" type="register"/>
          <wire name="rx_q[4]" tap_mode="classic" type="register"/>
          <wire name="rx_q[5]" tap_mode="classic" type="register"/>
          <wire name="rx_q[6]" tap_mode="classic" type="register"/>
          <wire name="rx_q[7]" tap_mode="classic" type="register"/>
          <wire name="rx_q[8]" tap_mode="classic" type="register"/>
          <wire name="rx_q[9]" tap_mode="classic" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="rx_i[11..0]" order="msb_to_lsb" radix="line_signed" state="collapse" type="register">
            <net is_signal_inverted="no" name="rx_i[11]"/>
            <net is_signal_inverted="no" name="rx_i[10]"/>
            <net is_signal_inverted="no" name="rx_i[9]"/>
            <net is_signal_inverted="no" name="rx_i[8]"/>
            <net is_signal_inverted="no" name="rx_i[7]"/>
            <net is_signal_inverted="no" name="rx_i[6]"/>
            <net is_signal_inverted="no" name="rx_i[5]"/>
            <net is_signal_inverted="no" name="rx_i[4]"/>
            <net is_signal_inverted="no" name="rx_i[3]"/>
            <net is_signal_inverted="no" name="rx_i[2]"/>
            <net is_signal_inverted="no" name="rx_i[1]"/>
            <net is_signal_inverted="no" name="rx_i[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="rx_q[11..0]" order="msb_to_lsb" radix="line_signed" state="collapse" type="register">
            <net is_signal_inverted="no" name="rx_q[11]"/>
            <net is_signal_inverted="no" name="rx_q[10]"/>
            <net is_signal_inverted="no" name="rx_q[9]"/>
            <net is_signal_inverted="no" name="rx_q[8]"/>
            <net is_signal_inverted="no" name="rx_q[7]"/>
            <net is_signal_inverted="no" name="rx_q[6]"/>
            <net is_signal_inverted="no" name="rx_q[5]"/>
            <net is_signal_inverted="no" name="rx_q[4]"/>
            <net is_signal_inverted="no" name="rx_q[3]"/>
            <net is_signal_inverted="no" name="rx_q[2]"/>
            <net is_signal_inverted="no" name="rx_q[1]"/>
            <net is_signal_inverted="no" name="rx_q[0]"/>
          </bus>
          <net is_signal_inverted="no" name="nios_system:U_nios_system|uart_txd"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[15]"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[14]"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[13]"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[12]"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[11]"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[10]"/>
          <bus is_signal_inverted="no" link="all" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[9..0]" order="msb_to_lsb" radix="line_signed" state="collapse" type="register">
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[9]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[8]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[7]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[6]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[5]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[4]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[3]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[2]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[1]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[0]"/>
          </bus>
          <net is_signal_inverted="no" name="qualifier[5]"/>
          <net is_signal_inverted="no" name="dac_csx"/>
          <net is_signal_inverted="no" name="dac_sclk"/>
          <net is_signal_inverted="no" name="dac_sdi"/>
          <net is_signal_inverted="no" name="dac_sdo"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="rx_i[11..0]" order="msb_to_lsb" radix="line_signed" state="collapse" type="register">
            <net is_signal_inverted="no" name="rx_i[11]"/>
            <net is_signal_inverted="no" name="rx_i[10]"/>
            <net is_signal_inverted="no" name="rx_i[9]"/>
            <net is_signal_inverted="no" name="rx_i[8]"/>
            <net is_signal_inverted="no" name="rx_i[7]"/>
            <net is_signal_inverted="no" name="rx_i[6]"/>
            <net is_signal_inverted="no" name="rx_i[5]"/>
            <net is_signal_inverted="no" name="rx_i[4]"/>
            <net is_signal_inverted="no" name="rx_i[3]"/>
            <net is_signal_inverted="no" name="rx_i[2]"/>
            <net is_signal_inverted="no" name="rx_i[1]"/>
            <net is_signal_inverted="no" name="rx_i[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="rx_q[11..0]" order="msb_to_lsb" radix="line_signed" state="collapse" type="register">
            <net is_signal_inverted="no" name="rx_q[11]"/>
            <net is_signal_inverted="no" name="rx_q[10]"/>
            <net is_signal_inverted="no" name="rx_q[9]"/>
            <net is_signal_inverted="no" name="rx_q[8]"/>
            <net is_signal_inverted="no" name="rx_q[7]"/>
            <net is_signal_inverted="no" name="rx_q[6]"/>
            <net is_signal_inverted="no" name="rx_q[5]"/>
            <net is_signal_inverted="no" name="rx_q[4]"/>
            <net is_signal_inverted="no" name="rx_q[3]"/>
            <net is_signal_inverted="no" name="rx_q[2]"/>
            <net is_signal_inverted="no" name="rx_q[1]"/>
            <net is_signal_inverted="no" name="rx_q[0]"/>
          </bus>
          <net is_signal_inverted="no" name="nios_system:U_nios_system|uart_txd"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[15]"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[14]"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[13]"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[12]"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[11]"/>
          <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[10]"/>
          <bus is_signal_inverted="no" link="all" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[9..0]" order="msb_to_lsb" radix="line_signed" state="collapse" type="register">
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[9]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[8]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[7]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[6]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[5]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[4]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[3]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[2]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[1]"/>
            <net is_signal_inverted="no" name="fsk_demodulator:U_fsk_demodulator|unwrapped_z[0]"/>
          </bus>
          <net is_signal_inverted="no" name="qualifier[5]"/>
          <net is_signal_inverted="no" name="dac_csx"/>
          <net is_signal_inverted="no" name="dac_sclk"/>
          <net is_signal_inverted="no" name="dac_sdi"/>
          <net is_signal_inverted="no" name="dac_sdo"/>
        </setup_view>
      </presentation>
      <trigger CRC="39FF5092" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2013/03/23 16:12:09  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1024" storage_mode="conditional" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'dac_csx' == low &amp;&amp; 'fsk_demodulator:U_fsk_demodulator|unwrapped_z[10]' == low
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="28"/>
      <single attribute="data vertical scroll position" value="4"/>
      <single attribute="setup hierarchy bladerf" value="3"/>
      <single attribute="setup hierarchy fsk_demodulator:U_fsk_demodulator" value="3"/>
      <single attribute="setup hierarchy nios_system:U_nios_system" value="3"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="2"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="64512"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="si5338_i2c_tap" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="1" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom offset numerator" value="126976"/>
      <single attribute="zoom offset denominator" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2013/05/15 00:31:18  #0">
      <clock name="c4_clock" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="65536" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="si_scl" tap_mode="probeonly" type="bidir pin"/>
          <wire name="si_sda" tap_mode="probeonly" type="bidir pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="si_scl" tap_mode="probeonly" type="bidir pin"/>
          <wire name="si_sda" tap_mode="probeonly" type="bidir pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="si_scl" tap_mode="probeonly" type="bidir pin"/>
          <wire name="si_sda" tap_mode="probeonly" type="bidir pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="si_scl"/>
          <net is_signal_inverted="no" name="si_sda"/>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="si_scl"/>
          <net is_signal_inverted="no" name="si_sda"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2013/05/15 00:31:18  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="65536" storage_mode="conditional" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'si_scl' == low
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00
            <pwr_up_transitional>00</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <global_info>
    <single attribute="active instance" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="125"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,288,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,66"/>
    <multi attribute="frame size" size="2" value="1600,838"/>
    <multi attribute="jtag widget size" size="2" value="400,145"/>
  </global_info>
</session>
