--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
addr_out<0> |         6.739(R)|      SLOW  |         3.441(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<1> |         6.899(R)|      SLOW  |         3.537(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<2> |         7.089(R)|      SLOW  |         3.651(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<3> |         7.084(R)|      SLOW  |         3.661(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<4> |         6.743(R)|      SLOW  |         3.445(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<5> |         6.743(R)|      SLOW  |         3.445(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<0>  |        10.811(R)|      SLOW  |         5.746(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<1>  |        10.849(R)|      SLOW  |         5.912(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<2>  |        11.044(R)|      SLOW  |         5.749(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<3>  |        11.205(R)|      SLOW  |         6.161(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<4>  |        11.855(R)|      SLOW  |         6.559(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<5>  |        14.059(R)|      SLOW  |         7.970(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<6>  |        12.944(R)|      SLOW  |         7.157(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<7>  |        12.588(R)|      SLOW  |         6.677(R)|      FAST  |clk_BUFGP         |   0.000|
step_out<0> |         6.767(R)|      SLOW  |         3.469(R)|      FAST  |clk_BUFGP         |   0.000|
step_out<1> |         6.927(R)|      SLOW  |         3.565(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.817|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw_in<0>       |led_out<0>     |   14.223|
sw_in<0>       |led_out<1>     |   14.552|
sw_in<0>       |led_out<2>     |   14.710|
sw_in<0>       |led_out<3>     |   14.636|
sw_in<0>       |led_out<4>     |   14.951|
sw_in<0>       |led_out<5>     |   16.111|
sw_in<0>       |led_out<6>     |   16.055|
sw_in<0>       |led_out<7>     |   15.552|
sw_in<1>       |led_out<0>     |   14.268|
sw_in<1>       |led_out<1>     |   14.629|
sw_in<1>       |led_out<2>     |   14.445|
sw_in<1>       |led_out<3>     |   15.202|
sw_in<1>       |led_out<4>     |   15.416|
sw_in<1>       |led_out<5>     |   16.679|
sw_in<1>       |led_out<6>     |   16.536|
sw_in<1>       |led_out<7>     |   16.376|
sw_in<2>       |led_out<0>     |   14.030|
sw_in<2>       |led_out<1>     |   14.322|
sw_in<2>       |led_out<2>     |   14.478|
sw_in<2>       |led_out<3>     |   14.681|
sw_in<2>       |led_out<4>     |   14.493|
sw_in<2>       |led_out<5>     |   16.179|
sw_in<2>       |led_out<6>     |   15.855|
sw_in<2>       |led_out<7>     |   15.490|
sw_in<3>       |led_out<0>     |   16.151|
sw_in<3>       |led_out<1>     |   17.017|
sw_in<3>       |led_out<2>     |   16.500|
sw_in<3>       |led_out<3>     |   17.480|
sw_in<3>       |led_out<4>     |   17.813|
sw_in<3>       |led_out<5>     |   20.215|
sw_in<3>       |led_out<6>     |   18.651|
sw_in<3>       |led_out<7>     |   18.347|
sw_in<4>       |led_out<0>     |   15.217|
sw_in<4>       |led_out<1>     |   16.083|
sw_in<4>       |led_out<2>     |   15.566|
sw_in<4>       |led_out<3>     |   16.546|
sw_in<4>       |led_out<4>     |   16.879|
sw_in<4>       |led_out<5>     |   19.281|
sw_in<4>       |led_out<6>     |   17.717|
sw_in<4>       |led_out<7>     |   17.413|
sw_in<5>       |led_out<0>     |   14.860|
sw_in<5>       |led_out<1>     |   15.726|
sw_in<5>       |led_out<2>     |   15.209|
sw_in<5>       |led_out<3>     |   16.189|
sw_in<5>       |led_out<4>     |   16.522|
sw_in<5>       |led_out<5>     |   18.924|
sw_in<5>       |led_out<6>     |   17.360|
sw_in<5>       |led_out<7>     |   17.056|
sw_in<6>       |led_out<0>     |   14.752|
sw_in<6>       |led_out<1>     |   15.618|
sw_in<6>       |led_out<2>     |   15.101|
sw_in<6>       |led_out<3>     |   16.081|
sw_in<6>       |led_out<4>     |   16.414|
sw_in<6>       |led_out<5>     |   18.816|
sw_in<6>       |led_out<6>     |   17.252|
sw_in<6>       |led_out<7>     |   16.948|
sw_in<7>       |led_out<0>     |   18.338|
sw_in<7>       |led_out<1>     |   19.204|
sw_in<7>       |led_out<2>     |   18.687|
sw_in<7>       |led_out<3>     |   19.667|
sw_in<7>       |led_out<4>     |   20.000|
sw_in<7>       |led_out<5>     |   22.402|
sw_in<7>       |led_out<6>     |   20.838|
sw_in<7>       |led_out<7>     |   20.534|
---------------+---------------+---------+


Analysis completed Fri May 16 11:08:58 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 436 MB



