Verilator Tree Dump (format 0x3900) from <e26332> to <e32753>
     NETLIST 0x558910cd1f80 <e1> {a0}
    1: MODULE 0x558910f89350 <e24462> {c5}  TOP  L1 [P]
    1:1: CELLINLINE 0x5589110fbca0 <e28302#> {c5}  mips_cpu -> mips_cpu
    1:1: CELLINLINE 0x558911051580 <e28304#> {c157}  mips_cpu__DOT__register_file -> Register_File
    1:1: CELLINLINE 0x558911051690 <e28306#> {c174}  mips_cpu__DOT__pc -> Program_Counter
    1:1: CELLINLINE 0x5589110517a0 <e28308#> {c183}  mips_cpu__DOT__plus_four_adder -> Adder
    1:1: CELLINLINE 0x5589110518b0 <e28310#> {c189}  mips_cpu__DOT__program_counter_multiplexer -> MUX_2INPUT
    1:1: CELLINLINE 0x5589110519c0 <e28312#> {c196}  mips_cpu__DOT__program_counter_multiplexer_two -> MUX_2INPUT
    1:1: CELLINLINE 0x558911051ad0 <e28314#> {c203}  mips_cpu__DOT__fetch_decode_register -> Fetch_Decode_Register
    1:1: CELLINLINE 0x558911051be0 <e28316#> {c214}  mips_cpu__DOT__control_unit -> Control_Unit
    1:1: CELLINLINE 0x558911051cf0 <e28318#> {c227}  mips_cpu__DOT__register_file_output_A_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x558911051e00 <e28320#> {c235}  mips_cpu__DOT__register_file_output_B_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x558911051f10 <e28322#> {c243}  mips_cpu__DOT__reg_output_comparator -> Comparator
    1:1: CELLINLINE 0x558911052020 <e28324#> {c251}  mips_cpu__DOT__program_counter_source_and_gate_decode -> And_Gate
    1:1: CELLINLINE 0x558911052130 <e28326#> {c257}  mips_cpu__DOT__sign_extender_decode -> Sign_Extension
    1:1: CELLINLINE 0x558911052240 <e28328#> {c262}  mips_cpu__DOT__shifter_decode -> Left_Shift
    1:1: CELLINLINE 0x558911052350 <e28330#> {c267}  mips_cpu__DOT__adder_decode -> Adder
    1:1: CELLINLINE 0x558911052460 <e28332#> {c273}  mips_cpu__DOT__decode_execute_register -> Decode_Execute_Register
    1:1: CELLINLINE 0x558911052570 <e28334#> {c309}  mips_cpu__DOT__write_register_execute_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x558911052680 <e28336#> {c316}  mips_cpu__DOT__register_file_output_A_execute_mux -> MUX_4INPUT
    1:1: CELLINLINE 0x558911052790 <e28338#> {c326}  mips_cpu__DOT__register_file_output_B_execute_mux -> MUX_4INPUT
    1:1: CELLINLINE 0x5589110528a0 <e28340#> {c336}  mips_cpu__DOT__source_B_ALU_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x5589110529b0 <e28342#> {c344}  mips_cpu__DOT__alu -> ALU
    1:1: CELLINLINE 0x558911052ac0 <e28344#> {c354}  mips_cpu__DOT__execute_memory_register -> Execute_Memory_Register
    1:1: CELLINLINE 0x558911052bd0 <e28346#> {c384}  mips_cpu__DOT__memory_writeback_register -> Memory_Writeback_Register
    1:1: CELLINLINE 0x558911052ce0 <e28348#> {c410}  mips_cpu__DOT__writeback_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x558911052df0 <e28350#> {c416}  mips_cpu__DOT__hazard_unit -> Hazard_Unit
    1:1: CELLINLINE 0x558911052f00 <e28352#> {c440}  mips_cpu__DOT__or_gate -> Or_Gate
    1:2: VAR 0x558910f89540 <e24466> {c6} @dt=0x558910ce6310@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x558910f89b80 <e24477> {c9} @dt=0x558910ce6310@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f89f20 <e24483> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8a2c0 <e24489> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x558910f8a660 <e24495> {c16} @dt=0x558910d08010@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8aa00 <e24501> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x558910f8ada0 <e24507> {c20} @dt=0x558910d08010@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8b140 <e24513> {c21} @dt=0x558910ce6310@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8b4e0 <e24519> {c22} @dt=0x558910ce6310@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8b880 <e24525> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8bc20 <e24531> {c24} @dt=0x558910d08010@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: ASSIGNALIAS 0x5589110fc4a0 <e28361#> {c6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110fc380 <e28358#> {c6} @dt=0x558910ce6310@(G/w1)  clk [RV] <- VAR 0x558910f89540 <e24466> {c6} @dt=0x558910ce6310@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2: VARREF 0x5589110fc260 <e28359#> {c6} @dt=0x558910ce6310@(G/w1)  clk [LV] => VAR 0x558911053010 <e28462#> {c6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__clk PORT
    1:2: ASSIGNALIAS 0x5589110fc7a0 <e28370#> {c8} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110fc680 <e28367#> {c8} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: VARREF 0x5589110fc560 <e28368#> {c8} @dt=0x558910ce6310@(G/w1)  reset [LV] => VAR 0x558911053190 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset PORT
    1:2: ASSIGNALIAS 0x5589110fcad0 <e28379#> {c9} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110fc9b0 <e28376#> {c9} @dt=0x558910ce6310@(G/w1)  active [RV] <- VAR 0x558910f89b80 <e24477> {c9} @dt=0x558910ce6310@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x5589110fc890 <e28377#> {c9} @dt=0x558910ce6310@(G/w1)  active [LV] => VAR 0x558911053310 <e21557> {c9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__active PORT
    1:2: ASSIGNALIAS 0x5589110fce00 <e28388#> {c10} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110fcce0 <e28385#> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [RV] <- VAR 0x558910f89f20 <e24483> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x5589110fcbc0 <e28386#> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [LV] => VAR 0x558911053490 <e20044> {c10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_v0 PORT
    1:2: ASSIGNALIAS 0x5589110fd130 <e28397#> {c13} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110fd010 <e28394#> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable [RV] <- VAR 0x558910f8a2c0 <e24489> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:2: VARREF 0x5589110fcef0 <e28395#> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable [LV] => VAR 0x558911053610 <e21558> {c13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__clk_enable PORT
    1:2: ASSIGNALIAS 0x5589110fd460 <e28406#> {c16} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110fd340 <e28403#> {c16} @dt=0x558910d08010@(G/w32)  instr_address [RV] <- VAR 0x558910f8a660 <e24495> {c16} @dt=0x558910d08010@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x5589110fd220 <e28404#> {c16} @dt=0x558910d08010@(G/w32)  instr_address [LV] => VAR 0x558911053790 <e21559> {c16} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instr_address PORT
    1:2: ASSIGNALIAS 0x5589110fd790 <e28415#> {c17} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110fd670 <e28412#> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata [RV] <- VAR 0x558910f8aa00 <e24501> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x5589110fd550 <e28413#> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata [LV] => VAR 0x558911053910 <e21560> {c17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instr_readdata PORT
    1:2: ASSIGNALIAS 0x5589110fdac0 <e28424#> {c20} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110fd9a0 <e28421#> {c20} @dt=0x558910d08010@(G/w32)  data_address [RV] <- VAR 0x558910f8ada0 <e24507> {c20} @dt=0x558910d08010@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x5589110fd880 <e28422#> {c20} @dt=0x558910d08010@(G/w32)  data_address [LV] => VAR 0x558911053a90 <e21561> {c20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__data_address PORT
    1:2: ASSIGNALIAS 0x5589110fddf0 <e28433#> {c21} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110fdcd0 <e28430#> {c21} @dt=0x558910ce6310@(G/w1)  data_write [RV] <- VAR 0x558910f8b140 <e24513> {c21} @dt=0x558910ce6310@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x5589110fdbb0 <e28431#> {c21} @dt=0x558910ce6310@(G/w1)  data_write [LV] => VAR 0x558911053c10 <e21562> {c21} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__data_write PORT
    1:2: ASSIGNALIAS 0x5589110fe120 <e28442#> {c22} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110fe000 <e28439#> {c22} @dt=0x558910ce6310@(G/w1)  data_read [RV] <- VAR 0x558910f8b4e0 <e24519> {c22} @dt=0x558910ce6310@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x5589110fdee0 <e28440#> {c22} @dt=0x558910ce6310@(G/w1)  data_read [LV] => VAR 0x558911053d90 <e21563> {c22} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__data_read PORT
    1:2: ASSIGNALIAS 0x5589110fe450 <e28451#> {c23} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110fe330 <e28448#> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [RV] <- VAR 0x558910f8b880 <e24525> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x5589110fe210 <e28449#> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [LV] => VAR 0x558911053f10 <e21564> {c23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__data_writedata PORT
    1:2: ASSIGNALIAS 0x5589110fe780 <e28460#> {c24} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110fe660 <e28457#> {c24} @dt=0x558910d08010@(G/w32)  data_readdata [RV] <- VAR 0x558910f8bc20 <e24531> {c24} @dt=0x558910d08010@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x5589110fe540 <e28458#> {c24} @dt=0x558910d08010@(G/w32)  data_readdata [LV] => VAR 0x558911054090 <e21565> {c24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__data_readdata PORT
    1:2: VAR 0x558911053010 <e28462#> {c6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__clk PORT
    1:2: VAR 0x558911053190 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset PORT
    1:2: VAR 0x558911053310 <e21557> {c9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__active PORT
    1:2: VAR 0x558911053490 <e20044> {c10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_v0 PORT
    1:2: VAR 0x558911053610 <e21558> {c13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__clk_enable PORT
    1:2: VAR 0x558911053790 <e21559> {c16} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instr_address PORT
    1:2: VAR 0x558911053910 <e21560> {c17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instr_readdata PORT
    1:2: VAR 0x558911053a90 <e21561> {c20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__data_address PORT
    1:2: VAR 0x558911053c10 <e21562> {c21} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__data_write PORT
    1:2: VAR 0x558911053d90 <e21563> {c22} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__data_read PORT
    1:2: VAR 0x558911053f10 <e21564> {c23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__data_writedata PORT
    1:2: VAR 0x558911054090 <e21565> {c24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__data_readdata PORT
    1:2: VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2: VAR 0x558911054390 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2: VAR 0x558911054510 <e21568> {c33} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2: VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: VAR 0x558911054810 <e21570> {c35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2: VAR 0x558911054990 <e21571> {c36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2: VAR 0x558911054b10 <e21572> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out VAR
    1:2: VAR 0x558911054c90 <e21573> {c38} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__halt VAR
    1:2: VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2: VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2: VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2: VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2: VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2: VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2: VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2: VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2: VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2: VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x558911055e90 <e21584> {c52} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_decode_execute_register VAR
    1:2: VAR 0x558911056010 <e21585> {c57} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2: VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2: VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x558911056490 <e21588> {c61} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__op VAR
    1:2: ASSIGNW 0x558911056610 <e21602> {c62} @dt=0x558910d17630@(G/w6)
    1:2:1: SEL 0x5589110566d0 <e21600> {c62} @dt=0x558910d17630@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x5589110567a0 <e21589> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x5589110568c0 <e20263> {c62} @dt=0x558910f53920@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x558911056a30 <e21599> {c62} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:2: VARREF 0x558911056ba0 <e21601> {c62} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__op [LV] => VAR 0x558911056490 <e21588> {c61} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__op VAR
    1:2: VAR 0x558911056cc0 <e20270> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2: VAR 0x558911056e40 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2: ASSIGNW 0x558911056fc0 <e20285> {c64} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x558911057080 <e21615> {c64} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558911057150 <e21604> {c64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x558911057270 <e20326> {c64} @dt=0x558910f53920@(G/sw5)  5'h15
    1:2:1:3: CONST 0x5589110573e0 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x558911057550 <e20284> {c64} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_1 [LV] => VAR 0x558911056cc0 <e20270> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2: ASSIGNW 0x558911057670 <e21629> {c65} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x558911057730 <e21627> {c65} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558911057800 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x558911057920 <e20373> {c65} @dt=0x558910f53920@(G/sw5)  5'h15
    1:2:1:3: CONST 0x558911057a90 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x558911057c00 <e21628> {c65} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode [LV] => VAR 0x558911056e40 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2: VAR 0x558911057d20 <e21630> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2: VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2: ASSIGNW 0x558911058020 <e21645> {c67} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x5589110580e0 <e21643> {c67} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5589110581b0 <e21632> {c67} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x5589110582d0 <e20436> {c67} @dt=0x558910f53920@(G/sw5)  5'h10
    1:2:1:3: CONST 0x558911058440 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x5589110585b0 <e21644> {c67} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_2 [LV] => VAR 0x558911057d20 <e21630> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2: ASSIGNW 0x5589110586d0 <e21659> {c68} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x558911058790 <e21657> {c68} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558911058860 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x558911058980 <e20483> {c68} @dt=0x558910f53920@(G/sw5)  5'h10
    1:2:1:3: CONST 0x558911058af0 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x558911058c60 <e21658> {c68} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [LV] => VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2: VAR 0x558911058d80 <e21660> {c69} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2: ASSIGNW 0x558911058f00 <e21674> {c70} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x558911058fc0 <e21672> {c70} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558911059090 <e21661> {c70} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x5589110591b0 <e20538> {c70} @dt=0x558910f53920@(G/sw5)  5'hb
    1:2:1:3: CONST 0x558911059320 <e21671> {c70} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x558911059490 <e21673> {c70} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_decode [LV] => VAR 0x558911058d80 <e21660> {c69} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2: VAR 0x5589110595b0 <e20545> {c71} @dt=0x558910d25f30@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2: ASSIGNW 0x558911059730 <e20552> {c72} @dt=0x558910d25f30@(G/w16)
    1:2:1: SEL 0x5589110597f0 <e21686> {c72} @dt=0x558910d25f30@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x5589110598c0 <e21675> {c72} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x5589110599e0 <e20593> {c72} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:1:3: CONST 0x558911059b50 <e21685> {c72} @dt=0x558910d08010@(G/w32)  32'h10
    1:2:2: VARREF 0x558911059cc0 <e20551> {c72} @dt=0x558910d25f30@(G/w16)  mips_cpu__DOT__immediate [LV] => VAR 0x5589110595b0 <e20545> {c71} @dt=0x558910d25f30@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2: VAR 0x558911059de0 <e21687> {c74} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2: VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2: VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2: VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2: VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2: VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2: VAR 0x55891105a9e0 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2: VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2: VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2: VAR 0x55891105afe0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2: VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2: VAR 0x55891105b2e0 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2: VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2: VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2: VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2: VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2: VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2: VAR 0x55891105bd60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x55891105bee0 <e21709> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2: VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2: VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2: VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2: VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2: VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2: VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2: VAR 0x55891105cae0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2: VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2: VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2: VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x55891105d3e0 <e21723> {c119} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2: VAR 0x55891105d560 <e21724> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2: VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2: VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2: VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2: VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2: VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2: VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2: VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2: VAR 0x55891105e5e0 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2: VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2: VAR 0x55891105e8e0 <e21737> {c139} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2: VAR 0x55891105ea60 <e21738> {c140} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2: VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2: VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2: VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2: VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x55891105f1e0 <e21744> {c147} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891105f2a0 <e21742> {c147} @dt=0x558910d08010@(G/w32)  data_readdata [RV] <- VAR 0x558910f8bc20 <e24531> {c24} @dt=0x558910d08010@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55891105f3c0 <e21743> {c147} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_memory [LV] => VAR 0x55891105d3e0 <e21723> {c119} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2: ASSIGNW 0x55891105f4e0 <e21747> {c148} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891105f5a0 <e21745> {c148} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55891105f6c0 <e21746> {c148} @dt=0x558910d08010@(G/w32)  data_address [LV] => VAR 0x558910f8ada0 <e24507> {c20} @dt=0x558910d08010@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x55891105f7e0 <e21750> {c149} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891105f8a0 <e21748> {c149} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55891105d560 <e21724> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2: VARREF 0x55891105f9c0 <e21749> {c149} @dt=0x558910d08010@(G/w32)  data_writedata [LV] => VAR 0x558910f8b880 <e24525> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x55891105fae0 <e21753> {c150} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x55891105fba0 <e21751> {c150} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55891105cae0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2: VARREF 0x55891105fcc0 <e21752> {c150} @dt=0x558910ce6310@(G/w1)  data_write [LV] => VAR 0x558910f8b140 <e24513> {c21} @dt=0x558910ce6310@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x55891105fde0 <e21756> {c151} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x55891105fea0 <e21754> {c151} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x55891105ffc0 <e21755> {c151} @dt=0x558910ce6310@(G/w1)  data_read [LV] => VAR 0x558910f8b4e0 <e24519> {c22} @dt=0x558910ce6310@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x5589110600e0 <e21759> {c154} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110601a0 <e21757> {c154} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x5589110602c0 <e21758> {c154} @dt=0x558910d08010@(G/w32)  instr_address [LV] => VAR 0x558910f8a660 <e24495> {c16} @dt=0x558910d08010@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x5589110603e0 <e21762> {c155} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110604a0 <e21760> {c155} @dt=0x558910d08010@(G/w32)  instr_readdata [RV] <- VAR 0x558910f8aa00 <e24501> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x5589110605c0 <e21761> {c155} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_fetch [LV] => VAR 0x558911054990 <e21571> {c36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2: ASSIGNW 0x5589110606e0 <e21970> {c445} @dt=0x558910ce6310@(G/w1)
    1:2:1: AND 0x5589110607a0 <e25275> {c445} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x558911060860 <e25271> {c445} @dt=0x558910ce6310@(G/w1)  clk [RV] <- VAR 0x558910f89540 <e24466> {c6} @dt=0x558910ce6310@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1:2: VARREF 0x558911060980 <e25272> {c445} @dt=0x558910ce6310@(G/w1)  clk_enable [RV] <- VAR 0x558910f8a2c0 <e24489> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:2: VARREF 0x558911060aa0 <e21969> {c445} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [LV] => VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2: ASSIGNW 0x558911060bc0 <e21974> {c446} @dt=0x558910ce6310@(G/w1)
    1:2:1: NOT 0x558911060c80 <e25283> {c446} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x558911060d40 <e25281> {c446} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__halt [RV] <- VAR 0x558911054c90 <e21573> {c38} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__halt VAR
    1:2:2: VARREF 0x558911060e60 <e21973> {c446} @dt=0x558910ce6310@(G/w1)  active [LV] => VAR 0x558910f89b80 <e24477> {c9} @dt=0x558910ce6310@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: ASSIGNALIAS 0x558911060f80 <e26342#> {n3} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911061040 <e26339#> {n3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x558911061160 <e26340#> {n3} @dt=0x558910ce6310@(G/w1)  register_file__DOT__clk [LV] => VAR 0x5589110639d0 <e26463#> {n3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__clk PORT
    1:2: ASSIGNW 0x558911061280 <e26349#> {n4} @dt=0x558910ce6310@(G/w1)
    1:2:1: CONST 0x558911061340 <e26346#> {c158} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2: VARREF 0x5589110614b0 <e26347#> {n4} @dt=0x558910ce6310@(G/w1)  register_file__DOT__pipelined [LV] => VAR 0x558911063b50 <e23333> {n4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__pipelined PORT
    1:2: ASSIGNALIAS 0x5589110615d0 <e26358#> {n5} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911061690 <e26355#> {n5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x558911054390 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:2: VARREF 0x5589110617b0 <e26356#> {n5} @dt=0x558910ce6310@(G/w1)  register_file__DOT__HI_LO_output [LV] => VAR 0x558911063cd0 <e23334> {n5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__HI_LO_output PORT
    1:2: ASSIGNALIAS 0x5589110618d0 <e26367#> {n6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911061990 <e26364#> {n6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x558911061ab0 <e26365#> {n6} @dt=0x558910ce6310@(G/w1)  register_file__DOT__write_enable [LV] => VAR 0x558911063e50 <e23335> {n6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__write_enable PORT
    1:2: ASSIGNALIAS 0x558911061bd0 <e26376#> {n6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911061c90 <e26373#> {n6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2: VARREF 0x558911061db0 <e26374#> {n6} @dt=0x558910ce6310@(G/w1)  register_file__DOT__hi_lo_register_write_enable [LV] => VAR 0x558911063fd0 <e23336> {n6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__hi_lo_register_write_enable PORT
    1:2: ASSIGNALIAS 0x558911061ed0 <e26385#> {n7} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x558911061f90 <e26382#> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_1 [RV] <- VAR 0x558911056cc0 <e20270> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2:2: VARREF 0x5589110620b0 <e26383#> {n7} @dt=0x558910d1e190@(G/w5)  register_file__DOT__read_address_1 [LV] => VAR 0x558911064150 <e23337> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_1 PORT
    1:2: ASSIGNALIAS 0x5589110621d0 <e26394#> {n7} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x558911062290 <e26391#> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_2 [RV] <- VAR 0x558911057d20 <e21630> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2:2: VARREF 0x5589110623b0 <e26392#> {n7} @dt=0x558910d1e190@(G/w5)  register_file__DOT__read_address_2 [LV] => VAR 0x5589110642d0 <e23338> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_2 PORT
    1:2: ASSIGNALIAS 0x5589110624d0 <e26403#> {n7} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x558911062590 <e26400#> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x5589110626b0 <e26401#> {n7} @dt=0x558910d1e190@(G/w5)  register_file__DOT__write_address [LV] => VAR 0x558911064450 <e23339> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__register_file__DOT__write_address PORT
    1:2: ASSIGNALIAS 0x5589110627d0 <e26412#> {n8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911062890 <e26409#> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x5589110629b0 <e26410#> {n8} @dt=0x558910d08010@(G/w32)  register_file__DOT__write_data [LV] => VAR 0x5589110645d0 <e23340> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__write_data PORT
    1:2: ASSIGNALIAS 0x558911062ad0 <e26421#> {n8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911062b90 <e26418#> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x558911062cb0 <e26419#> {n8} @dt=0x558910d08010@(G/w32)  register_file__DOT__HI_write_data [LV] => VAR 0x558911064750 <e23341> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_write_data PORT
    1:2: ASSIGNALIAS 0x558911062dd0 <e26430#> {n8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911062e90 <e26427#> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x558911062fb0 <e26428#> {n8} @dt=0x558910d08010@(G/w32)  register_file__DOT__LO_write_data [LV] => VAR 0x5589110648d0 <e23342> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_write_data PORT
    1:2: ASSIGNALIAS 0x5589110630d0 <e26439#> {n9} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911063190 <e26436#> {n9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x5589110632b0 <e26437#> {n9} @dt=0x558910d08010@(G/w32)  register_file__DOT__read_data_1 [LV] => VAR 0x558911064a50 <e23343> {n9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1 PORT
    1:2: ASSIGNALIAS 0x5589110633d0 <e26448#> {n9} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911063490 <e26445#> {n9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x5589110635b0 <e26446#> {n9} @dt=0x558910d08010@(G/w32)  register_file__DOT__read_data_2 [LV] => VAR 0x558911064bd0 <e23344> {n9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2 PORT
    1:2: ASSIGNALIAS 0x5589110636d0 <e26457#> {n10} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911063790 <e26454#> {n10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_v0 [RV] <- VAR 0x558911053490 <e20044> {c10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_v0 PORT
    1:2:2: VARREF 0x5589110638b0 <e26455#> {n10} @dt=0x558910d08010@(G/w32)  register_file__DOT__read_register_2 [LV] => VAR 0x558911064d50 <e23345> {n10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_register_2 PORT
    1:2: VAR 0x5589110639d0 <e26463#> {n3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__clk PORT
    1:2: VAR 0x558911063b50 <e23333> {n4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__pipelined PORT
    1:2: VAR 0x558911063cd0 <e23334> {n5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__HI_LO_output PORT
    1:2: VAR 0x558911063e50 <e23335> {n6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__write_enable PORT
    1:2: VAR 0x558911063fd0 <e23336> {n6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__hi_lo_register_write_enable PORT
    1:2: VAR 0x558911064150 <e23337> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_1 PORT
    1:2: VAR 0x5589110642d0 <e23338> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_2 PORT
    1:2: VAR 0x558911064450 <e23339> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__register_file__DOT__write_address PORT
    1:2: VAR 0x5589110645d0 <e23340> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__write_data PORT
    1:2: VAR 0x558911064750 <e23341> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_write_data PORT
    1:2: VAR 0x5589110648d0 <e23342> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_write_data PORT
    1:2: VAR 0x558911064a50 <e23343> {n9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1 PORT
    1:2: VAR 0x558911064bd0 <e23344> {n9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2 PORT
    1:2: VAR 0x558911064d50 <e23345> {n10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_register_2 PORT
    1:2: VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x558911065050 <e23366> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x5589110651d0 <e23367> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: VAR 0x558911065350 <e23368> {n15} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux VAR
    1:2: VAR 0x5589110654d0 <e23369> {n16} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x558911065650 <e23397> {n20} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x558911065710 <e23395> {n20} @dt=0x558910d08010@(G/w32)
    1:2:1:1: NEQ 0x5589110657d0 <e23382> {n20} @dt=0x558910ce6310@(G/w1)
    1:2:1:1:1: CONST 0x558911065890 <e24587> {n20} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x558911065a00 <e24579> {n20} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_1 [RV] <- VAR 0x558911056cc0 <e20270> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2:1:2: ARRAYSEL 0x558911065b20 <e23384> {n20} @dt=0x558910d08010@(G/w32)
    1:2:1:2:1: VARREF 0x558911065be0 <e16221> {n20} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:1:2:2: VARREF 0x558911065d00 <e23383> {n20} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_1 [RV] <- VAR 0x558911056cc0 <e20270> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2:1:3: CONST 0x558911065e20 <e23394> {n20} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2: VARREF 0x558911065f90 <e23396> {n20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux [LV] => VAR 0x558911065350 <e23368> {n15} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x5589110660b0 <e23425> {n21} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x558911066170 <e23423> {n21} @dt=0x558910d08010@(G/w32)
    1:2:1:1: NEQ 0x558911066230 <e23410> {n21} @dt=0x558910ce6310@(G/w1)
    1:2:1:1:1: CONST 0x5589110662f0 <e24606> {n21} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x558911066460 <e24598> {n21} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_2 [RV] <- VAR 0x558911057d20 <e21630> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2:1:2: ARRAYSEL 0x558911066580 <e23412> {n21} @dt=0x558910d08010@(G/w32)
    1:2:1:2:1: VARREF 0x558911066640 <e16262> {n21} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:1:2:2: VARREF 0x558911066760 <e23411> {n21} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_2 [RV] <- VAR 0x558911057d20 <e21630> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2:1:3: CONST 0x558911066880 <e23422> {n21} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2: VARREF 0x5589110669f0 <e23424> {n21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux [LV] => VAR 0x5589110654d0 <e23369> {n16} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x558911066b10 <e23431> {n22} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x558911066bd0 <e23429> {n22} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x558911066c90 <e23426> {n22} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x558911054390 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:1:2: VARREF 0x558911066db0 <e23427> {n22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x5589110651d0 <e23367> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:1:3: VARREF 0x558911066ed0 <e23428> {n22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux [RV] <- VAR 0x558911065350 <e23368> {n15} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux VAR
    1:2:2: VARREF 0x558911066ff0 <e23430> {n22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [LV] => VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2: ASSIGNW 0x558911067110 <e23437> {n23} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x5589110671d0 <e23435> {n23} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x558911067290 <e23432> {n23} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x558911054390 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:1:2: VARREF 0x5589110673b0 <e23433> {n23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x558911065050 <e23366> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:1:3: VARREF 0x5589110674d0 <e23434> {n23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux [RV] <- VAR 0x5589110654d0 <e23369> {n16} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux VAR
    1:2:2: VARREF 0x5589110675f0 <e23436> {n23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [LV] => VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: ASSIGNW 0x558911067710 <e23440> {n24} @dt=0x558910d08010@(G/w32)
    1:2:1: ARRAYSEL 0x5589110677d0 <e23438> {n24} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x558911067890 <e16314> {n24} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:1:2: CONST 0x5589110679b0 <e16334> {n24} @dt=0x558910f53920@(G/sw5)  5'h2
    1:2:2: VARREF 0x558911067b20 <e23439> {n24} @dt=0x558910d08010@(G/w32)  register_v0 [LV] => VAR 0x558910f89f20 <e24483> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x558911067c40 <e23441> {n29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ASSIGNW 0x558911067dc0 <e23446> {n30} @dt=0x558910ce6310@(G/w1)
    1:2:1: XOR 0x558911067e80 <e23444> {n30} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x558911067f40 <e23442> {n30} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:1:2: CONST 0x558911068060 <e26459#> {c158} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2: VARREF 0x5589110681d0 <e23445> {n30} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk [LV] => VAR 0x558911067c40 <e23441> {n29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ALWAYS 0x5589110682f0 <e8235> {n31} [always_ff]
    1:2:1: SENTREE 0x5589110683b0 <e8204> {n31}
    1:2:1:1: SENITEM 0x558911068470 <e8202> {n31} [POS]
    1:2:1:1:1: VARREF 0x558911068530 <e23447> {n31} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk [RV] <- VAR 0x558911067c40 <e23441> {n29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk VAR
    1:2:2: IF 0x558911068650 <e25399> {n32}
    1:2:2:1: VARREF 0x558911068720 <e23448> {n32} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x558911068840 <e23452> {n32} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: VARREF 0x558911068900 <e23449> {n32} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:2: ARRAYSEL 0x558911068a20 <e23451> {n32} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x558911068ae0 <e16359> {n32} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [LV] => VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:2:2:2: VARREF 0x558911068c00 <e23450> {n32} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: IF 0x558911068d20 <e8233> {n33}
    1:2:2:1: VARREF 0x558911068df0 <e23453> {n33} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x558911068f10 <e25396> {n34} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: VARREF 0x558911068fd0 <e23454> {n34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2: VARREF 0x5589110690f0 <e23455> {n34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [LV] => VAR 0x558911065050 <e23366> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:2:2: ASSIGNDLY 0x558911069210 <e23459> {n35} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: VARREF 0x5589110692d0 <e23457> {n35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2: VARREF 0x5589110693f0 <e23458> {n35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [LV] => VAR 0x5589110651d0 <e23367> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: ASSIGNALIAS 0x558911069510 <e26477#> {m2} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110695d0 <e26474#> {m2} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x5589110696f0 <e26475#> {m2} @dt=0x558910ce6310@(G/w1)  pc__DOT__clk [LV] => VAR 0x55891106a710 <e26524#> {m2} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__pc__DOT__clk PORT
    1:2: ASSIGNALIAS 0x558911069810 <e26486#> {m3} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110698d0 <e26483#> {m3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VAR 0x558911054510 <e21568> {c33} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x5589110699f0 <e26484#> {m3} @dt=0x558910d08010@(G/w32)  pc__DOT__address_input [LV] => VAR 0x55891106a890 <e23299> {m3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__pc__DOT__address_input PORT
    1:2: ASSIGNALIAS 0x558911069b10 <e26495#> {m4} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911069bd0 <e26492#> {m4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55891105e5e0 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2: VARREF 0x558911069cf0 <e26493#> {m4} @dt=0x558910ce6310@(G/w1)  pc__DOT__enable [LV] => VAR 0x55891106aa10 <e23300> {m4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__pc__DOT__enable PORT
    1:2: ASSIGNALIAS 0x558911069e10 <e26504#> {m5} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911069ed0 <e26501#> {m5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset [RV] <- VAR 0x558911053190 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset PORT
    1:2:2: VARREF 0x558911069ff0 <e26502#> {m5} @dt=0x558910ce6310@(G/w1)  pc__DOT__reset [LV] => VAR 0x55891106ab90 <e23301> {m5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__pc__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55891106a110 <e26513#> {m6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x55891106a1d0 <e26510#> {m6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__halt [RV] <- VAR 0x558911054c90 <e21573> {c38} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__halt VAR
    1:2:2: VARREF 0x55891106a2f0 <e26511#> {m6} @dt=0x558910ce6310@(G/w1)  pc__DOT__halt [LV] => VAR 0x55891106ad10 <e23302> {m6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__pc__DOT__halt PORT
    1:2: ASSIGNALIAS 0x55891106a410 <e26522#> {m7} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891106a4d0 <e26519#> {m7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x55891106a5f0 <e26520#> {m7} @dt=0x558910d08010@(G/w32)  pc__DOT__address_output [LV] => VAR 0x55891106ae90 <e23303> {m7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__pc__DOT__address_output PORT
    1:2: VAR 0x55891106a710 <e26524#> {m2} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__pc__DOT__clk PORT
    1:2: VAR 0x55891106a890 <e23299> {m3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__pc__DOT__address_input PORT
    1:2: VAR 0x55891106aa10 <e23300> {m4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__pc__DOT__enable PORT
    1:2: VAR 0x55891106ab90 <e23301> {m5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__pc__DOT__reset PORT
    1:2: VAR 0x55891106ad10 <e23302> {m6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__pc__DOT__halt PORT
    1:2: VAR 0x55891106ae90 <e23303> {m7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__pc__DOT__address_output PORT
    1:2: ALWAYS 0x55891106b010 <e7781> {m10} [always_comb]
    1:2:2: ASSIGN 0x55891106b0d0 <e25384> {m11} @dt=0x558910ce6310@(G/w1)
    1:2:2:1: EQ 0x55891106b190 <e23315> {m11} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: CONST 0x55891106b250 <e24611> {m11} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:2: VARREF 0x55891106b3c0 <e24612> {m11} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2:2: VARREF 0x55891106b4e0 <e23316> {m11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__halt [LV] => VAR 0x558911054c90 <e21573> {c38} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__halt VAR
    1:2: ALWAYS 0x55891106b600 <e7780> {m13} [always_ff]
    1:2:1: SENTREE 0x55891106b6c0 <e7742> {m13}
    1:2:1:1: SENITEM 0x55891106b780 <e7736> {m13} [POS]
    1:2:1:1:1: VARREF 0x55891106b840 <e23318> {m13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x55891106b960 <e7741> {m13} [POS]
    1:2:1:1:1: VARREF 0x55891106ba20 <e23319> {m13} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55891106bb40 <e25393> {m14}
    1:2:2:1: VARREF 0x55891106bc10 <e23320> {m14} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55891106bd30 <e25387> {m15} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: CONST 0x55891106bdf0 <e23321> {m15} @dt=0x558910d08010@(G/w32)  32'hbfc00000
    1:2:2:2:2: VARREF 0x55891106bf60 <e23322> {m15} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [LV] => VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2: IF 0x55891106c080 <e7778> {m17}
    1:2:2:1: AND 0x55891106c150 <e24636> {m17} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: NOT 0x55891106c210 <e24632> {m17} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: VARREF 0x55891106c2d0 <e24616> {m17} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55891105e5e0 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2:1:2: NOT 0x55891106c3f0 <e24633> {m17} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1: VARREF 0x55891106c4b0 <e24624> {m17} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55891106c5d0 <e25390> {m18} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: VARREF 0x55891106c690 <e23329> {m18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VAR 0x558911054510 <e21568> {c33} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2:2:2: VARREF 0x55891106c7b0 <e23330> {m18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [LV] => VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: ASSIGNALIAS 0x55891106c8d0 <e26538#> {d3} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891106c990 <e26535#> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x55891106cab0 <e26536#> {d3} @dt=0x558910d08010@(G/w32)  plus_four_adder__DOT__a [LV] => VAR 0x55891106d220 <e26560#> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__a PORT
    1:2: ASSIGNW 0x55891106cbd0 <e26545#> {d3} @dt=0x558910d08010@(G/w32)
    1:2:1: CONST 0x55891106cc90 <e26542#> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:2: VARREF 0x55891106ce00 <e26543#> {d3} @dt=0x558910d08010@(G/w32)  plus_four_adder__DOT__b [LV] => VAR 0x55891106d3a0 <e21976> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__b PORT
    1:2: ASSIGNALIAS 0x55891106cf20 <e26554#> {d4} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891106cfe0 <e26551#> {d4} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x558911054810 <e21570> {c35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55891106d100 <e26552#> {d4} @dt=0x558910d08010@(G/w32)  plus_four_adder__DOT__z [LV] => VAR 0x55891106d520 <e21977> {d4} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__z PORT
    1:2: VAR 0x55891106d220 <e26560#> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__a PORT
    1:2: VAR 0x55891106d3a0 <e21976> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__b PORT
    1:2: VAR 0x55891106d520 <e21977> {d4} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__z PORT
    1:2: ASSIGNW 0x55891106d6a0 <e21982> {d7} @dt=0x558910d08010@(G/w32)
    1:2:1: ADD 0x55891106d760 <e21980> {d7} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x55891106d820 <e21978> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:1:2: CONST 0x55891106d940 <e26556#> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:2: VARREF 0x55891106dab0 <e21981> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [LV] => VAR 0x558911054810 <e21570> {c35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2: ASSIGNALIAS 0x55891106dbd0 <e26574#> {k6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x55891106dc90 <e26571#> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2: VARREF 0x55891106ddb0 <e26572#> {k6} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer__DOT__control [LV] => VAR 0x55891106eac0 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: ASSIGNALIAS 0x55891106ded0 <e26583#> {k7} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891106df90 <e26580#> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x558911054810 <e21570> {c35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55891106e0b0 <e26581#> {k7} @dt=0x558910d08010@(G/w32)  program_counter_multiplexer__DOT__input_0 [LV] => VAR 0x55891106ec40 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55891106e1d0 <e26592#> {k8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891106e290 <e26589#> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [RV] <- VAR 0x558911056010 <e21585> {c57} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x55891106e3b0 <e26590#> {k8} @dt=0x558910d08010@(G/w32)  program_counter_multiplexer__DOT__input_1 [LV] => VAR 0x55891106edc0 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55891106e4d0 <e26601#> {k10} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891106e590 <e26598#> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out [RV] <- VAR 0x558911054b10 <e21572> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x55891106e6b0 <e26599#> {k10} @dt=0x558910d08010@(G/w32)  program_counter_multiplexer__DOT__resolved [LV] => VAR 0x55891106ef40 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: VAR 0x55891106e7d0 <e26603#> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__program_counter_multiplexer__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55891106e950 <e23252> {c189} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2: VAR 0x55891106eac0 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: VAR 0x55891106ec40 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: VAR 0x55891106edc0 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: VAR 0x55891106ef40 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: ASSIGNW 0x55891106f0c0 <e23263> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x55891106f180 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x55891106f240 <e23258> {k13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:1:2: VARREF 0x55891106f360 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [RV] <- VAR 0x558911056010 <e21585> {c57} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2:1:3: VARREF 0x55891106f480 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x558911054810 <e21570> {c35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55891106f5a0 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out [LV] => VAR 0x558911054b10 <e21572> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out VAR
    1:2: ASSIGNALIAS 0x55891106f6c0 <e26617#> {k6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x55891106f780 <e26614#> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:2: VARREF 0x55891106f8a0 <e26615#> {k6} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_two__DOT__control [LV] => VAR 0x5589110705b0 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_two__DOT__control PORT
    1:2: ASSIGNALIAS 0x55891106f9c0 <e26626#> {k7} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891106fa80 <e26623#> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out [RV] <- VAR 0x558911054b10 <e21572> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x55891106fba0 <e26624#> {k7} @dt=0x558910d08010@(G/w32)  program_counter_multiplexer_two__DOT__input_0 [LV] => VAR 0x558911070730 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer_two__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55891106fcc0 <e26635#> {k8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891106fd80 <e26632#> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x55891106fea0 <e26633#> {k8} @dt=0x558910d08010@(G/w32)  program_counter_multiplexer_two__DOT__input_1 [LV] => VAR 0x5589110708b0 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer_two__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55891106ffc0 <e26644#> {k10} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911070080 <e26641#> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VAR 0x558911054510 <e21568> {c33} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x5589110701a0 <e26642#> {k10} @dt=0x558910d08010@(G/w32)  program_counter_multiplexer_two__DOT__resolved [LV] => VAR 0x558911070a30 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer_two__DOT__resolved PORT
    1:2: VAR 0x5589110702c0 <e26646#> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__program_counter_multiplexer_two__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x558911070440 <e23252> {c189} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2: VAR 0x5589110705b0 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_two__DOT__control PORT
    1:2: VAR 0x558911070730 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer_two__DOT__input_0 PORT
    1:2: VAR 0x5589110708b0 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer_two__DOT__input_1 PORT
    1:2: VAR 0x558911070a30 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_multiplexer_two__DOT__resolved PORT
    1:2: ASSIGNW 0x558911070bb0 <e23263> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x558911070c70 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x558911070d30 <e23258> {k13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:1:2: VARREF 0x558911070e50 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:1:3: VARREF 0x558911070f70 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out [RV] <- VAR 0x558911054b10 <e21572> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x558911071090 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_prime [LV] => VAR 0x558911054510 <e21568> {c33} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2: ASSIGNALIAS 0x5589110711b0 <e26660#> {s3} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911071270 <e26657#> {s3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x558911071390 <e26658#> {s3} @dt=0x558910ce6310@(G/w1)  fetch_decode_register__DOT__clk [LV] => VAR 0x5589110729b0 <e26725#> {s3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x5589110714b0 <e26669#> {s4} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911071570 <e26666#> {s4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2: VARREF 0x558911071690 <e26667#> {s4} @dt=0x558910ce6310@(G/w1)  fetch_decode_register__DOT__enable [LV] => VAR 0x558911072b30 <e23818> {s4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__enable PORT
    1:2: ASSIGNALIAS 0x5589110717b0 <e26678#> {s5} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911071870 <e26675#> {s5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register [RV] <- VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    1:2:2: VARREF 0x558911071990 <e26676#> {s5} @dt=0x558910ce6310@(G/w1)  fetch_decode_register__DOT__clear [LV] => VAR 0x558911072cb0 <e23819> {s5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x558911071ab0 <e26687#> {s6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911071b70 <e26684#> {s6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset [RV] <- VAR 0x558911053190 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset PORT
    1:2:2: VARREF 0x558911071c90 <e26685#> {s6} @dt=0x558910ce6310@(G/w1)  fetch_decode_register__DOT__reset [LV] => VAR 0x558911072e30 <e23820> {s6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x558911071db0 <e26696#> {s8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911071e70 <e26693#> {s8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_fetch [RV] <- VAR 0x558911054990 <e21571> {c36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2:2: VARREF 0x558911071f90 <e26694#> {s8} @dt=0x558910d08010@(G/w32)  fetch_decode_register__DOT__instruction_fetch [LV] => VAR 0x558911072fb0 <e23821> {s8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_fetch PORT
    1:2: ASSIGNALIAS 0x5589110720b0 <e26705#> {s9} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911072170 <e26702#> {s9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x558911054810 <e21570> {c35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x558911072290 <e26703#> {s9} @dt=0x558910d08010@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_fetch [LV] => VAR 0x558911073130 <e23822> {s9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: ASSIGNALIAS 0x5589110723b0 <e26714#> {s11} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911072470 <e26711#> {s11} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2: VARREF 0x558911072590 <e26712#> {s11} @dt=0x558910d08010@(G/w32)  fetch_decode_register__DOT__instruction_decode [LV] => VAR 0x5589110732b0 <e23823> {s11} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2: ASSIGNALIAS 0x5589110726b0 <e26723#> {s12} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911072770 <e26720#> {s12} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x558911072890 <e26721#> {s12} @dt=0x558910d08010@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_decode [LV] => VAR 0x558911073430 <e23824> {s12} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: VAR 0x5589110729b0 <e26725#> {s3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clk PORT
    1:2: VAR 0x558911072b30 <e23818> {s4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__enable PORT
    1:2: VAR 0x558911072cb0 <e23819> {s5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clear PORT
    1:2: VAR 0x558911072e30 <e23820> {s6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__reset PORT
    1:2: VAR 0x558911072fb0 <e23821> {s8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_fetch PORT
    1:2: VAR 0x558911073130 <e23822> {s9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: VAR 0x5589110732b0 <e23823> {s11} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2: VAR 0x558911073430 <e23824> {s12} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: ALWAYS 0x5589110735b0 <e10112> {s16} [always_ff]
    1:2:1: SENTREE 0x558911073670 <e10012> {s16}
    1:2:1:1: SENITEM 0x558911073730 <e10006> {s16} [POS]
    1:2:1:1:1: VARREF 0x5589110737f0 <e23825> {s16} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x558911073910 <e10011> {s16} [POS]
    1:2:1:1:1: VARREF 0x5589110739d0 <e23826> {s16} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x558911073af0 <e25432> {s17}
    1:2:2:1: VARREF 0x558911073bc0 <e23827> {s17} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x558911073ce0 <e25420> {s18} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: CONST 0x558911073da0 <e23837> {s18} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x558911073f10 <e23838> {s18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2: ASSIGNDLY 0x558911074030 <e23853> {s19} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: CONST 0x5589110740f0 <e24121> {s19} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x558911074260 <e23852> {s19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:3: IF 0x558911074380 <e10107> {s21}
    1:2:2:3:1: NOT 0x558911074450 <e24542> {s21} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1:1: VARREF 0x558911074510 <e24540> {s21} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2:3:2: IF 0x558911074630 <e25429> {s22}
    1:2:2:3:2:1: VARREF 0x558911074700 <e23856> {s22} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register [RV] <- VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    1:2:2:3:2:2: ASSIGNDLY 0x558911074820 <e25423> {s23} @dt=0x558910d08010@(G/w32)
    1:2:2:3:2:2:1: CONST 0x5589110748e0 <e23866> {s23} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:3:2:2:2: VARREF 0x558911074a50 <e23867> {s23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:3:2:2: ASSIGNDLY 0x558911074b70 <e23882> {s24} @dt=0x558910d08010@(G/w32)
    1:2:2:3:2:2:1: CONST 0x558911074c30 <e24133> {s24} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:3:2:2:2: VARREF 0x558911074da0 <e23881> {s24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:3:2:3: ASSIGNDLY 0x558911074ec0 <e25426> {s26} @dt=0x558910d08010@(G/w32)
    1:2:2:3:2:3:1: VARREF 0x558911074f80 <e23883> {s26} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_fetch [RV] <- VAR 0x558911054990 <e21571> {c36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2:2:3:2:3:2: VARREF 0x5589110750a0 <e23884> {s26} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:3:2:3: ASSIGNDLY 0x5589110751c0 <e23888> {s27} @dt=0x558910d08010@(G/w32)
    1:2:2:3:2:3:1: VARREF 0x558911075280 <e23886> {s27} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x558911054810 <e21570> {c35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2:3:2:3:2: VARREF 0x5589110753a0 <e23887> {s27} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2: ASSIGNALIAS 0x5589110754c0 <e26739#> {g3} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911075580 <e26736#> {g3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2: VARREF 0x5589110756a0 <e26737#> {g3} @dt=0x558910d08010@(G/w32)  control_unit__DOT__instruction [LV] => VAR 0x5589110772c0 <e26822#> {g3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__control_unit__DOT__instruction PORT
    1:2: ASSIGNALIAS 0x5589110757c0 <e26748#> {g5} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911075880 <e26745#> {g5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2: VARREF 0x5589110759a0 <e26746#> {g5} @dt=0x558910ce6310@(G/w1)  control_unit__DOT__register_write [LV] => VAR 0x558911077440 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_write PORT
    1:2: ASSIGNALIAS 0x558911075ac0 <e26757#> {g6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911075b80 <e26754#> {g6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x558911075ca0 <e26755#> {g6} @dt=0x558910ce6310@(G/w1)  control_unit__DOT__memory_to_register [LV] => VAR 0x5589110775c0 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_to_register PORT
    1:2: ASSIGNALIAS 0x558911075dc0 <e26766#> {g7} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911075e80 <e26763#> {g7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x558911075fa0 <e26764#> {g7} @dt=0x558910ce6310@(G/w1)  control_unit__DOT__memory_write [LV] => VAR 0x558911077740 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_write PORT
    1:2: ASSIGNALIAS 0x5589110760c0 <e26775#> {g8} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911076180 <e26772#> {g8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x5589110762a0 <e26773#> {g8} @dt=0x558910ce6310@(G/w1)  control_unit__DOT__ALU_src_B [LV] => VAR 0x5589110778c0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: ASSIGNALIAS 0x5589110763c0 <e26784#> {g9} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911076480 <e26781#> {g9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x5589110765a0 <e26782#> {g9} @dt=0x558910ce6310@(G/w1)  control_unit__DOT__register_destination [LV] => VAR 0x558911077a40 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_destination PORT
    1:2: ASSIGNALIAS 0x5589110766c0 <e26793#> {g10} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911076780 <e26790#> {g10} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2: VARREF 0x5589110768a0 <e26791#> {g10} @dt=0x558910ce6310@(G/w1)  control_unit__DOT__branch [LV] => VAR 0x558911077bc0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__branch PORT
    1:2: ASSIGNALIAS 0x5589110769c0 <e26802#> {g11} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911076a80 <e26799#> {g11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2: VARREF 0x558911076ba0 <e26800#> {g11} @dt=0x558910ce6310@(G/w1)  control_unit__DOT__hi_lo_register_write [LV] => VAR 0x558911077d40 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__hi_lo_register_write PORT
    1:2: ASSIGNALIAS 0x558911076cc0 <e26811#> {g12} @dt=0x558910d17630@(G/w6)
    1:2:1: VARREF 0x558911076d80 <e26808#> {g12} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x558911076ea0 <e26809#> {g12} @dt=0x558910d17630@(G/w6)  control_unit__DOT__ALU_function [LV] => VAR 0x558911077ec0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__ALU_function PORT
    1:2: ASSIGNALIAS 0x558911076fc0 <e26820#> {g13} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911077080 <e26817#> {g13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2: VARREF 0x5589110771a0 <e26818#> {g13} @dt=0x558910ce6310@(G/w1)  control_unit__DOT__program_counter_multiplexer_jump [LV] => VAR 0x558911078040 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__program_counter_multiplexer_jump PORT
    1:2: VAR 0x5589110772c0 <e26822#> {g3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__control_unit__DOT__instruction PORT
    1:2: VAR 0x558911077440 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_write PORT
    1:2: VAR 0x5589110775c0 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_to_register PORT
    1:2: VAR 0x558911077740 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_write PORT
    1:2: VAR 0x5589110778c0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: VAR 0x558911077a40 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_destination PORT
    1:2: VAR 0x558911077bc0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__branch PORT
    1:2: VAR 0x558911077d40 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__hi_lo_register_write PORT
    1:2: VAR 0x558911077ec0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__ALU_function PORT
    1:2: VAR 0x558911078040 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__control_unit__DOT__program_counter_multiplexer_jump PORT
    1:2: VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x558911078340 <e22521> {g18} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__control_unit__DOT__rt VAR
    1:2: VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2: ALWAYS 0x558911078640 <e6040> {g21} [always_comb]
    1:2:2: ASSIGN 0x558911078700 <e25330> {g22} @dt=0x558910d17630@(G/w6)
    1:2:2:1: SEL 0x5589110787c0 <e22534> {g22} @dt=0x558910d17630@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x558911078890 <e22523> {g22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x5589110789b0 <e17566> {g22} @dt=0x558910f53920@(G/sw5)  5'h1a
    1:2:2:1:3: CONST 0x558911078b20 <e22533> {g22} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:2:2: VARREF 0x558911078c90 <e22535> {g22} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [LV] => VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2: ASSIGN 0x558911078db0 <e22550> {g23} @dt=0x558910d1e190@(G/w5)
    1:2:2:1: SEL 0x558911078e70 <e22548> {g23} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:2:1:1: VARREF 0x558911078f40 <e22537> {g23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x558911079060 <e17613> {g23} @dt=0x558910f53920@(G/sw5)  5'h10
    1:2:2:1:3: CONST 0x5589110791d0 <e22547> {g23} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2:2: VARREF 0x558911079340 <e22549> {g23} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__control_unit__DOT__rt [LV] => VAR 0x558911078340 <e22521> {g18} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__control_unit__DOT__rt VAR
    1:2:2: ASSIGN 0x558911079460 <e22564> {g24} @dt=0x558910d17630@(G/w6)
    1:2:2:1: SEL 0x558911079520 <e22562> {g24} @dt=0x558910d17630@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x5589110795f0 <e22551> {g24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x558911079710 <e17660> {g24} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:1:3: CONST 0x558911079880 <e22561> {g24} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:2:2: VARREF 0x5589110799f0 <e22563> {g24} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [LV] => VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2: CASE 0x558911079b10 <e6038> {g25}
    1:2:2:1: VARREF 0x558911079be0 <e22565> {g25} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2:2: CASEITEM 0x558911079d00 <e4973> {g26}
    1:2:2:2:1: CONST 0x558911079dc0 <e22566> {g26} @dt=0x558910d17630@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x558911079f30 <e25297> {g27} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911079ff0 <e22567> {g27} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55891107a160 <e22568> {g27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107a280 <e22572> {g28} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107a340 <e22570> {g28} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107a4b0 <e22571> {g28} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107a5d0 <e22575> {g29} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107a690 <e22573> {g29} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107a800 <e22574> {g29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107a920 <e22578> {g30} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107a9e0 <e22576> {g30} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107ab50 <e22577> {g30} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107ac70 <e22581> {g31} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107ad30 <e22579> {g31} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55891107aea0 <e22580> {g31} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107afc0 <e22584> {g32} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107b080 <e22582> {g32} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107b1f0 <e22583> {g32} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107b310 <e22601> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: OR 0x55891107b3d0 <e25135> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1: OR 0x55891107b490 <e25131> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x55891107b550 <e25117> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1:1:1: EQ 0x55891107b610 <e25103> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1:1:1:1: CONST 0x55891107b6d0 <e25094> {g33} @dt=0x558910d17630@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:2: VARREF 0x55891107b840 <e25095> {g33} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x55891107b960 <e25104> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x55891107ba20 <e25098> {g33} @dt=0x558910d17630@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:2:2: VARREF 0x55891107bb90 <e25099> {g33} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:2: EQ 0x55891107bcb0 <e25118> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x55891107bd70 <e25112> {g33} @dt=0x558910d17630@(G/w6)  6'h1a
    1:2:2:2:2:1:1:2:2: VARREF 0x55891107bee0 <e25113> {g33} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x55891107c000 <e25132> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55891107c0c0 <e25126> {g33} @dt=0x558910d17630@(G/w6)  6'h1b
    1:2:2:2:2:1:2:2: VARREF 0x55891107c230 <e25127> {g33} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55891107c350 <e22600> {g33} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107c470 <e22604> {g34} @dt=0x558910d17630@(G/w6)
    1:2:2:2:2:1: VARREF 0x55891107c530 <e22602> {g34} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55891107c650 <e22603> {g34} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107c770 <e22613> {g35} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: OR 0x55891107c830 <e25153> {g35} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1: EQ 0x55891107c8f0 <e25149> {g35} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x55891107c9b0 <e25140> {g35} @dt=0x558910d17630@(G/w6)  6'h8
    1:2:2:2:2:1:1:2: VARREF 0x55891107cb20 <e25141> {g35} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x55891107cc40 <e25150> {g35} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55891107cd00 <e25144> {g35} @dt=0x558910d17630@(G/w6)  6'h9
    1:2:2:2:2:1:2:2: VARREF 0x55891107ce70 <e25145> {g35} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55891107cf90 <e22612> {g35} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x55891107d0b0 <e5080> {g38}
    1:2:2:2:1: CONST 0x55891107d170 <e22614> {g38} @dt=0x558910d17630@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x55891107d2e0 <e25300> {g39} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107d3a0 <e22615> {g39} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107d510 <e22616> {g39} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107d630 <e22620> {g40} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107d6f0 <e22618> {g40} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107d860 <e22619> {g40} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107d980 <e22623> {g41} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107da40 <e22621> {g41} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107dbb0 <e22622> {g41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107dcd0 <e22626> {g42} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107dd90 <e22624> {g42} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107df00 <e22625> {g42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107e020 <e22629> {g43} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107e0e0 <e22627> {g43} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107e250 <e22628> {g43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107e370 <e22632> {g44} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107e430 <e22630> {g44} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55891107e5a0 <e22631> {g44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107e6c0 <e22635> {g45} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107e780 <e22633> {g45} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107e8f0 <e22634> {g45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107ea10 <e22638> {g46} @dt=0x558910d17630@(G/w6)
    1:2:2:2:2:1: CONST 0x55891107ead0 <e22636> {g46} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55891107ec40 <e22637> {g46} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107ed60 <e22641> {g47} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107ee20 <e22639> {g47} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107ef90 <e22640> {g47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x55891107f0b0 <e5187> {g55}
    1:2:2:2:1: CONST 0x55891107f170 <e22642> {g55} @dt=0x558910d17630@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55891107f2e0 <e25303> {g56} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107f3a0 <e22643> {g56} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107f510 <e22644> {g56} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107f630 <e22648> {g57} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107f6f0 <e22646> {g57} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107f860 <e22647> {g57} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107f980 <e22651> {g58} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107fa40 <e22649> {g58} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107fbb0 <e22650> {g58} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891107fcd0 <e22654> {g59} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891107fd90 <e22652> {g59} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891107ff00 <e22653> {g59} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x558911080020 <e22657> {g60} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110800e0 <e22655> {g60} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911080250 <e22656> {g60} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x558911080370 <e22660> {g61} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911080430 <e22658> {g61} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5589110805a0 <e22659> {g61} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x5589110806c0 <e22663> {g62} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911080780 <e22661> {g62} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5589110808f0 <e22662> {g62} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911080a10 <e22666> {g63} @dt=0x558910d17630@(G/w6)
    1:2:2:2:2:1: CONST 0x558911080ad0 <e22664> {g63} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x558911080c40 <e22665> {g63} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x558911080d60 <e22669> {g64} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911080e20 <e22667> {g64} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911080f90 <e22668> {g64} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x5589110810b0 <e5294> {g67}
    1:2:2:2:1: CONST 0x558911081170 <e22670> {g67} @dt=0x558910d17630@(G/w6)  6'h5
    1:2:2:2:2: ASSIGN 0x5589110812e0 <e25306> {g68} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110813a0 <e22671> {g68} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911081510 <e22672> {g68} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911081630 <e22676> {g69} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110816f0 <e22674> {g69} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911081860 <e22675> {g69} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x558911081980 <e22679> {g70} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911081a40 <e22677> {g70} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911081bb0 <e22678> {g70} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911081cf0 <e22682> {g71} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911081db0 <e22680> {g71} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911081f60 <e22681> {g71} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x5589110820a0 <e22685> {g72} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911082160 <e22683> {g72} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911082310 <e22684> {g72} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x558911082460 <e22688> {g73} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911082520 <e22686> {g73} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x5589110826d0 <e22687> {g73} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x5589110827f0 <e22691> {g74} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110828b0 <e22689> {g74} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911082a60 <e22690> {g74} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911082bb0 <e22694> {g75} @dt=0x558910d17630@(G/w6)
    1:2:2:2:2:1: CONST 0x558911082c70 <e22692> {g75} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x558911082e20 <e22693> {g75} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x558911082f60 <e22697> {g76} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911083020 <e22695> {g76} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5589110831d0 <e22696> {g76} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x558911083320 <e5401> {g80}
    1:2:2:2:1: CONST 0x5589110833e0 <e22698> {g80} @dt=0x558910d17630@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x558911083590 <e25309> {g81} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911083650 <e22699> {g81} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911083800 <e22700> {g81} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911083940 <e22704> {g82} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911083a00 <e22702> {g82} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911083bb0 <e22703> {g82} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x558911083d00 <e22707> {g83} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911083dc0 <e22705> {g83} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911083f70 <e22706> {g83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x5589110840b0 <e22710> {g84} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911084170 <e22708> {g84} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911084320 <e22709> {g84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x558911084460 <e22713> {g85} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911084520 <e22711> {g85} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5589110846d0 <e22712> {g85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x558911084820 <e22716> {g86} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110848e0 <e22714> {g86} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x558911084a90 <e22715> {g86} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x558911084bb0 <e22719> {g87} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911084c70 <e22717> {g87} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911084e20 <e22718> {g87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911084f70 <e22722> {g88} @dt=0x558910d17630@(G/w6)
    1:2:2:2:2:1: CONST 0x558911085030 <e22720> {g88} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x5589110851e0 <e22721> {g88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x558911085320 <e22725> {g89} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110853e0 <e22723> {g89} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911085590 <e22724> {g89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x5589110856e0 <e5508> {g91}
    1:2:2:2:1: CONST 0x5589110857a0 <e22726> {g91} @dt=0x558910d17630@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x558911085950 <e25312> {g92} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911085a10 <e22727> {g92} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911085bc0 <e22728> {g92} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911085d00 <e22732> {g93} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911085dc0 <e22730> {g93} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911085f70 <e22731> {g93} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x5589110860c0 <e22735> {g94} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911086180 <e22733> {g94} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911086330 <e22734> {g94} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911086470 <e22738> {g95} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911086530 <e22736> {g95} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5589110866e0 <e22737> {g95} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x558911086820 <e22741> {g96} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110868e0 <e22739> {g96} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911086a90 <e22740> {g96} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x558911086be0 <e22744> {g97} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911086ca0 <e22742> {g97} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x558911086e50 <e22743> {g97} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x558911086f70 <e22747> {g98} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911087030 <e22745> {g98} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5589110871e0 <e22746> {g98} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911087330 <e22750> {g99} @dt=0x558910d17630@(G/w6)
    1:2:2:2:2:1: CONST 0x5589110873f0 <e22748> {g99} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x5589110875a0 <e22749> {g99} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x5589110876e0 <e22753> {g100} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110877a0 <e22751> {g100} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911087950 <e22752> {g100} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x558911087aa0 <e5615> {g105}
    1:2:2:2:1: CONST 0x558911087b60 <e22754> {g105} @dt=0x558910d17630@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x558911087d10 <e25315> {g106} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911087dd0 <e22755> {g106} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x558911087f80 <e22756> {g106} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x5589110880c0 <e22760> {g107} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911088180 <e22758> {g107} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911088330 <e22759> {g107} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x558911088480 <e22763> {g108} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911088540 <e22761> {g108} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5589110886f0 <e22762> {g108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911088830 <e22766> {g109} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110888f0 <e22764> {g109} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x558911088aa0 <e22765> {g109} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x558911088be0 <e22769> {g110} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911088ca0 <e22767> {g110} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911088e50 <e22768> {g110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x558911088fa0 <e22772> {g111} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911089060 <e22770> {g111} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911089210 <e22771> {g111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x558911089330 <e22775> {g112} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110893f0 <e22773> {g112} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5589110895a0 <e22774> {g112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x5589110896f0 <e22778> {g113} @dt=0x558910d17630@(G/w6)
    1:2:2:2:2:1: CONST 0x5589110897b0 <e22776> {g113} @dt=0x558910d17630@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x558911089960 <e22777> {g113} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x558911089aa0 <e22781> {g114} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911089b60 <e22779> {g114} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911089d10 <e22780> {g114} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x558911089e60 <e5722> {g123}
    1:2:2:2:1: CONST 0x558911089f20 <e22782> {g123} @dt=0x558910d17630@(G/w6)  6'hf
    1:2:2:2:2: ASSIGN 0x55891108a0d0 <e25318> {g124} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108a190 <e22783> {g124} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55891108a340 <e22784> {g124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108a480 <e22788> {g125} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108a540 <e22786> {g125} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108a6f0 <e22787> {g125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108a840 <e22791> {g126} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108a900 <e22789> {g126} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108aab0 <e22790> {g126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108abf0 <e22794> {g127} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108acb0 <e22792> {g127} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55891108ae60 <e22793> {g127} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108afa0 <e22797> {g128} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108b060 <e22795> {g128} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108b210 <e22796> {g128} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108b360 <e22800> {g129} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108b420 <e22798> {g129} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108b5d0 <e22799> {g129} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108b6f0 <e22803> {g130} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108b7b0 <e22801> {g130} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108b960 <e22802> {g130} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108bab0 <e22806> {g131} @dt=0x558910d17630@(G/w6)
    1:2:2:2:2:1: CONST 0x55891108bb70 <e22804> {g131} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55891108bd20 <e22805> {g131} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108be60 <e22809> {g132} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108bf20 <e22807> {g132} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108c0d0 <e22808> {g132} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x55891108c220 <e5829> {g139}
    1:2:2:2:1: CONST 0x55891108c2e0 <e22810> {g139} @dt=0x558910d17630@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x55891108c490 <e25321> {g140} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108c550 <e22811> {g140} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55891108c700 <e22812> {g140} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108c840 <e22816> {g141} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108c900 <e22814> {g141} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55891108cab0 <e22815> {g141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108cc00 <e22819> {g142} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108ccc0 <e22817> {g142} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108ce70 <e22818> {g142} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108cfb0 <e22822> {g143} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108d070 <e22820> {g143} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55891108d220 <e22821> {g143} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108d360 <e22825> {g144} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108d420 <e22823> {g144} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108d5d0 <e22824> {g144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108d720 <e22828> {g145} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108d7e0 <e22826> {g145} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108d990 <e22827> {g145} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108dab0 <e22831> {g146} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108db70 <e22829> {g146} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108dd20 <e22830> {g146} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108de70 <e22834> {g147} @dt=0x558910d17630@(G/w6)
    1:2:2:2:2:1: CONST 0x55891108df30 <e22832> {g147} @dt=0x558910d17630@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55891108e0e0 <e22833> {g147} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108e220 <e22837> {g148} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108e2e0 <e22835> {g148} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108e490 <e22836> {g148} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x55891108e5e0 <e5936> {g156}
    1:2:2:2:1: CONST 0x55891108e6a0 <e22838> {g156} @dt=0x558910d17630@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x55891108e850 <e25324> {g157} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108e910 <e22839> {g157} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108eac0 <e22840> {g157} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108ec00 <e22844> {g158} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108ecc0 <e22842> {g158} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55891108ee70 <e22843> {g158} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108efc0 <e22847> {g159} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108f080 <e22845> {g159} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55891108f230 <e22846> {g159} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108f370 <e22850> {g160} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108f430 <e22848> {g160} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55891108f5e0 <e22849> {g160} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108f720 <e22853> {g161} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108f7e0 <e22851> {g161} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108f990 <e22852> {g161} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108fae0 <e22856> {g162} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108fba0 <e22854> {g162} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891108fd50 <e22855> {g162} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55891108fe70 <e22859> {g163} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891108ff30 <e22857> {g163} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5589110900e0 <e22858> {g163} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911090230 <e22862> {g164} @dt=0x558910d17630@(G/w6)
    1:2:2:2:2:1: CONST 0x5589110902f0 <e22860> {g164} @dt=0x558910d17630@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x5589110904a0 <e22861> {g164} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x5589110905e0 <e22865> {g165} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110906a0 <e22863> {g165} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911090850 <e22864> {g165} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x5589110909a0 <e6037> {g170}
    1:2:2:2:2: ASSIGN 0x558911090a60 <e25327> {g171} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911090b20 <e26105> {g171} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911090cd0 <e22867> {g171} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911090e10 <e22871> {g172} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911090ed0 <e26115> {g172} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911091080 <e22870> {g172} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x5589110911d0 <e22874> {g173} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911091290 <e26125> {g173} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911091440 <e22873> {g173} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911091580 <e22877> {g174} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911091640 <e26135> {g174} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5589110917f0 <e22876> {g174} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x558911091930 <e22880> {g175} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110919f0 <e26145> {g175} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911091ba0 <e22879> {g175} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x558911091cf0 <e22883> {g176} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911091db0 <e26155> {g176} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911091f60 <e22882> {g176} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x558911092080 <e22886> {g177} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x558911092140 <e26165> {g177} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x5589110922f0 <e22885> {g177} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x558911092440 <e22889> {g178} @dt=0x558910d17630@(G/w6)
    1:2:2:2:2:1: CONST 0x558911092500 <e26175> {g178} @dt=0x558910d17630@(G/w6)  6'h0
    1:2:2:2:2:2: VARREF 0x5589110926b0 <e22888> {g178} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x5589110927f0 <e22892> {g179} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x5589110928b0 <e26185> {g179} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x558911092a60 <e22891> {g179} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2: ASSIGNALIAS 0x558911092bb0 <e26836#> {k6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911092c70 <e26833#> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_A_decode [RV] <- VAR 0x55891105e8e0 <e21737> {c139} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:2: VARREF 0x558911092db0 <e26834#> {k6} @dt=0x558910ce6310@(G/w1)  register_file_output_A_mux__DOT__control [LV] => VAR 0x558911093bc0 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file_output_A_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x558911092ed0 <e26845#> {k7} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911092f90 <e26842#> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x5589110930e0 <e26843#> {k7} @dt=0x558910d08010@(G/w32)  register_file_output_A_mux__DOT__input_0 [LV] => VAR 0x558911093d80 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x558911093200 <e26854#> {k8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110932c0 <e26851#> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x558911093400 <e26852#> {k8} @dt=0x558910d08010@(G/w32)  register_file_output_A_mux__DOT__input_1 [LV] => VAR 0x558911093f40 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x558911093520 <e26863#> {k10} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110935e0 <e26860#> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2: VARREF 0x558911093730 <e26861#> {k10} @dt=0x558910d08010@(G/w32)  register_file_output_A_mux__DOT__resolved [LV] => VAR 0x558911094100 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__resolved PORT
    1:2: VAR 0x558911093850 <e26865#> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x558911093a10 <e23252> {c189} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2: VAR 0x558911093bc0 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file_output_A_mux__DOT__control PORT
    1:2: VAR 0x558911093d80 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_0 PORT
    1:2: VAR 0x558911093f40 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_1 PORT
    1:2: VAR 0x558911094100 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x5589110942c0 <e23263> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x558911094380 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x558911094440 <e23258> {k13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_A_decode [RV] <- VAR 0x55891105e8e0 <e21737> {c139} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:1:2: VARREF 0x558911094580 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x5589110946c0 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x558911094810 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [LV] => VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2: ASSIGNALIAS 0x558911094960 <e26879#> {k6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911094a20 <e26876#> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_B_decode [RV] <- VAR 0x55891105ea60 <e21738> {c140} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:2: VARREF 0x558911094b60 <e26877#> {k6} @dt=0x558910ce6310@(G/w1)  register_file_output_B_mux__DOT__control [LV] => VAR 0x558911095970 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file_output_B_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x558911094c80 <e26888#> {k7} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911094d40 <e26885#> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x558911094e90 <e26886#> {k7} @dt=0x558910d08010@(G/w32)  register_file_output_B_mux__DOT__input_0 [LV] => VAR 0x558911095b30 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x558911094fb0 <e26897#> {k8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911095070 <e26894#> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x5589110951b0 <e26895#> {k8} @dt=0x558910d08010@(G/w32)  register_file_output_B_mux__DOT__input_1 [LV] => VAR 0x558911095cf0 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x5589110952d0 <e26906#> {k10} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911095390 <e26903#> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:2: VARREF 0x5589110954e0 <e26904#> {k10} @dt=0x558910d08010@(G/w32)  register_file_output_B_mux__DOT__resolved [LV] => VAR 0x558911095eb0 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__resolved PORT
    1:2: VAR 0x558911095600 <e26908#> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_B_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x5589110957c0 <e23252> {c189} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2: VAR 0x558911095970 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_file_output_B_mux__DOT__control PORT
    1:2: VAR 0x558911095b30 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_0 PORT
    1:2: VAR 0x558911095cf0 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_1 PORT
    1:2: VAR 0x558911095eb0 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x558911096070 <e23263> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x558911096130 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x5589110961f0 <e23258> {k13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_B_decode [RV] <- VAR 0x55891105ea60 <e21738> {c140} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:1:2: VARREF 0x558911096330 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x558911096470 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x5589110965c0 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [LV] => VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2: ASSIGNALIAS 0x558911096710 <e26922#> {h3} @dt=0x558910d17630@(G/w6)
    1:2:1: VARREF 0x5589110967d0 <e26919#> {h3} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__op [RV] <- VAR 0x558911056490 <e21588> {c61} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__op VAR
    1:2:2: VARREF 0x5589110968f0 <e26920#> {h3} @dt=0x558910d17630@(G/w6)  reg_output_comparator__DOT__op [LV] => VAR 0x558911097670 <e26960#> {h3} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__reg_output_comparator__DOT__op PORT
    1:2: ASSIGNALIAS 0x558911096a10 <e26931#> {h4} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x558911096ad0 <e26928#> {h4} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2: VARREF 0x558911096bf0 <e26929#> {h4} @dt=0x558910d1e190@(G/w5)  reg_output_comparator__DOT__rt [LV] => VAR 0x558911097820 <e22894> {h4} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__reg_output_comparator__DOT__rt PORT
    1:2: ASSIGNALIAS 0x558911096d10 <e26940#> {h5} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911096dd0 <e26937#> {h5} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2: VARREF 0x558911096f20 <e26938#> {h5} @dt=0x558910d08010@(G/w32)  reg_output_comparator__DOT__a [LV] => VAR 0x5589110979d0 <e22895> {h5} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__a PORT
    1:2: ASSIGNALIAS 0x558911097040 <e26949#> {h6} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558911097100 <e26946#> {h6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:2: VARREF 0x558911097250 <e26947#> {h6} @dt=0x558910d08010@(G/w32)  reg_output_comparator__DOT__b [LV] => VAR 0x558911097b80 <e22896> {h6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__b PORT
    1:2: ASSIGNALIAS 0x558911097370 <e26958#> {h7} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558911097430 <e26955#> {h7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2: VARREF 0x558911097550 <e26956#> {h7} @dt=0x558910ce6310@(G/w1)  reg_output_comparator__DOT__c [LV] => VAR 0x558911097d30 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reg_output_comparator__DOT__c PORT
    1:2: VAR 0x558911097670 <e26960#> {h3} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__reg_output_comparator__DOT__op PORT
    1:2: VAR 0x558911097820 <e22894> {h4} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__reg_output_comparator__DOT__rt PORT
    1:2: VAR 0x5589110979d0 <e22895> {h5} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__a PORT
    1:2: VAR 0x558911097b80 <e22896> {h6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__b PORT
    1:2: VAR 0x558911097d30 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reg_output_comparator__DOT__c PORT
    1:2: ALWAYS 0x558911097ee0 <e6399> {h9} [always_comb]
    1:2:2: CASE 0x558911097fa0 <e25357> {h10}
    1:2:2:1: VARREF 0x558911098070 <e22898> {h10} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__op [RV] <- VAR 0x558911056490 <e21588> {c61} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__op VAR
    1:2:2:2: CASEITEM 0x558911098190 <e6277> {h11}
    1:2:2:2:1: CONST 0x558911098250 <e22899> {h11} @dt=0x558910d17630@(G/w6)  6'h1
    1:2:2:2:2: IF 0x558911098400 <e25339> {h12}
    1:2:2:2:2:1: OR 0x5589110984d0 <e25028> {h12} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1: EQ 0x558911098590 <e25024> {h12} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x558911098650 <e25015> {h12} @dt=0x558910d1e190@(G/w5)  5'h1
    1:2:2:2:2:1:1:2: VARREF 0x558911098800 <e25016> {h12} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:2:2:1:2: EQ 0x558911098920 <e25025> {h12} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x5589110989e0 <e25019> {h12} @dt=0x558910d1e190@(G/w5)  5'h11
    1:2:2:2:2:1:2:2: VARREF 0x558911098b90 <e25020> {h12} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:2:2:2: ASSIGN 0x558911098cb0 <e25333> {h13} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:2:1: LTES 0x558911098d70 <e25041> {h13} @dt=0x558910f8ec90@(G/nw1)
    1:2:2:2:2:2:1:1: CONST 0x558911098e30 <e25034> {h13} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:2:2:2:1:2: VARREF 0x558911098fe0 <e25035> {h13} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2:2:2:2:2: VARREF 0x558911099130 <e22919> {h13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2:2:2:3: IF 0x558911099250 <e6273> {h15}
    1:2:2:2:2:3:1: OR 0x558911099320 <e25059> {h15} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:3:1:1: EQ 0x5589110993e0 <e25055> {h15} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:3:1:1:1: CONST 0x5589110994a0 <e25046> {h15} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:2:2:3:1:1:2: VARREF 0x558911099650 <e25047> {h15} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:2:2:3:1:2: EQ 0x558911099770 <e25056> {h15} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:3:1:2:1: CONST 0x558911099830 <e25050> {h15} @dt=0x558910d1e190@(G/w5)  5'h10
    1:2:2:2:2:3:1:2:2: VARREF 0x5589110999e0 <e25051> {h15} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:2:2:3:2: ASSIGN 0x558911099b00 <e25336> {h16} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:3:2:1: GTS 0x558911099bc0 <e25069> {h16} @dt=0x558910f8ec90@(G/nw1)
    1:2:2:2:2:3:2:1:1: CONST 0x558911099c80 <e25065> {h16} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:2:2:3:2:1:2: VARREF 0x558911099e30 <e25066> {h16} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2:2:2:3:2:2: VARREF 0x558911099f80 <e22940> {h16} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55891109a0a0 <e6296> {h19}
    1:2:2:2:1: CONST 0x55891109a160 <e22942> {h19} @dt=0x558910d17630@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55891109a310 <e25342> {h20} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: EQ 0x55891109a3d0 <e22945> {h20} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1: VARREF 0x55891109a490 <e22943> {h20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2:2:2:1:2: VARREF 0x55891109a5e0 <e22944> {h20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:2:2:2:2: VARREF 0x55891109a730 <e22946> {h20} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55891109a850 <e6315> {h22}
    1:2:2:2:1: CONST 0x55891109a910 <e22948> {h22} @dt=0x558910d17630@(G/w6)  6'h5
    1:2:2:2:2: ASSIGN 0x55891109aac0 <e25345> {h23} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: NEQ 0x55891109ab80 <e22951> {h23} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1: VARREF 0x55891109ac40 <e22949> {h23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2:2:2:1:2: VARREF 0x55891109ad90 <e22950> {h23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:2:2:2:2: VARREF 0x55891109aee0 <e22952> {h23} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55891109b000 <e6344> {h25}
    1:2:2:2:1: CONST 0x55891109b0c0 <e22954> {h25} @dt=0x558910d17630@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55891109b270 <e25348> {h26} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: GTES 0x55891109b330 <e25079> {h26} @dt=0x558910f8ec90@(G/nw1)
    1:2:2:2:2:1:1: CONST 0x55891109b3f0 <e25075> {h26} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: VARREF 0x55891109b5a0 <e25076> {h26} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2:2:2:2: VARREF 0x55891109b6f0 <e22967> {h26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55891109b810 <e6373> {h28}
    1:2:2:2:1: CONST 0x55891109b8d0 <e22969> {h28} @dt=0x558910d17630@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55891109ba80 <e25351> {h29} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: LTS 0x55891109bb40 <e25089> {h29} @dt=0x558910f8ec90@(G/nw1)
    1:2:2:2:2:1:1: CONST 0x55891109bc00 <e25085> {h29} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: VARREF 0x55891109bdb0 <e25086> {h29} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2:2:2:2: VARREF 0x55891109bf00 <e22982> {h29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55891109c020 <e6386> {h31}
    1:2:2:2:2: ASSIGN 0x55891109c0e0 <e25354> {h32} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1: CONST 0x55891109c1a0 <e22984> {h32} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55891109c350 <e22985> {h32} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2: ASSIGNW 0x55891109c470 <e22991> {h36} @dt=0x558910ce6310@(G/w1)
    1:2:1: EQ 0x55891109c530 <e22989> {h36} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x55891109c5f0 <e22987> {h36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:1:2: VARREF 0x55891109c740 <e22988> {h36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:2: VARREF 0x55891109c890 <e22990> {h36} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2: ASSIGNALIAS 0x55891109c9b0 <e26974#> {f3} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x55891109ca70 <e26971#> {f3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2: VARREF 0x55891109cb90 <e26972#> {f3} @dt=0x558910ce6310@(G/w1)  program_counter_source_and_gate_decode__DOT__input_A [LV] => VAR 0x55891109d2e0 <e26994#> {f3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_A PORT
    1:2: ASSIGNALIAS 0x55891109ccb0 <e26983#> {f4} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x55891109cd70 <e26980#> {f4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2: VARREF 0x55891109ce90 <e26981#> {f4} @dt=0x558910ce6310@(G/w1)  program_counter_source_and_gate_decode__DOT__input_B [LV] => VAR 0x55891109d4a0 <e22503> {f4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_B PORT
    1:2: ASSIGNALIAS 0x55891109cfb0 <e26992#> {f6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x55891109d070 <e26989#> {f6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2: VARREF 0x55891109d1c0 <e26990#> {f6} @dt=0x558910ce6310@(G/w1)  program_counter_source_and_gate_decode__DOT__output_C [LV] => VAR 0x55891109d660 <e22504> {f6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__output_C PORT
    1:2: VAR 0x55891109d2e0 <e26994#> {f3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_A PORT
    1:2: VAR 0x55891109d4a0 <e22503> {f4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_B PORT
    1:2: VAR 0x55891109d660 <e22504> {f6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__output_C PORT
    1:2: ASSIGNW 0x55891109d820 <e22509> {f8} @dt=0x558910ce6310@(G/w1)
    1:2:1: AND 0x55891109d8e0 <e25163> {f8} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x55891109d9a0 <e25159> {f8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:1:2: VARREF 0x55891109dac0 <e25160> {f8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2: VARREF 0x55891109dbe0 <e22508> {f8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode [LV] => VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2: ASSIGNALIAS 0x55891109dd30 <e27008#> {o3} @dt=0x558910d25f30@(G/w16)
    1:2:1: VARREF 0x55891109ddf0 <e27005#> {o3} @dt=0x558910d25f30@(G/w16)  mips_cpu__DOT__immediate [RV] <- VAR 0x5589110595b0 <e20545> {c71} @dt=0x558910d25f30@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2:2: VARREF 0x55891109df10 <e27006#> {o3} @dt=0x558910d25f30@(G/w16)  sign_extender_decode__DOT__short_input [LV] => VAR 0x55891109e330 <e27019#> {o3} @dt=0x558910d25f30@(G/w16)  mips_cpu__DOT__sign_extender_decode__DOT__short_input PORT
    1:2: ASSIGNALIAS 0x55891109e030 <e27017#> {o4} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891109e0f0 <e27014#> {o4} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x55891109e210 <e27015#> {o4} @dt=0x558910d08010@(G/w32)  sign_extender_decode__DOT__extended_output [LV] => VAR 0x55891109e4e0 <e23461> {o4} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_extender_decode__DOT__extended_output PORT
    1:2: VAR 0x55891109e330 <e27019#> {o3} @dt=0x558910d25f30@(G/w16)  mips_cpu__DOT__sign_extender_decode__DOT__short_input PORT
    1:2: VAR 0x55891109e4e0 <e23461> {o4} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_extender_decode__DOT__extended_output PORT
    1:2: ASSIGNW 0x55891109e6a0 <e23490> {o6} @dt=0x558910d08010@(G/w32)
    1:2:1: CONCAT 0x55891109e760 <e24567> {o6} @dt=0x558910d08010@(G/w32)
    1:2:1:1: REPLICATE 0x55891109e820 <e23484> {o6} @dt=0x558910d25f30@(G/w16)
    1:2:1:1:1: SEL 0x55891109e8e0 <e23473> {o6} @dt=0x558910ce6310@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x55891109e9b0 <e23462> {o6} @dt=0x558910d25f30@(G/w16)  mips_cpu__DOT__immediate [RV] <- VAR 0x5589110595b0 <e20545> {c71} @dt=0x558910d25f30@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2:1:1:1:2: CONST 0x55891109ead0 <e16057> {o6} @dt=0x558910f526d0@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x55891109ec80 <e23472> {o6} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55891109ee30 <e23483> {o6} @dt=0x558910f7b2d0@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x55891109efe0 <e23485> {o6} @dt=0x558910d25f30@(G/w16)  mips_cpu__DOT__immediate [RV] <- VAR 0x5589110595b0 <e20545> {c71} @dt=0x558910d25f30@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2:2: VARREF 0x55891109f100 <e23489> {o6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [LV] => VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2: ASSIGNALIAS 0x55891109f220 <e27033#> {j6} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891109f2e0 <e27030#> {j6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x55891109f400 <e27031#> {j6} @dt=0x558910d08010@(G/w32)  shifter_decode__DOT__shift_input [LV] => VAR 0x55891109fba0 <e23215> {j6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_input PORT
    1:2: ASSIGNALIAS 0x55891109f520 <e27042#> {j7} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x55891109f5e0 <e27039#> {j7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_output_decode [RV] <- VAR 0x558911059de0 <e21687> {c74} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2:2: VARREF 0x55891109f720 <e27040#> {j7} @dt=0x558910d08010@(G/w32)  shifter_decode__DOT__shift_output [LV] => VAR 0x55891109fd50 <e23216> {j7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_output PORT
    1:2: VAR 0x55891109f840 <e27044#> {j3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__shifter_decode__DOT__shift_distance GPARAM
    1:2:3: CONST 0x55891109f9f0 <e23213> {j3} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2: VAR 0x55891109fba0 <e23215> {j6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_input PORT
    1:2: VAR 0x55891109fd50 <e23216> {j7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_output PORT
    1:2: ASSIGNW 0x55891109ff00 <e23221> {j10} @dt=0x558910d08010@(G/w32)
    1:2:1: SHIFTL 0x55891109ffc0 <e23219> {j10} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x5589110a0080 <e23217> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:1:2: CONST 0x5589110a01a0 <e24646> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:2: VARREF 0x5589110a0350 <e23220> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_output_decode [LV] => VAR 0x558911059de0 <e21687> {c74} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2: ASSIGNALIAS 0x5589110a0490 <e27058#> {d3} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110a0550 <e27055#> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_output_decode [RV] <- VAR 0x558911059de0 <e21687> {c74} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2:2: VARREF 0x5589110a0690 <e27056#> {d3} @dt=0x558910d08010@(G/w32)  adder_decode__DOT__a [LV] => VAR 0x5589110a0e10 <e27078#> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__adder_decode__DOT__a PORT
    1:2: ASSIGNALIAS 0x5589110a07b0 <e27067#> {d3} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110a0870 <e27064#> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x5589110a09c0 <e27065#> {d3} @dt=0x558910d08010@(G/w32)  adder_decode__DOT__b [LV] => VAR 0x5589110a0fb0 <e21976> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__adder_decode__DOT__b PORT
    1:2: ASSIGNALIAS 0x5589110a0ae0 <e27076#> {d4} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110a0ba0 <e27073#> {d4} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [RV] <- VAR 0x558911056010 <e21585> {c57} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x5589110a0cf0 <e27074#> {d4} @dt=0x558910d08010@(G/w32)  adder_decode__DOT__z [LV] => VAR 0x5589110a1150 <e21977> {d4} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__adder_decode__DOT__z PORT
    1:2: VAR 0x5589110a0e10 <e27078#> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__adder_decode__DOT__a PORT
    1:2: VAR 0x5589110a0fb0 <e21976> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__adder_decode__DOT__b PORT
    1:2: VAR 0x5589110a1150 <e21977> {d4} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__adder_decode__DOT__z PORT
    1:2: ASSIGNW 0x5589110a12f0 <e21982> {d7} @dt=0x558910d08010@(G/w32)
    1:2:1: ADD 0x5589110a13b0 <e21980> {d7} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x5589110a1470 <e21978> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_output_decode [RV] <- VAR 0x558911059de0 <e21687> {c74} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2:1:2: VARREF 0x5589110a15b0 <e21979> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x5589110a1700 <e21981> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [LV] => VAR 0x558911056010 <e21585> {c57} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2: ASSIGNALIAS 0x5589110a1850 <e27092#> {q3} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a1910 <e27089#> {q3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x5589110a1a30 <e27090#> {q3} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__clk [LV] => VAR 0x5589110a7c10 <e27364#> {q3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x5589110a1b50 <e27101#> {q4} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a1c10 <e27098#> {q4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x5589110a1d50 <e27099#> {q4} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__clear [LV] => VAR 0x5589110a7dc0 <e23500> {q4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x5589110a1e70 <e27110#> {q5} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a1f30 <e27107#> {q5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset [RV] <- VAR 0x558911053190 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset PORT
    1:2:2: VARREF 0x5589110a2050 <e27108#> {q5} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__reset [LV] => VAR 0x5589110a7f70 <e23501> {q5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x5589110a2170 <e27119#> {q7} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a2230 <e27116#> {q7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2: VARREF 0x5589110a2370 <e27117#> {q7} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__register_write_decode [LV] => VAR 0x5589110a8120 <e23502> {q7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: ASSIGNALIAS 0x5589110a24b0 <e27128#> {q8} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a2570 <e27125#> {q8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x5589110a26c0 <e27126#> {q8} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__memory_to_register_decode [LV] => VAR 0x5589110a8300 <e23503> {q8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: ASSIGNALIAS 0x5589110a2810 <e27137#> {q9} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a28d0 <e27134#> {q9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x5589110a2a10 <e27135#> {q9} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__memory_write_decode [LV] => VAR 0x5589110a84f0 <e23504> {q9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: ASSIGNALIAS 0x5589110a2b50 <e27146#> {q10} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a2c10 <e27143#> {q10} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x5589110a2d50 <e27144#> {q10} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__ALU_src_B_decode [LV] => VAR 0x5589110a86d0 <e23505> {q10} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: ASSIGNALIAS 0x5589110a2e90 <e27155#> {q11} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a2f50 <e27152#> {q11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x5589110a30a0 <e27153#> {q11} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__register_destination_decode [LV] => VAR 0x5589110a88b0 <e23506> {q11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: ASSIGNALIAS 0x5589110a31f0 <e27164#> {q12} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a32b0 <e27161#> {q12} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2: VARREF 0x5589110a3400 <e27162#> {q12} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__hi_lo_register_write_decode [LV] => VAR 0x5589110a8ab0 <e23507> {q12} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_decode PORT
    1:2: ASSIGNALIAS 0x5589110a3550 <e27173#> {q13} @dt=0x558910d17630@(G/w6)
    1:2:1: VARREF 0x5589110a3610 <e27170#> {q13} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x5589110a3750 <e27171#> {q13} @dt=0x558910d17630@(G/w6)  decode_execute_register__DOT__ALU_function_decode [LV] => VAR 0x5589110a8cb0 <e23508> {q13} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: ASSIGNALIAS 0x5589110a3890 <e27182#> {q14} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110a3950 <e27179#> {q14} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x558911056e40 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2: VARREF 0x5589110a3a70 <e27180#> {q14} @dt=0x558910d1e190@(G/w5)  decode_execute_register__DOT__Rs_decode [LV] => VAR 0x5589110a8e90 <e23509> {q14} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x5589110a3b90 <e27191#> {q15} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110a3c50 <e27188#> {q15} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2: VARREF 0x5589110a3d70 <e27189#> {q15} @dt=0x558910d1e190@(G/w5)  decode_execute_register__DOT__Rt_decode [LV] => VAR 0x5589110a9040 <e23510> {q15} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x5589110a3e90 <e27200#> {q16} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110a3f50 <e27197#> {q16} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_decode [RV] <- VAR 0x558911058d80 <e21660> {c69} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2:2: VARREF 0x5589110a4070 <e27198#> {q16} @dt=0x558910d1e190@(G/w5)  decode_execute_register__DOT__Rd_decode [LV] => VAR 0x5589110a91f0 <e23511> {q16} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: ASSIGNALIAS 0x5589110a4190 <e27209#> {q17} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110a4250 <e27206#> {q17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x5589110a4370 <e27207#> {q17} @dt=0x558910d08010@(G/w32)  decode_execute_register__DOT__sign_imm_decode [LV] => VAR 0x5589110a93a0 <e23512> {q17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: ASSIGNALIAS 0x5589110a4490 <e27218#> {q18} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a4550 <e27215#> {q18} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2: VARREF 0x5589110a46a0 <e27216#> {q18} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x5589110a9560 <e23513> {q18} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_decode PORT
    1:2: ASSIGNALIAS 0x5589110a47f0 <e27227#> {q20} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a48b0 <e27224#> {q20} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2: VARREF 0x5589110a49f0 <e27225#> {q20} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__register_write_execute [LV] => VAR 0x5589110a9760 <e23514> {q20} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x5589110a4b30 <e27236#> {q21} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a4bf0 <e27233#> {q21} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x5589110a4d40 <e27234#> {q21} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__memory_to_register_execute [LV] => VAR 0x5589110a9940 <e23515> {q21} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x5589110a4e90 <e27245#> {q22} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a4f50 <e27242#> {q22} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55891105a9e0 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x5589110a5090 <e27243#> {q22} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__memory_write_execute [LV] => VAR 0x5589110a9b40 <e23516> {q22} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x5589110a51d0 <e27254#> {q23} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a5290 <e27251#> {q23} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x5589110a53d0 <e27252#> {q23} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__ALU_src_B_execute [LV] => VAR 0x5589110a9d20 <e23517> {q23} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: ASSIGNALIAS 0x5589110a5510 <e27263#> {q24} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a55d0 <e27260#> {q24} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x5589110a5720 <e27261#> {q24} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__register_destination_execute [LV] => VAR 0x5589110a9f00 <e23518> {q24} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: ASSIGNALIAS 0x5589110a5870 <e27272#> {q25} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a5930 <e27269#> {q25} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55891105afe0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2: VARREF 0x5589110a5a80 <e27270#> {q25} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__hi_lo_register_write_execute [LV] => VAR 0x5589110aa100 <e23519> {q25} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_execute PORT
    1:2: ASSIGNALIAS 0x5589110a5bd0 <e27281#> {q26} @dt=0x558910d17630@(G/w6)
    1:2:1: VARREF 0x5589110a5c90 <e27278#> {q26} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x5589110a5dd0 <e27279#> {q26} @dt=0x558910d17630@(G/w6)  decode_execute_register__DOT__ALU_function_execute [LV] => VAR 0x5589110aa300 <e23520> {q26} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: ASSIGNALIAS 0x5589110a5f10 <e27290#> {q27} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110a5fd0 <e27287#> {q27} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2: VARREF 0x5589110a60f0 <e27288#> {q27} @dt=0x558910d1e190@(G/w5)  decode_execute_register__DOT__Rs_execute [LV] => VAR 0x5589110aa4e0 <e23521> {q27} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x5589110a6210 <e27299#> {q28} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110a62d0 <e27296#> {q28} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x5589110a63f0 <e27297#> {q28} @dt=0x558910d1e190@(G/w5)  decode_execute_register__DOT__Rt_execute [LV] => VAR 0x5589110aa6a0 <e23522> {q28} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x5589110a6510 <e27308#> {q29} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110a65d0 <e27305#> {q29} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2: VARREF 0x5589110a66f0 <e27306#> {q29} @dt=0x558910d1e190@(G/w5)  decode_execute_register__DOT__Rd_execute [LV] => VAR 0x5589110aa860 <e23523> {q29} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: ASSIGNALIAS 0x5589110a6810 <e27317#> {q30} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110a68d0 <e27314#> {q30} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x5589110a6a10 <e27315#> {q30} @dt=0x558910d08010@(G/w32)  decode_execute_register__DOT__sign_imm_execute [LV] => VAR 0x5589110aaa20 <e23524> {q30} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: ASSIGNALIAS 0x5589110a6b50 <e27326#> {q31} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110a6c10 <e27323#> {q31} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55891105b2e0 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2: VARREF 0x5589110a6d70 <e27324#> {q31} @dt=0x558910ce6310@(G/w1)  decode_execute_register__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x5589110aac00 <e23525> {q31} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: ASSIGNALIAS 0x5589110a6ed0 <e27335#> {q34} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110a6f90 <e27332#> {q34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x5589110a70e0 <e27333#> {q34} @dt=0x558910d08010@(G/w32)  decode_execute_register__DOT__read_data_one_decode [LV] => VAR 0x5589110aae10 <e23526> {q34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_decode PORT
    1:2: ASSIGNALIAS 0x5589110a7220 <e27344#> {q35} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110a72e0 <e27341#> {q35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x5589110a7430 <e27342#> {q35} @dt=0x558910d08010@(G/w32)  decode_execute_register__DOT__read_data_two_decode [LV] => VAR 0x5589110aaff0 <e23527> {q35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_decode PORT
    1:2: ASSIGNALIAS 0x5589110a7570 <e27353#> {q37} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110a7630 <e27350#> {q37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2: VARREF 0x5589110a7780 <e27351#> {q37} @dt=0x558910d08010@(G/w32)  decode_execute_register__DOT__read_data_one_execute [LV] => VAR 0x5589110ab1d0 <e23528> {q37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_execute PORT
    1:2: ASSIGNALIAS 0x5589110a78c0 <e27362#> {q38} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110a7980 <e27359#> {q38} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2: VARREF 0x5589110a7ad0 <e27360#> {q38} @dt=0x558910d08010@(G/w32)  decode_execute_register__DOT__read_data_two_execute [LV] => VAR 0x5589110ab3b0 <e23529> {q38} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_execute PORT
    1:2: VAR 0x5589110a7c10 <e27364#> {q3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clk PORT
    1:2: VAR 0x5589110a7dc0 <e23500> {q4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clear PORT
    1:2: VAR 0x5589110a7f70 <e23501> {q5} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__reset PORT
    1:2: VAR 0x5589110a8120 <e23502> {q7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: VAR 0x5589110a8300 <e23503> {q8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: VAR 0x5589110a84f0 <e23504> {q9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: VAR 0x5589110a86d0 <e23505> {q10} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: VAR 0x5589110a88b0 <e23506> {q11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: VAR 0x5589110a8ab0 <e23507> {q12} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_decode PORT
    1:2: VAR 0x5589110a8cb0 <e23508> {q13} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: VAR 0x5589110a8e90 <e23509> {q14} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: VAR 0x5589110a9040 <e23510> {q15} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: VAR 0x5589110a91f0 <e23511> {q16} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: VAR 0x5589110a93a0 <e23512> {q17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: VAR 0x5589110a9560 <e23513> {q18} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_decode PORT
    1:2: VAR 0x5589110a9760 <e23514> {q20} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: VAR 0x5589110a9940 <e23515> {q21} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x5589110a9b40 <e23516> {q22} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: VAR 0x5589110a9d20 <e23517> {q23} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: VAR 0x5589110a9f00 <e23518> {q24} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: VAR 0x5589110aa100 <e23519> {q25} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_execute PORT
    1:2: VAR 0x5589110aa300 <e23520> {q26} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: VAR 0x5589110aa4e0 <e23521> {q27} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: VAR 0x5589110aa6a0 <e23522> {q28} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: VAR 0x5589110aa860 <e23523> {q29} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: VAR 0x5589110aaa20 <e23524> {q30} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: VAR 0x5589110aac00 <e23525> {q31} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: VAR 0x5589110aae10 <e23526> {q34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_decode PORT
    1:2: VAR 0x5589110aaff0 <e23527> {q35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_decode PORT
    1:2: VAR 0x5589110ab1d0 <e23528> {q37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_execute PORT
    1:2: VAR 0x5589110ab3b0 <e23529> {q38} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_execute PORT
    1:2: ALWAYS 0x5589110ab590 <e9282> {q42} [always_ff]
    1:2:1: SENTREE 0x5589110ab650 <e8935> {q42}
    1:2:1:1: SENITEM 0x5589110ab710 <e8929> {q42} [POS]
    1:2:1:1:1: VARREF 0x5589110ab7d0 <e23530> {q42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x5589110ab8f0 <e8934> {q42} [POS]
    1:2:1:1:1: VARREF 0x5589110ab9b0 <e23531> {q42} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x5589110abad0 <e25408> {q43}
    1:2:2:1: OR 0x5589110abba0 <e24552> {q43} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: VARREF 0x5589110abc60 <e24548> {q43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:1:2: VARREF 0x5589110abda0 <e24549> {q43} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x5589110abec0 <e25402> {q44} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110abf80 <e23535> {q44} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110ac130 <e23536> {q44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute [LV] => VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110ac270 <e23540> {q45} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110ac330 <e23538> {q45} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110ac4e0 <e23539> {q45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute [LV] => VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110ac630 <e23543> {q46} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110ac6f0 <e23541> {q46} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110ac8a0 <e23542> {q46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute [LV] => VAR 0x55891105a9e0 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110ac9e0 <e23546> {q47} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110acaa0 <e23544> {q47} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110acc50 <e23545> {q47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [LV] => VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110acd90 <e23549> {q48} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110ace50 <e23547> {q48} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110ad000 <e23548> {q48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute [LV] => VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110ad150 <e23552> {q49} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110ad210 <e23550> {q49} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110ad3c0 <e23551> {q49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [LV] => VAR 0x55891105afe0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110ad510 <e23566> {q50} @dt=0x558910d17630@(G/w6)
    1:2:2:2:1: CONST 0x5589110ad5d0 <e24145> {q50} @dt=0x558910d17630@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x5589110ad780 <e23565> {q50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute [LV] => VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110ad8c0 <e23580> {q51} @dt=0x558910d1e190@(G/w5)
    1:2:2:2:1: CONST 0x5589110ad980 <e24157> {q51} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x5589110adb30 <e23579> {q51} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [LV] => VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110adc50 <e23594> {q52} @dt=0x558910d1e190@(G/w5)
    1:2:2:2:1: CONST 0x5589110add10 <e24169> {q52} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x5589110adec0 <e23593> {q52} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute [LV] => VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110adfe0 <e23608> {q53} @dt=0x558910d1e190@(G/w5)
    1:2:2:2:1: CONST 0x5589110ae0a0 <e24181> {q53} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x5589110ae250 <e23607> {q53} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute [LV] => VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110ae370 <e23622> {q54} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: CONST 0x5589110ae430 <e24193> {q54} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x5589110ae5e0 <e23621> {q54} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute [LV] => VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110ae720 <e23625> {q55} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110ae7e0 <e23623> {q55} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110ae990 <e23624> {q55} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55891105b2e0 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110aeaf0 <e23639> {q57} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: CONST 0x5589110aebb0 <e24205> {q57} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x5589110aed60 <e23638> {q57} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [LV] => VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2: ASSIGNDLY 0x5589110aeeb0 <e23653> {q58} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: CONST 0x5589110aef70 <e24217> {q58} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x5589110af120 <e23652> {q58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [LV] => VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110af270 <e25405> {q60} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110af330 <e23654> {q60} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:3:2: VARREF 0x5589110af470 <e23655> {q60} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute [LV] => VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110af5b0 <e23659> {q61} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110af670 <e23657> {q61} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:3:2: VARREF 0x5589110af7c0 <e23658> {q61} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute [LV] => VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110af910 <e23662> {q62} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110af9d0 <e23660> {q62} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:3:2: VARREF 0x5589110afb10 <e23661> {q62} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute [LV] => VAR 0x55891105a9e0 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110afc50 <e23665> {q63} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110afd10 <e23663> {q63} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:3:2: VARREF 0x5589110afe50 <e23664> {q63} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [LV] => VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110aff90 <e23668> {q64} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110b0050 <e23666> {q64} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:3:2: VARREF 0x5589110b01a0 <e23667> {q64} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute [LV] => VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110b02f0 <e23671> {q65} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110b03b0 <e23669> {q65} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:3:2: VARREF 0x5589110b0500 <e23670> {q65} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [LV] => VAR 0x55891105afe0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110b0650 <e23674> {q66} @dt=0x558910d17630@(G/w6)
    1:2:2:3:1: VARREF 0x5589110b0710 <e23672> {q66} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:3:2: VARREF 0x5589110b0850 <e23673> {q66} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute [LV] => VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110b0990 <e23677> {q67} @dt=0x558910d1e190@(G/w5)
    1:2:2:3:1: VARREF 0x5589110b0a50 <e23675> {q67} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x558911056e40 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:3:2: VARREF 0x5589110b0b70 <e23676> {q67} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute [LV] => VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110b0c90 <e23680> {q68} @dt=0x558910d1e190@(G/w5)
    1:2:2:3:1: VARREF 0x5589110b0d50 <e23678> {q68} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:3:2: VARREF 0x5589110b0e70 <e23679> {q68} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [LV] => VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110b0f90 <e23683> {q69} @dt=0x558910d1e190@(G/w5)
    1:2:2:3:1: VARREF 0x5589110b1050 <e23681> {q69} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_decode [RV] <- VAR 0x558911058d80 <e21660> {c69} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2:2:3:2: VARREF 0x5589110b1170 <e23682> {q69} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute [LV] => VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110b1290 <e23686> {q70} @dt=0x558910d08010@(G/w32)
    1:2:2:3:1: VARREF 0x5589110b1350 <e23684> {q70} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:3:2: VARREF 0x5589110b1470 <e23685> {q70} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute [LV] => VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110b15b0 <e23689> {q71} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110b1670 <e23687> {q71} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:3:2: VARREF 0x5589110b17c0 <e23688> {q71} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55891105b2e0 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110b1920 <e23692> {q73} @dt=0x558910d08010@(G/w32)
    1:2:2:3:1: VARREF 0x5589110b19e0 <e23690> {q73} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:3:2: VARREF 0x5589110b1b30 <e23691> {q73} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [LV] => VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:3: ASSIGNDLY 0x5589110b1c80 <e23695> {q74} @dt=0x558910d08010@(G/w32)
    1:2:2:3:1: VARREF 0x5589110b1d40 <e23693> {q74} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:3:2: VARREF 0x5589110b1e90 <e23694> {q74} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [LV] => VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2: ASSIGNALIAS 0x5589110b1fe0 <e27378#> {k6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110b20a0 <e27375#> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x5589110b21f0 <e27376#> {k6} @dt=0x558910ce6310@(G/w1)  write_register_execute_mux__DOT__control [LV] => VAR 0x5589110b2fa0 <e23233> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__write_register_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x5589110b2310 <e27387#> {k7} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110b23d0 <e27384#> {k7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x5589110b24f0 <e27385#> {k7} @dt=0x558910d1e190@(G/w5)  write_register_execute_mux__DOT__input_0 [LV] => VAR 0x5589110b3160 <e23234> {k7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x5589110b2610 <e27396#> {k8} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110b26d0 <e27393#> {k8} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2: VARREF 0x5589110b27f0 <e27394#> {k8} @dt=0x558910d1e190@(G/w5)  write_register_execute_mux__DOT__input_1 [LV] => VAR 0x5589110b3320 <e23235> {k8} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x5589110b2910 <e27405#> {k10} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110b29d0 <e27402#> {k10} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2: VARREF 0x5589110b2b10 <e27403#> {k10} @dt=0x558910d1e190@(G/w5)  write_register_execute_mux__DOT__resolved [LV] => VAR 0x5589110b34e0 <e23236> {k10} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: VAR 0x5589110b2c30 <e27407#> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__write_register_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x5589110b2df0 <e23231> {c309} @dt=0x558910f7b2d0@(G/sw32)  32'sh5
    1:2: VAR 0x5589110b2fa0 <e23233> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__write_register_execute_mux__DOT__control PORT
    1:2: VAR 0x5589110b3160 <e23234> {k7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x5589110b3320 <e23235> {k8} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x5589110b34e0 <e23236> {k10} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x5589110b36a0 <e23242> {k13} @dt=0x558910d1e190@(G/w5)
    1:2:1: COND 0x5589110b3760 <e23240> {k13} @dt=0x558910d1e190@(G/w5)
    1:2:1:1: VARREF 0x5589110b3820 <e23237> {k13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:1:2: VARREF 0x5589110b3970 <e23238> {k13} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:1:3: VARREF 0x5589110b3a90 <e23239> {k13} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x5589110b3bb0 <e23241> {k13} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute [LV] => VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2: ASSIGNALIAS 0x5589110b3cf0 <e27421#> {l6} @dt=0x558910d514f0@(G/w2)
    1:2:1: VARREF 0x5589110b3db0 <e27418#> {l6} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x5589110b3ef0 <e27419#> {l6} @dt=0x558910d514f0@(G/w2)  register_file_output_A_execute_mux__DOT__control [LV] => VAR 0x5589110b5330 <e23275> {l6} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x5589110b4010 <e27430#> {l7} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110b40d0 <e27427#> {l7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2: VARREF 0x5589110b4220 <e27428#> {l7} @dt=0x558910d08010@(G/w32)  register_file_output_A_execute_mux__DOT__input_0 [LV] => VAR 0x5589110b54f0 <e23276> {l7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x5589110b4340 <e27439#> {l8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110b4400 <e27436#> {l8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x5589110b4540 <e27437#> {l8} @dt=0x558910d08010@(G/w32)  register_file_output_A_execute_mux__DOT__input_1 [LV] => VAR 0x5589110b56b0 <e23277> {l8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x5589110b4660 <e27448#> {l9} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110b4720 <e27445#> {l9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x5589110b4860 <e27446#> {l9} @dt=0x558910d08010@(G/w32)  register_file_output_A_execute_mux__DOT__input_2 [LV] => VAR 0x5589110b5870 <e23278> {l9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x5589110b4980 <e27457#> {l10} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110b4a40 <e27454#> {l10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x5589110b4b80 <e27455#> {l10} @dt=0x558910d08010@(G/w32)  register_file_output_A_execute_mux__DOT__input_3 [LV] => VAR 0x5589110b5a30 <e23279> {l10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_3 PORT
    1:2: ASSIGNALIAS 0x5589110b4ca0 <e27466#> {l12} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110b4d60 <e27463#> {l12} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x5589110b4ea0 <e27464#> {l12} @dt=0x558910d08010@(G/w32)  register_file_output_A_execute_mux__DOT__resolved [LV] => VAR 0x5589110b5bf0 <e23280> {l12} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__resolved PORT
    1:2: VAR 0x5589110b4fc0 <e27468#> {l3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x5589110b5180 <e23273> {c316} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2: VAR 0x5589110b5330 <e23275> {l6} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__control PORT
    1:2: VAR 0x5589110b54f0 <e23276> {l7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x5589110b56b0 <e23277> {l8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x5589110b5870 <e23278> {l9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_2 PORT
    1:2: VAR 0x5589110b5a30 <e23279> {l10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_3 PORT
    1:2: VAR 0x5589110b5bf0 <e23280> {l12} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__resolved PORT
    1:2: ALWAYS 0x5589110b5db0 <e7624> {l15} [always_comb]
    1:2:2: CASE 0x5589110b5e70 <e25381> {l16}
    1:2:2:1: VARREF 0x5589110b5f40 <e23281> {l16} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2: CASEITEM 0x5589110b6080 <e7582> {l17}
    1:2:2:2:1: CONST 0x5589110b6140 <e23282> {l17} @dt=0x558910d514f0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x5589110b62f0 <e23285> {l17} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110b63b0 <e23283> {l17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110b6500 <e23284> {l17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x5589110b6640 <e7595> {l18}
    1:2:2:2:1: CONST 0x5589110b6700 <e23286> {l18} @dt=0x558910d514f0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x5589110b68b0 <e23289> {l18} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110b6970 <e23287> {l18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x5589110b6ab0 <e23288> {l18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x5589110b6bf0 <e7608> {l19}
    1:2:2:2:1: CONST 0x5589110b6cb0 <e23290> {l19} @dt=0x558910d514f0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x5589110b6e60 <e23293> {l19} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110b6f20 <e23291> {l19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x5589110b7060 <e23292> {l19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x5589110b71a0 <e7621> {l20}
    1:2:2:2:1: CONST 0x5589110b7260 <e23294> {l20} @dt=0x558910d514f0@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x5589110b7410 <e23297> {l20} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110b74d0 <e23295> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x5589110b7610 <e23296> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2: ASSIGNALIAS 0x5589110b7750 <e27482#> {l6} @dt=0x558910d514f0@(G/w2)
    1:2:1: VARREF 0x5589110b7810 <e27479#> {l6} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x5589110b7950 <e27480#> {l6} @dt=0x558910d514f0@(G/w2)  register_file_output_B_execute_mux__DOT__control [LV] => VAR 0x5589110b8d90 <e23275> {l6} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x5589110b7a70 <e27491#> {l7} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110b7b30 <e27488#> {l7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2: VARREF 0x5589110b7c80 <e27489#> {l7} @dt=0x558910d08010@(G/w32)  register_file_output_B_execute_mux__DOT__input_0 [LV] => VAR 0x5589110b8f50 <e23276> {l7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x5589110b7da0 <e27500#> {l8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110b7e60 <e27497#> {l8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x5589110b7fa0 <e27498#> {l8} @dt=0x558910d08010@(G/w32)  register_file_output_B_execute_mux__DOT__input_1 [LV] => VAR 0x5589110b9110 <e23277> {l8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x5589110b80c0 <e27509#> {l9} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110b8180 <e27506#> {l9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x5589110b82c0 <e27507#> {l9} @dt=0x558910d08010@(G/w32)  register_file_output_B_execute_mux__DOT__input_2 [LV] => VAR 0x5589110b92d0 <e23278> {l9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x5589110b83e0 <e27518#> {l10} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110b84a0 <e27515#> {l10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x5589110b85e0 <e27516#> {l10} @dt=0x558910d08010@(G/w32)  register_file_output_B_execute_mux__DOT__input_3 [LV] => VAR 0x5589110b9490 <e23279> {l10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_3 PORT
    1:2: ASSIGNALIAS 0x5589110b8700 <e27527#> {l12} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110b87c0 <e27524#> {l12} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x5589110b8900 <e27525#> {l12} @dt=0x558910d08010@(G/w32)  register_file_output_B_execute_mux__DOT__resolved [LV] => VAR 0x5589110b9650 <e23280> {l12} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__resolved PORT
    1:2: VAR 0x5589110b8a20 <e27529#> {l3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x5589110b8be0 <e23273> {c316} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2: VAR 0x5589110b8d90 <e23275> {l6} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__control PORT
    1:2: VAR 0x5589110b8f50 <e23276> {l7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x5589110b9110 <e23277> {l8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x5589110b92d0 <e23278> {l9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_2 PORT
    1:2: VAR 0x5589110b9490 <e23279> {l10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_3 PORT
    1:2: VAR 0x5589110b9650 <e23280> {l12} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__resolved PORT
    1:2: ALWAYS 0x5589110b9810 <e7624> {l15} [always_comb]
    1:2:2: CASE 0x5589110b98d0 <e25381> {l16}
    1:2:2:1: VARREF 0x5589110b99a0 <e23281> {l16} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2: CASEITEM 0x5589110b9ae0 <e7582> {l17}
    1:2:2:2:1: CONST 0x5589110b9ba0 <e23282> {l17} @dt=0x558910d514f0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x5589110b9d50 <e23285> {l17} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110b9e10 <e23283> {l17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110b9f60 <e23284> {l17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2: CASEITEM 0x5589110ba0a0 <e7595> {l18}
    1:2:2:2:1: CONST 0x5589110ba160 <e23286> {l18} @dt=0x558910d514f0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x5589110ba310 <e23289> {l18} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110ba3d0 <e23287> {l18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x5589110ba510 <e23288> {l18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2: CASEITEM 0x5589110ba650 <e7608> {l19}
    1:2:2:2:1: CONST 0x5589110ba710 <e23290> {l19} @dt=0x558910d514f0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x5589110ba8c0 <e23293> {l19} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110ba980 <e23291> {l19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x5589110baac0 <e23292> {l19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2: CASEITEM 0x5589110bac00 <e7621> {l20}
    1:2:2:2:1: CONST 0x5589110bacc0 <e23294> {l20} @dt=0x558910d514f0@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x5589110bae70 <e23297> {l20} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110baf30 <e23295> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x5589110bb070 <e23296> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2: ASSIGNALIAS 0x5589110bb1b0 <e27543#> {k6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110bb270 <e27540#> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x5589110bb3b0 <e27541#> {k6} @dt=0x558910ce6310@(G/w1)  source_B_ALU_mux__DOT__control [LV] => VAR 0x5589110bc190 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__source_B_ALU_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x5589110bb4d0 <e27552#> {k7} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110bb590 <e27549#> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x5589110bb6d0 <e27550#> {k7} @dt=0x558910d08010@(G/w32)  source_B_ALU_mux__DOT__input_0 [LV] => VAR 0x5589110bc340 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x5589110bb7f0 <e27561#> {k8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110bb8b0 <e27558#> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x5589110bb9f0 <e27559#> {k8} @dt=0x558910d08010@(G/w32)  source_B_ALU_mux__DOT__input_1 [LV] => VAR 0x5589110bc4f0 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x5589110bbb10 <e27570#> {k10} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110bbbd0 <e27567#> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x5589110bbd10 <e27568#> {k10} @dt=0x558910d08010@(G/w32)  source_B_ALU_mux__DOT__resolved [LV] => VAR 0x5589110bc6a0 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__resolved PORT
    1:2: VAR 0x5589110bbe30 <e27572#> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x5589110bbfe0 <e23252> {c189} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2: VAR 0x5589110bc190 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__source_B_ALU_mux__DOT__control PORT
    1:2: VAR 0x5589110bc340 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_0 PORT
    1:2: VAR 0x5589110bc4f0 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_1 PORT
    1:2: VAR 0x5589110bc6a0 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x5589110bc850 <e23263> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x5589110bc910 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x5589110bc9d0 <e23258> {k13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:1:2: VARREF 0x5589110bcb10 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:1:3: VARREF 0x5589110bcc50 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x5589110bcd90 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [LV] => VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2: ASSIGNALIAS 0x5589110bced0 <e27586#> {e4} @dt=0x558910d17630@(G/w6)
    1:2:1: VARREF 0x5589110bcf90 <e27583#> {e4} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x5589110bd0d0 <e27584#> {e4} @dt=0x558910d17630@(G/w6)  alu__DOT__ALU_operation [LV] => VAR 0x5589110be190 <e27633#> {e4} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__alu__DOT__ALU_operation PORT
    1:2: ASSIGNALIAS 0x5589110bd1f0 <e27595#> {e5} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110bd2b0 <e27592#> {e5} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x5589110bd3f0 <e27593#> {e5} @dt=0x558910d08010@(G/w32)  alu__DOT__input_1 [LV] => VAR 0x5589110be330 <e21984> {e5} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__alu__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x5589110bd510 <e27604#> {e6} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110bd5d0 <e27601#> {e6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x5589110bd710 <e27602#> {e6} @dt=0x558910d08010@(G/w32)  alu__DOT__input_2 [LV] => VAR 0x5589110be4d0 <e21985> {e6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__alu__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x5589110bd830 <e27613#> {e8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110bd8f0 <e27610#> {e8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x5589110bda30 <e27611#> {e8} @dt=0x558910d08010@(G/w32)  alu__DOT__ALU_output [LV] => VAR 0x5589110be670 <e21986> {e8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_output PORT
    1:2: ASSIGNALIAS 0x5589110bdb50 <e27622#> {e9} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110bdc10 <e27619#> {e9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55891105bd60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x5589110bdd50 <e27620#> {e9} @dt=0x558910d08010@(G/w32)  alu__DOT__ALU_HI_output [LV] => VAR 0x5589110be810 <e21987> {e9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_HI_output PORT
    1:2: ASSIGNALIAS 0x5589110bde70 <e27631#> {e10} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110bdf30 <e27628#> {e10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55891105bee0 <e21709> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x5589110be070 <e27629#> {e10} @dt=0x558910d08010@(G/w32)  alu__DOT__ALU_LO_output [LV] => VAR 0x5589110be9b0 <e21988> {e10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x5589110be190 <e27633#> {e4} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__alu__DOT__ALU_operation PORT
    1:2: VAR 0x5589110be330 <e21984> {e5} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__alu__DOT__input_1 PORT
    1:2: VAR 0x5589110be4d0 <e21985> {e6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__alu__DOT__input_2 PORT
    1:2: VAR 0x5589110be670 <e21986> {e8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_output PORT
    1:2: VAR 0x5589110be810 <e21987> {e9} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_HI_output PORT
    1:2: VAR 0x5589110be9b0 <e21988> {e10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x5589110beb50 <e21989> {e14} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2: VAR 0x5589110becf0 <e18984> {e15} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: VAR 0x5589110beec0 <e21990> {e16} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: VAR 0x5589110bf090 <e21991> {e17} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 VAR
    1:2: VAR 0x5589110bf260 <e21992> {e18} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 VAR
    1:2: VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x5589110bf600 <e22007> {e21} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x5589110bf6c0 <e22005> {e21} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5589110bf790 <e21994> {e21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:1:2: CONST 0x5589110bf8d0 <e19064> {e21} @dt=0x558910f53920@(G/sw5)  5'h6
    1:2:1:3: CONST 0x5589110bfa80 <e22004> {e21} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x5589110bfc30 <e22006> {e21} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [LV] => VAR 0x5589110beb50 <e21989> {e14} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2: ASSIGNW 0x5589110bfd70 <e19070> {e22} @dt=0x558910da4670@(G/w64)
    1:2:1: CONCAT 0x5589110bfe30 <e25175> {e22} @dt=0x558910da4670@(G/w64)
    1:2:1:1: REPLICATE 0x5589110bfef0 <e22030> {e22} @dt=0x558910d08010@(G/w32)
    1:2:1:1:1: SEL 0x5589110bffb0 <e22019> {e22} @dt=0x558910ce6310@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x5589110c0080 <e22008> {e22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x5589110c01c0 <e19108> {e22} @dt=0x558910f53920@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x5589110c0370 <e22018> {e22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x5589110c0520 <e22029> {e22} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x5589110c06d0 <e25168> {e22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x5589110c0810 <e19069> {e22} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 [LV] => VAR 0x5589110becf0 <e18984> {e15} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: ASSIGNW 0x5589110c0960 <e22085> {e23} @dt=0x558910da4670@(G/w64)
    1:2:1: CONCAT 0x5589110c0a20 <e25188> {e23} @dt=0x558910da4670@(G/w64)
    1:2:1:1: REPLICATE 0x5589110c0ae0 <e22068> {e23} @dt=0x558910d08010@(G/w32)
    1:2:1:1:1: SEL 0x5589110c0ba0 <e22057> {e23} @dt=0x558910ce6310@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x5589110c0c70 <e22046> {e23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x5589110c0db0 <e19203> {e23} @dt=0x558910f53920@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x5589110c0f60 <e22056> {e23} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x5589110c1110 <e22067> {e23} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x5589110c12c0 <e25181> {e23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x5589110c1400 <e22084> {e23} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 [LV] => VAR 0x5589110beec0 <e21990> {e16} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: ASSIGNW 0x5589110c1550 <e22103> {e24} @dt=0x558910da4670@(G/w64)
    1:2:1: EXTEND 0x5589110c1610 <e25204> {e24} @dt=0x558910da4670@(G/w64)
    1:2:1:1: VARREF 0x5589110c16d0 <e25195> {e24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x5589110c1810 <e22102> {e24} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 [LV] => VAR 0x5589110bf090 <e21991> {e17} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 VAR
    1:2: ASSIGNW 0x5589110c1960 <e22121> {e25} @dt=0x558910da4670@(G/w64)
    1:2:1: EXTEND 0x5589110c1a20 <e25220> {e25} @dt=0x558910da4670@(G/w64)
    1:2:1:1: VARREF 0x5589110c1ae0 <e25211> {e25} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x5589110c1c20 <e22120> {e25} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 [LV] => VAR 0x5589110bf260 <e21992> {e18} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 VAR
    1:2: ALWAYS 0x5589110c1d70 <e4487> {e29} [always_comb]
    1:2:2: ASSIGN 0x5589110c1e30 <e25294> {e30} @dt=0x558910d08010@(G/w32)
    1:2:2:1: CONST 0x5589110c1ef0 <e25843> {e30} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:2: VARREF 0x5589110c20a0 <e22134> {e30} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x5589110c21e0 <e22149> {e31} @dt=0x558910da4670@(G/w64)
    1:2:2:1: CONST 0x5589110c22a0 <e25853> {e31} @dt=0x558910da4670@(G/w64)  64'h0
    1:2:2:2: VARREF 0x5589110c2450 <e22148> {e31} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2: CASE 0x5589110c25a0 <e4441> {e32}
    1:2:2:1: VARREF 0x5589110c2670 <e22150> {e32} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2: CASEITEM 0x5589110c27b0 <e3601> {e33}
    1:2:2:2:1: CONST 0x5589110c2870 <e22151> {e33} @dt=0x558910d17630@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x5589110c2a20 <e22156> {e33} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x5589110c2ae0 <e22154> {e33} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5589110c2ba0 <e22152> {e33} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x5589110c2ce0 <e22153> {e33} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [RV] <- VAR 0x5589110beb50 <e21989> {e14} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x5589110c2e20 <e22155> {e33} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c2f60 <e3618> {e34}
    1:2:2:2:1: CONST 0x5589110c3020 <e22157> {e34} @dt=0x558910d17630@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x5589110c31d0 <e22162> {e34} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x5589110c3290 <e22160> {e34} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5589110c3350 <e22158> {e34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x5589110c3490 <e22159> {e34} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [RV] <- VAR 0x5589110beb50 <e21989> {e14} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x5589110c35d0 <e22161> {e34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c3710 <e3635> {e35}
    1:2:2:2:1: CONST 0x5589110c37d0 <e22163> {e35} @dt=0x558910d17630@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x5589110c3980 <e22168> {e35} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x5589110c3a40 <e22166> {e35} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5589110c3b00 <e22164> {e35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x5589110c3c40 <e22165> {e35} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [RV] <- VAR 0x5589110beb50 <e21989> {e14} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x5589110c3d80 <e22167> {e35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c3ec0 <e3668> {e36}
    1:2:2:2:1: CONST 0x5589110c3f80 <e22169> {e36} @dt=0x558910d17630@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x5589110c4130 <e22185> {e36} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x5589110c41f0 <e22183> {e36} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5589110c42b0 <e22170> {e36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x5589110c43f0 <e22182> {e36} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x5589110c44c0 <e22171> {e36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x5589110c4600 <e19391> {e36} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x5589110c47b0 <e22181> {e36} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x5589110c4960 <e22184> {e36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c4aa0 <e3701> {e37}
    1:2:2:2:1: CONST 0x5589110c4b60 <e22186> {e37} @dt=0x558910d17630@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x5589110c4d10 <e22202> {e37} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x5589110c4dd0 <e22200> {e37} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5589110c4e90 <e22187> {e37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x5589110c4fd0 <e22199> {e37} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x5589110c50a0 <e22188> {e37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x5589110c51e0 <e19442> {e37} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x5589110c5390 <e22198> {e37} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x5589110c5540 <e22201> {e37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c5680 <e3734> {e38}
    1:2:2:2:1: CONST 0x5589110c5740 <e22203> {e38} @dt=0x558910d17630@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x5589110c58f0 <e22219> {e38} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x5589110c59b0 <e22217> {e38} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5589110c5a70 <e22204> {e38} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x5589110c5bb0 <e22216> {e38} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x5589110c5c80 <e22205> {e38} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x5589110c5dc0 <e19493> {e38} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x5589110c5f70 <e22215> {e38} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x5589110c6120 <e22218> {e38} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c6260 <e3747> {e39}
    1:2:2:2:1: CONST 0x5589110c6320 <e22220> {e39} @dt=0x558910d17630@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x5589110c64d0 <e22223> {e39} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110c6590 <e22221> {e39} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110c66d0 <e22222> {e39} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c6810 <e3760> {e40}
    1:2:2:2:1: CONST 0x5589110c68d0 <e22224> {e40} @dt=0x558910d17630@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x5589110c6a80 <e22227> {e40} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110c6b40 <e22225> {e40} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110c6c80 <e22226> {e40} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c6dc0 <e3773> {e41}
    1:2:2:2:1: CONST 0x5589110c6e80 <e22228> {e41} @dt=0x558910d17630@(G/w6)  6'h10
    1:2:2:2:2: ASSIGN 0x5589110c7030 <e22231> {e41} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110c70f0 <e22229> {e41} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110c7230 <e22230> {e41} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c7370 <e3786> {e42}
    1:2:2:2:1: CONST 0x5589110c7430 <e22232> {e42} @dt=0x558910d17630@(G/w6)  6'h11
    1:2:2:2:2: ASSIGN 0x5589110c75e0 <e22235> {e42} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110c76a0 <e22233> {e42} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110c77e0 <e22234> {e42} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c7920 <e3799> {e43}
    1:2:2:2:1: CONST 0x5589110c79e0 <e22236> {e43} @dt=0x558910d17630@(G/w6)  6'h12
    1:2:2:2:2: ASSIGN 0x5589110c7b90 <e22239> {e43} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110c7c50 <e22237> {e43} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110c7d90 <e22238> {e43} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c7ed0 <e3812> {e44}
    1:2:2:2:1: CONST 0x5589110c7f90 <e22240> {e44} @dt=0x558910d17630@(G/w6)  6'h13
    1:2:2:2:2: ASSIGN 0x5589110c8140 <e22243> {e44} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110c8200 <e22241> {e44} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110c8340 <e22242> {e44} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110c8480 <e3833> {e45}
    1:2:2:2:1: CONST 0x5589110c8540 <e22244> {e45} @dt=0x558910d17630@(G/w6)  6'h18
    1:2:2:2:2: ASSIGN 0x5589110c86f0 <e22246> {e45} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1: MULS 0x5589110c87b0 <e19556> {e45} @dt=0x558910f71c30@(G/sw64)
    1:2:2:2:2:1:1: VARREF 0x5589110c8870 <e21189> {e45} @dt=0x558910f71c30@(G/sw64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 [RV] <- VAR 0x5589110becf0 <e18984> {e15} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x5589110c89c0 <e21193> {e45} @dt=0x558910f71c30@(G/sw64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 [RV] <- VAR 0x5589110beec0 <e21990> {e16} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2:2:2:2:2: VARREF 0x5589110c8b10 <e22245> {e45} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x5589110c8c60 <e3850> {e46}
    1:2:2:2:1: CONST 0x5589110c8d20 <e22247> {e46} @dt=0x558910d17630@(G/w6)  6'h19
    1:2:2:2:2: ASSIGN 0x5589110c8ed0 <e22252> {e46} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1: MUL 0x5589110c8f90 <e22250> {e46} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x5589110c9050 <e22248> {e46} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 [RV] <- VAR 0x5589110bf090 <e21991> {e17} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x5589110c91a0 <e22249> {e46} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 [RV] <- VAR 0x5589110bf260 <e21992> {e18} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 VAR
    1:2:2:2:2:2: VARREF 0x5589110c92f0 <e22251> {e46} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x5589110c9440 <e3964> {e47}
    1:2:2:2:1: CONST 0x5589110c9500 <e22253> {e47} @dt=0x558910d17630@(G/w6)  6'h1a
    1:2:2:2:2: ASSIGN 0x5589110c96b0 <e25288> {e48} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1: CONCAT 0x5589110c9770 <e25226> {e48} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1:1: DIVS 0x5589110c9830 <e22256> {e48} @dt=0x558910f7b2d0@(G/sw32)
    1:2:2:2:2:1:1:1: VARREF 0x5589110c98f0 <e22254> {e48} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x5589110c9a30 <e22255> {e48} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x5589110c9b70 <e24277> {e48} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x5589110c9d20 <e22272> {e48} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x5589110c9e70 <e22295> {e49} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1: ADD 0x5589110c9f30 <e22293> {e49} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x5589110c9ff0 <e22274> {e49} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x5589110ca140 <e25242> {e49} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1:2:1: MODDIVS 0x5589110ca200 <e25233> {e49} @dt=0x558910f7b2d0@(G/sw32)
    1:2:2:2:2:1:2:1:1: VARREF 0x5589110ca2c0 <e22287> {e49} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x5589110ca400 <e22288> {e49} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110ca540 <e22294> {e49} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x5589110ca690 <e4070> {e51}
    1:2:2:2:1: CONST 0x5589110ca750 <e22296> {e51} @dt=0x558910d17630@(G/w6)  6'h1b
    1:2:2:2:2: ASSIGN 0x5589110ca900 <e25291> {e52} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1: CONCAT 0x5589110ca9c0 <e25248> {e52} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1:1: DIV 0x5589110caa80 <e22299> {e52} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x5589110cab40 <e22297> {e52} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x5589110cac80 <e22298> {e52} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x5589110cadc0 <e24301> {e52} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x5589110caf70 <e22315> {e52} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x5589110cb0c0 <e22338> {e53} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1: ADD 0x5589110cb180 <e22336> {e53} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x5589110cb240 <e22317> {e53} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x5589110cb390 <e25264> {e53} @dt=0x558910da4670@(G/w64)
    1:2:2:2:2:1:2:1: MODDIV 0x5589110cb450 <e25255> {e53} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:2:1:1: VARREF 0x5589110cb510 <e22330> {e53} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x5589110cb650 <e22331> {e53} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110cb790 <e22337> {e53} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x5589110cb8e0 <e4091> {e55}
    1:2:2:2:1: CONST 0x5589110cb9a0 <e22339> {e55} @dt=0x558910d17630@(G/w6)  6'h20
    1:2:2:2:2: ASSIGN 0x5589110cbb50 <e22344> {e55} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: ADD 0x5589110cbc10 <e22342> {e55} @dt=0x558910f7b2d0@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x5589110cbcd0 <e22340> {e55} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x5589110cbe10 <e22341> {e55} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110cbf50 <e22343> {e55} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110cc090 <e4108> {e56}
    1:2:2:2:1: CONST 0x5589110cc150 <e22345> {e56} @dt=0x558910d17630@(G/w6)  6'h21
    1:2:2:2:2: ASSIGN 0x5589110cc300 <e22350> {e56} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: ADD 0x5589110cc3c0 <e22348> {e56} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5589110cc480 <e22346> {e56} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x5589110cc5c0 <e22347> {e56} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110cc700 <e22349> {e56} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110cc840 <e4129> {e57}
    1:2:2:2:1: CONST 0x5589110cc900 <e22351> {e57} @dt=0x558910d17630@(G/w6)  6'h22
    1:2:2:2:2: ASSIGN 0x5589110ccab0 <e22356> {e57} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: SUB 0x5589110ccb70 <e22354> {e57} @dt=0x558910f7b2d0@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x5589110ccc30 <e22352> {e57} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x5589110ccd70 <e22353> {e57} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110cceb0 <e22355> {e57} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110ccff0 <e4146> {e58}
    1:2:2:2:1: CONST 0x5589110cd0b0 <e22357> {e58} @dt=0x558910d17630@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x5589110cd260 <e22362> {e58} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: SUB 0x5589110cd320 <e22360> {e58} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5589110cd3e0 <e22358> {e58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x5589110cd520 <e22359> {e58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110cd660 <e22361> {e58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110cd7a0 <e4163> {e59}
    1:2:2:2:1: CONST 0x5589110cd860 <e22363> {e59} @dt=0x558910d17630@(G/w6)  6'h24
    1:2:2:2:2: ASSIGN 0x5589110cda10 <e22368> {e59} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: AND 0x5589110cdad0 <e22366> {e59} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5589110cdb90 <e22364> {e59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x5589110cdcd0 <e22365> {e59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110cde10 <e22367> {e59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110cdf50 <e4180> {e60}
    1:2:2:2:1: CONST 0x5589110ce010 <e22369> {e60} @dt=0x558910d17630@(G/w6)  6'h25
    1:2:2:2:2: ASSIGN 0x5589110ce1c0 <e22374> {e60} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: OR 0x5589110ce280 <e22372> {e60} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5589110ce340 <e22370> {e60} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x5589110ce480 <e22371> {e60} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110ce5c0 <e22373> {e60} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110ce700 <e4197> {e61}
    1:2:2:2:1: CONST 0x5589110ce7c0 <e22375> {e61} @dt=0x558910d17630@(G/w6)  6'h26
    1:2:2:2:2: ASSIGN 0x5589110ce970 <e22380> {e61} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: XNOR 0x5589110cea30 <e22378> {e61} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x5589110ceaf0 <e22376> {e61} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x5589110cec30 <e22377> {e61} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110ced70 <e22379> {e61} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110ceeb0 <e4216> {e62}
    1:2:2:2:1: CONST 0x5589110cef70 <e22381> {e62} @dt=0x558910d17630@(G/w6)  6'h27
    1:2:2:2:2: ASSIGN 0x5589110cf120 <e22387> {e62} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: NOT 0x5589110cf1e0 <e22385> {e62} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: OR 0x5589110cf2a0 <e22384> {e62} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x5589110cf360 <e22382> {e62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x5589110cf4a0 <e22383> {e62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110cf5e0 <e22386> {e62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110cf720 <e4310> {e63}
    1:2:2:2:1: CONST 0x5589110cf7e0 <e22388> {e63} @dt=0x558910d17630@(G/w6)  6'h2a
    1:2:2:2:2: ASSIGN 0x5589110cf990 <e22421> {e63} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: COND 0x5589110cfa50 <e22419> {e63} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: LTS 0x5589110cfb10 <e22391> {e63} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x5589110cfbd0 <e22389> {e63} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x5589110cfd10 <e22390> {e63} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x5589110cfe50 <e24349> {e63} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x5589110d0000 <e24361> {e63} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x5589110d01b0 <e22420> {e63} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110d02f0 <e4401> {e64}
    1:2:2:2:1: CONST 0x5589110d03b0 <e22422> {e64} @dt=0x558910d17630@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x5589110d0560 <e22455> {e64} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: COND 0x5589110d0620 <e22453> {e64} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1:1: LT 0x5589110d06e0 <e22425> {e64} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x5589110d07a0 <e22423> {e64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x5589110d08e0 <e22424> {e64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x5589110d0a20 <e24397> {e64} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x5589110d0bd0 <e24409> {e64} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x5589110d0d80 <e22454> {e64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110d0ec0 <e4414> {e65}
    1:2:2:2:1: CONST 0x5589110d0f80 <e22456> {e65} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:2:2: ASSIGN 0x5589110d1130 <e22459> {e65} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: VARREF 0x5589110d11f0 <e22457> {e65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x5589110d1330 <e22458> {e65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x5589110d1470 <e4440> {e66}
    1:2:2:2:2: ASSIGN 0x5589110d1530 <e22473> {e66} @dt=0x558910d08010@(G/w32)
    1:2:2:2:2:1: CONST 0x5589110d15f0 <e25950> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x5589110d17a0 <e22472> {e66} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x5589110d18e0 <e22487> {e68} @dt=0x558910d08010@(G/w32)
    1:2:2:1: SEL 0x5589110d19a0 <e22485> {e68} @dt=0x558910d08010@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x5589110d1a70 <e22474> {e68} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x5589110d1bc0 <e19947> {e68} @dt=0x558910f75510@(G/sw6)  6'h20
    1:2:2:1:3: CONST 0x5589110d1d70 <e22484> {e68} @dt=0x558910d08010@(G/w32)  32'h20
    1:2:2:2: VARREF 0x5589110d1f20 <e22486> {e68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [LV] => VAR 0x55891105bd60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2: ASSIGN 0x5589110d2060 <e22501> {e69} @dt=0x558910d08010@(G/w32)
    1:2:2:1: SEL 0x5589110d2120 <e22499> {e69} @dt=0x558910d08010@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x5589110d21f0 <e22488> {e69} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x5589110d2340 <e19994> {e69} @dt=0x558910f75510@(G/sw6)  6'h0
    1:2:2:1:3: CONST 0x5589110d24f0 <e22498> {e69} @dt=0x558910d08010@(G/w32)  32'h20
    1:2:2:2: VARREF 0x5589110d26a0 <e22500> {e69} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [LV] => VAR 0x55891105bee0 <e21709> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: ASSIGNALIAS 0x5589110d27e0 <e27647#> {r3} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d28a0 <e27644#> {r3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x5589110d29c0 <e27645#> {r3} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__clk [LV] => VAR 0x5589110d6fc0 <e27838#> {r3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x5589110d2ae0 <e27656#> {r4} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d2ba0 <e27653#> {r4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset [RV] <- VAR 0x558911053190 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset PORT
    1:2:2: VARREF 0x5589110d2cc0 <e27654#> {r4} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__reset [LV] => VAR 0x5589110d7170 <e23697> {r4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x5589110d2de0 <e27665#> {r7} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d2ea0 <e27662#> {r7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2: VARREF 0x5589110d2fe0 <e27663#> {r7} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__register_write_execute [LV] => VAR 0x5589110d7320 <e23698> {r7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x5589110d3120 <e27674#> {r8} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d31e0 <e27671#> {r8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x5589110d3330 <e27672#> {r8} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__memory_to_register_execute [LV] => VAR 0x5589110d7500 <e23699> {r8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x5589110d3480 <e27683#> {r9} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d3540 <e27680#> {r9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55891105a9e0 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x5589110d3680 <e27681#> {r9} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__memory_write_execute [LV] => VAR 0x5589110d7700 <e23700> {r9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x5589110d37c0 <e27692#> {r10} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d3880 <e27689#> {r10} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55891105afe0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2: VARREF 0x5589110d39d0 <e27690#> {r10} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__hi_lo_register_write_execute [LV] => VAR 0x5589110d78e0 <e23701> {r10} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_execute PORT
    1:2: ASSIGNALIAS 0x5589110d3b20 <e27701#> {r11} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d3be0 <e27698#> {r11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55891105b2e0 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2: VARREF 0x5589110d3d40 <e27699#> {r11} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x5589110d7ae0 <e23702> {r11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: ASSIGNALIAS 0x5589110d3ea0 <e27710#> {r13} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d3f60 <e27707#> {r13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2: VARREF 0x5589110d40a0 <e27708#> {r13} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__register_write_memory [LV] => VAR 0x5589110d7cf0 <e23703> {r13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x5589110d41e0 <e27719#> {r14} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d42a0 <e27716#> {r14} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x5589110d43f0 <e27717#> {r14} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__memory_to_register_memory [LV] => VAR 0x5589110d7ed0 <e23704> {r14} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x5589110d4540 <e27728#> {r15} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d4600 <e27725#> {r15} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55891105cae0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2: VARREF 0x5589110d4740 <e27726#> {r15} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__memory_write_memory [LV] => VAR 0x5589110d80c0 <e23705> {r15} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: ASSIGNALIAS 0x5589110d4880 <e27737#> {r16} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d4940 <e27734#> {r16} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2: VARREF 0x5589110d4a90 <e27735#> {r16} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__hi_lo_register_write_memory [LV] => VAR 0x5589110d82a0 <e23706> {r16} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_memory PORT
    1:2: ASSIGNALIAS 0x5589110d4be0 <e27746#> {r17} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110d4ca0 <e27743#> {r17} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2: VARREF 0x5589110d4df0 <e27744#> {r17} @dt=0x558910ce6310@(G/w1)  execute_memory_register__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x5589110d84a0 <e23707> {r17} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_memory PORT
    1:2: ASSIGNALIAS 0x5589110d4f40 <e27755#> {r20} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110d5000 <e27752#> {r20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x5589110d5140 <e27753#> {r20} @dt=0x558910d08010@(G/w32)  execute_memory_register__DOT__ALU_output_execute [LV] => VAR 0x5589110d86a0 <e23708> {r20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: ASSIGNALIAS 0x5589110d5280 <e27764#> {r21} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110d5340 <e27761#> {r21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55891105bd60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x5589110d5480 <e27762#> {r21} @dt=0x558910d08010@(G/w32)  execute_memory_register__DOT__ALU_HI_output_execute [LV] => VAR 0x5589110d8880 <e23709> {r21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: ASSIGNALIAS 0x5589110d55c0 <e27773#> {r22} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110d5680 <e27770#> {r22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55891105bee0 <e21709> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x5589110d57c0 <e27771#> {r22} @dt=0x558910d08010@(G/w32)  execute_memory_register__DOT__ALU_LO_output_execute [LV] => VAR 0x5589110d8a60 <e23710> {r22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: ASSIGNALIAS 0x5589110d5900 <e27782#> {r23} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110d59c0 <e27779#> {r23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x5589110d5b00 <e27780#> {r23} @dt=0x558910d08010@(G/w32)  execute_memory_register__DOT__write_data_execute [LV] => VAR 0x5589110d8c40 <e23711> {r23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: ASSIGNALIAS 0x5589110d5c40 <e27791#> {r24} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110d5d00 <e27788#> {r24} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2: VARREF 0x5589110d5e40 <e27789#> {r24} @dt=0x558910d1e190@(G/w5)  execute_memory_register__DOT__write_register_execute [LV] => VAR 0x5589110d8e20 <e23712> {r24} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x5589110d5f80 <e27800#> {r26} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110d6040 <e27797#> {r26} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x5589110d6180 <e27798#> {r26} @dt=0x558910d08010@(G/w32)  execute_memory_register__DOT__ALU_output_memory [LV] => VAR 0x5589110d9000 <e23713> {r26} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x5589110d62c0 <e27809#> {r27} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110d6380 <e27806#> {r27} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x5589110d64c0 <e27807#> {r27} @dt=0x558910d08010@(G/w32)  execute_memory_register__DOT__ALU_HI_output_memory [LV] => VAR 0x5589110d91e0 <e23714> {r27} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x5589110d6600 <e27818#> {r28} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110d66c0 <e27815#> {r28} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x5589110d6800 <e27816#> {r28} @dt=0x558910d08010@(G/w32)  execute_memory_register__DOT__ALU_LO_output_memory [LV] => VAR 0x5589110d93c0 <e23715> {r28} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x5589110d6940 <e27827#> {r29} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110d6a00 <e27824#> {r29} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55891105d560 <e21724> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2: VARREF 0x5589110d6b40 <e27825#> {r29} @dt=0x558910d08010@(G/w32)  execute_memory_register__DOT__write_data_memory [LV] => VAR 0x5589110d95a0 <e23716> {r29} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: ASSIGNALIAS 0x5589110d6c80 <e27836#> {r30} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110d6d40 <e27833#> {r30} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2: VARREF 0x5589110d6e80 <e27834#> {r30} @dt=0x558910d1e190@(G/w5)  execute_memory_register__DOT__write_register_memory [LV] => VAR 0x5589110d9780 <e23717> {r30} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: VAR 0x5589110d6fc0 <e27838#> {r3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__clk PORT
    1:2: VAR 0x5589110d7170 <e23697> {r4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__reset PORT
    1:2: VAR 0x5589110d7320 <e23698> {r7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: VAR 0x5589110d7500 <e23699> {r8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x5589110d7700 <e23700> {r9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: VAR 0x5589110d78e0 <e23701> {r10} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_execute PORT
    1:2: VAR 0x5589110d7ae0 <e23702> {r11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: VAR 0x5589110d7cf0 <e23703> {r13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: VAR 0x5589110d7ed0 <e23704> {r14} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x5589110d80c0 <e23705> {r15} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: VAR 0x5589110d82a0 <e23706> {r16} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_memory PORT
    1:2: VAR 0x5589110d84a0 <e23707> {r17} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_memory PORT
    1:2: VAR 0x5589110d86a0 <e23708> {r20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: VAR 0x5589110d8880 <e23709> {r21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: VAR 0x5589110d8a60 <e23710> {r22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: VAR 0x5589110d8c40 <e23711> {r23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: VAR 0x5589110d8e20 <e23712> {r24} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: VAR 0x5589110d9000 <e23713> {r26} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x5589110d91e0 <e23714> {r27} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x5589110d93c0 <e23715> {r28} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x5589110d95a0 <e23716> {r29} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: VAR 0x5589110d9780 <e23717> {r30} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: ALWAYS 0x5589110d9960 <e9855> {r34} [always_ff]
    1:2:1: SENTREE 0x5589110d9a20 <e9679> {r34}
    1:2:1:1: SENITEM 0x5589110d9ae0 <e9673> {r34} [POS]
    1:2:1:1:1: VARREF 0x5589110d9ba0 <e23718> {r34} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x5589110d9cc0 <e9678> {r34} [POS]
    1:2:1:1:1: VARREF 0x5589110d9d80 <e23719> {r34} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x5589110d9ea0 <e25417> {r35}
    1:2:2:1: VARREF 0x5589110d9f70 <e23720> {r35} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x5589110da090 <e25411> {r36} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110da150 <e23721> {r36} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110da300 <e23722> {r36} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory [LV] => VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x5589110da440 <e23726> {r37} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110da500 <e23724> {r37} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110da6b0 <e23725> {r37} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory [LV] => VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2: ASSIGNDLY 0x5589110da800 <e23729> {r38} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110da8c0 <e23727> {r38} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110daa70 <e23728> {r38} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory [LV] => VAR 0x55891105cae0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x5589110dabb0 <e23732> {r39} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110dac70 <e23730> {r39} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110dae20 <e23731> {r39} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [LV] => VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x5589110daf70 <e23735> {r40} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: CONST 0x5589110db030 <e23733> {r40} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x5589110db1e0 <e23734> {r40} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2:2: ASSIGNDLY 0x5589110db330 <e23747> {r41} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: CONST 0x5589110db3f0 <e23745> {r41} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x5589110db5a0 <e23746> {r41} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [LV] => VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x5589110db6e0 <e23759> {r42} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: CONST 0x5589110db7a0 <e23757> {r42} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x5589110db950 <e23758> {r42} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [LV] => VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x5589110dba90 <e23771> {r43} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: CONST 0x5589110dbb50 <e23769> {r43} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x5589110dbd00 <e23770> {r43} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [LV] => VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x5589110dbe40 <e23783> {r44} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: CONST 0x5589110dbf00 <e23781> {r44} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x5589110dc0b0 <e23782> {r44} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory [LV] => VAR 0x55891105d560 <e21724> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2:2: ASSIGNDLY 0x5589110dc1f0 <e23786> {r45} @dt=0x558910d1e190@(G/w5)
    1:2:2:2:1: CONST 0x5589110dc2b0 <e23784> {r45} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x5589110dc460 <e23785> {r45} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [LV] => VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:3: ASSIGNDLY 0x5589110dc5a0 <e25414> {r48} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110dc660 <e23787> {r48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:3:2: VARREF 0x5589110dc7a0 <e23788> {r48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory [LV] => VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x5589110dc8e0 <e23792> {r49} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110dc9a0 <e23790> {r49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:3:2: VARREF 0x5589110dcaf0 <e23791> {r49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory [LV] => VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:3: ASSIGNDLY 0x5589110dcc40 <e23795> {r50} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110dcd00 <e23793> {r50} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55891105a9e0 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:3:2: VARREF 0x5589110dce40 <e23794> {r50} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory [LV] => VAR 0x55891105cae0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x5589110dcf80 <e23798> {r51} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110dd040 <e23796> {r51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55891105afe0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:3:2: VARREF 0x5589110dd190 <e23797> {r51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [LV] => VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x5589110dd2e0 <e23801> {r52} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110dd3a0 <e23799> {r52} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55891105b2e0 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:3:2: VARREF 0x5589110dd500 <e23800> {r52} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2:3: ASSIGNDLY 0x5589110dd650 <e23804> {r54} @dt=0x558910d08010@(G/w32)
    1:2:2:3:1: VARREF 0x5589110dd710 <e23802> {r54} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:3:2: VARREF 0x5589110dd850 <e23803> {r54} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [LV] => VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x5589110dd990 <e23807> {r55} @dt=0x558910d08010@(G/w32)
    1:2:2:3:1: VARREF 0x5589110dda50 <e23805> {r55} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55891105bd60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2:3:2: VARREF 0x5589110ddb90 <e23806> {r55} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [LV] => VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x5589110ddcd0 <e23810> {r56} @dt=0x558910d08010@(G/w32)
    1:2:2:3:1: VARREF 0x5589110ddd90 <e23808> {r56} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55891105bee0 <e21709> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2:3:2: VARREF 0x5589110dded0 <e23809> {r56} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [LV] => VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x5589110de010 <e23813> {r57} @dt=0x558910d08010@(G/w32)
    1:2:2:3:1: VARREF 0x5589110de0d0 <e23811> {r57} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:3:2: VARREF 0x5589110de210 <e23812> {r57} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory [LV] => VAR 0x55891105d560 <e21724> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2:3: ASSIGNDLY 0x5589110de350 <e23816> {r58} @dt=0x558910d1e190@(G/w5)
    1:2:2:3:1: VARREF 0x5589110de410 <e23814> {r58} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:3:2: VARREF 0x5589110de550 <e23815> {r58} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [LV] => VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2: ASSIGNALIAS 0x5589110de690 <e27852#> {t3} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110de750 <e27849#> {t3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x5589110de870 <e27850#> {t3} @dt=0x558910ce6310@(G/w1)  memory_writeback_register__DOT__clk [LV] => VAR 0x5589110e2830 <e28025#> {t3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x5589110de990 <e27861#> {t4} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110dea50 <e27858#> {t4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset [RV] <- VAR 0x558911053190 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__reset PORT
    1:2:2: VARREF 0x5589110deb70 <e27859#> {t4} @dt=0x558910ce6310@(G/w1)  memory_writeback_register__DOT__reset [LV] => VAR 0x5589110e29e0 <e23890> {t4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x5589110dec90 <e27870#> {t6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110ded50 <e27867#> {t6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2: VARREF 0x5589110dee90 <e27868#> {t6} @dt=0x558910ce6310@(G/w1)  memory_writeback_register__DOT__register_write_memory [LV] => VAR 0x5589110e2b90 <e23891> {t6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x5589110defd0 <e27879#> {t7} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110df090 <e27876#> {t7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x5589110df1e0 <e27877#> {t7} @dt=0x558910ce6310@(G/w1)  memory_writeback_register__DOT__memory_to_register_memory [LV] => VAR 0x5589110e2d70 <e23892> {t7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x5589110df330 <e27888#> {t8} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110df3f0 <e27885#> {t8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2: VARREF 0x5589110df540 <e27886#> {t8} @dt=0x558910ce6310@(G/w1)  memory_writeback_register__DOT__hi_lo_register_write_memory [LV] => VAR 0x5589110e2f70 <e23893> {t8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_memory PORT
    1:2: ASSIGNALIAS 0x5589110df690 <e27897#> {t9} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110df750 <e27894#> {t9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2: VARREF 0x5589110df8a0 <e27895#> {t9} @dt=0x558910ce6310@(G/w1)  memory_writeback_register__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x5589110e3170 <e23894> {t9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__program_counter_multiplexer_jump_memory PORT
    1:2: ASSIGNALIAS 0x5589110df9f0 <e27906#> {t11} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110dfab0 <e27903#> {t11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x5589110dfc00 <e27904#> {t11} @dt=0x558910ce6310@(G/w1)  memory_writeback_register__DOT__register_write_writeback [LV] => VAR 0x5589110e3370 <e23895> {t11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x5589110dfd50 <e27915#> {t12} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110dfe10 <e27912#> {t12} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x5589110dff60 <e27913#> {t12} @dt=0x558910ce6310@(G/w1)  memory_writeback_register__DOT__memory_to_register_writeback [LV] => VAR 0x5589110e3570 <e23896> {t12} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: ASSIGNALIAS 0x5589110e00b0 <e27924#> {t13} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110e0170 <e27921#> {t13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2: VARREF 0x5589110e02c0 <e27922#> {t13} @dt=0x558910ce6310@(G/w1)  memory_writeback_register__DOT__hi_lo_register_write_writeback [LV] => VAR 0x5589110e3770 <e23897> {t13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x5589110e0410 <e27933#> {t14} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110e04d0 <e27930#> {t14} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:2: VARREF 0x5589110e0630 <e27931#> {t14} @dt=0x558910ce6310@(G/w1)  memory_writeback_register__DOT__program_counter_multiplexer_jump_writeback [LV] => VAR 0x5589110e3970 <e23898> {t14} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__program_counter_multiplexer_jump_writeback PORT
    1:2: ASSIGNALIAS 0x5589110e0790 <e27942#> {t17} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110e0850 <e27939#> {t17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x5589110e0990 <e27940#> {t17} @dt=0x558910d08010@(G/w32)  memory_writeback_register__DOT__ALU_output_memory [LV] => VAR 0x5589110e3b90 <e23899> {t17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x5589110e0ad0 <e27951#> {t18} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110e0b90 <e27948#> {t18} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2: VARREF 0x5589110e0cd0 <e27949#> {t18} @dt=0x558910d1e190@(G/w5)  memory_writeback_register__DOT__write_register_memory [LV] => VAR 0x5589110e3d70 <e23900> {t18} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x5589110e0e10 <e27960#> {t19} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110e0ed0 <e27957#> {t19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x5589110e1010 <e27958#> {t19} @dt=0x558910d08010@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_memory [LV] => VAR 0x5589110e3f50 <e23901> {t19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x5589110e1150 <e27969#> {t20} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110e1210 <e27966#> {t20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x5589110e1350 <e27967#> {t20} @dt=0x558910d08010@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_memory [LV] => VAR 0x5589110e4130 <e23902> {t20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x5589110e1490 <e27978#> {t21} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110e1550 <e27975#> {t21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_memory [RV] <- VAR 0x55891105d3e0 <e21723> {c119} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2:2: VARREF 0x5589110e1690 <e27976#> {t21} @dt=0x558910d08010@(G/w32)  memory_writeback_register__DOT__read_data_memory [LV] => VAR 0x5589110e4310 <e23903> {t21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_memory PORT
    1:2: ASSIGNALIAS 0x5589110e17d0 <e27987#> {t23} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110e1890 <e27984#> {t23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x5589110e19d0 <e27985#> {t23} @dt=0x558910d08010@(G/w32)  memory_writeback_register__DOT__ALU_output_writeback [LV] => VAR 0x5589110e44f0 <e23904> {t23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: ASSIGNALIAS 0x5589110e1b10 <e27996#> {t24} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110e1bd0 <e27993#> {t24} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x5589110e1d20 <e27994#> {t24} @dt=0x558910d1e190@(G/w5)  memory_writeback_register__DOT__write_register_writeback [LV] => VAR 0x5589110e46d0 <e23905> {t24} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x5589110e1e70 <e28005#> {t25} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110e1f30 <e28002#> {t25} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x5589110e2070 <e28003#> {t25} @dt=0x558910d08010@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_writeback [LV] => VAR 0x5589110e48d0 <e23906> {t25} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: ASSIGNALIAS 0x5589110e21b0 <e28014#> {t26} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110e2270 <e28011#> {t26} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x5589110e23b0 <e28012#> {t26} @dt=0x558910d08010@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_writeback [LV] => VAR 0x5589110e4ab0 <e23907> {t26} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: ASSIGNALIAS 0x5589110e24f0 <e28023#> {t27} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110e25b0 <e28020#> {t27} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2: VARREF 0x5589110e26f0 <e28021#> {t27} @dt=0x558910d08010@(G/w32)  memory_writeback_register__DOT__read_data_writeback [LV] => VAR 0x5589110e4c90 <e23908> {t27} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_writeback PORT
    1:2: VAR 0x5589110e2830 <e28025#> {t3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__clk PORT
    1:2: VAR 0x5589110e29e0 <e23890> {t4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__reset PORT
    1:2: VAR 0x5589110e2b90 <e23891> {t6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: VAR 0x5589110e2d70 <e23892> {t7} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x5589110e2f70 <e23893> {t8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_memory PORT
    1:2: VAR 0x5589110e3170 <e23894> {t9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__program_counter_multiplexer_jump_memory PORT
    1:2: VAR 0x5589110e3370 <e23895> {t11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: VAR 0x5589110e3570 <e23896> {t12} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: VAR 0x5589110e3770 <e23897> {t13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_writeback PORT
    1:2: VAR 0x5589110e3970 <e23898> {t14} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__program_counter_multiplexer_jump_writeback PORT
    1:2: VAR 0x5589110e3b90 <e23899> {t17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x5589110e3d70 <e23900> {t18} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: VAR 0x5589110e3f50 <e23901> {t19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x5589110e4130 <e23902> {t20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x5589110e4310 <e23903> {t21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_memory PORT
    1:2: VAR 0x5589110e44f0 <e23904> {t23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: VAR 0x5589110e46d0 <e23905> {t24} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: VAR 0x5589110e48d0 <e23906> {t25} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: VAR 0x5589110e4ab0 <e23907> {t26} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: VAR 0x5589110e4c90 <e23908> {t27} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_writeback PORT
    1:2: ALWAYS 0x5589110e4e70 <e10605> {t30} [always_ff]
    1:2:1: SENTREE 0x5589110e4f30 <e10491> {t30}
    1:2:1:1: SENITEM 0x5589110e4ff0 <e10485> {t30} [POS]
    1:2:1:1:1: VARREF 0x5589110e50b0 <e23909> {t30} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x5589110e51d0 <e10490> {t30} [POS]
    1:2:1:1:1: VARREF 0x5589110e5290 <e23910> {t30} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x5589110e53b0 <e25441> {t31}
    1:2:2:1: VARREF 0x5589110e5480 <e23911> {t31} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x5589110e55a0 <e25435> {t32} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: VARREF 0x5589110e5660 <e23912> {t32} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2:2: VARREF 0x5589110e57a0 <e23913> {t32} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback [LV] => VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x5589110e58f0 <e23917> {t33} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: VARREF 0x5589110e59b0 <e23915> {t33} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2:2: VARREF 0x5589110e5b00 <e23916> {t33} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [LV] => VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2:2: ASSIGNDLY 0x5589110e5c50 <e23920> {t34} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: VARREF 0x5589110e5d10 <e23918> {t34} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:2:2: VARREF 0x5589110e5e60 <e23919> {t34} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [LV] => VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x5589110e5fb0 <e23923> {t35} @dt=0x558910ce6310@(G/w1)
    1:2:2:2:1: VARREF 0x5589110e6070 <e23921> {t35} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2:2:2: VARREF 0x5589110e61c0 <e23922> {t35} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [LV] => VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:2:2: ASSIGNDLY 0x5589110e6320 <e23926> {t37} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: VARREF 0x5589110e63e0 <e23924> {t37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:2: VARREF 0x5589110e6520 <e23925> {t37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback [LV] => VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x5589110e6660 <e23929> {t38} @dt=0x558910d1e190@(G/w5)
    1:2:2:2:1: VARREF 0x5589110e6720 <e23927> {t38} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2:2: VARREF 0x5589110e6860 <e23928> {t38} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback [LV] => VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:2: ASSIGNDLY 0x5589110e69b0 <e23932> {t39} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: VARREF 0x5589110e6a70 <e23930> {t39} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:2:2: VARREF 0x5589110e6bb0 <e23931> {t39} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [LV] => VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x5589110e6cf0 <e23935> {t40} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: VARREF 0x5589110e6db0 <e23933> {t40} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:2:2: VARREF 0x5589110e6ef0 <e23934> {t40} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [LV] => VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x5589110e7030 <e23938> {t41} @dt=0x558910d08010@(G/w32)
    1:2:2:2:1: VARREF 0x5589110e70f0 <e23936> {t41} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_memory [RV] <- VAR 0x55891105d3e0 <e21723> {c119} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2:2:2:2: VARREF 0x5589110e7230 <e23937> {t41} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback [LV] => VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2:3: ASSIGNDLY 0x5589110e7370 <e25438> {t44} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110e7430 <e23939> {t44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:3:2: VARREF 0x5589110e7570 <e23940> {t44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback [LV] => VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:3: ASSIGNDLY 0x5589110e76c0 <e23944> {t45} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110e7780 <e23942> {t45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:3:2: VARREF 0x5589110e78d0 <e23943> {t45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [LV] => VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2:3: ASSIGNDLY 0x5589110e7a20 <e23947> {t46} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110e7ae0 <e23945> {t46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:3:2: VARREF 0x5589110e7c30 <e23946> {t46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [LV] => VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:3: ASSIGNDLY 0x5589110e7d80 <e23950> {t47} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1: VARREF 0x5589110e7e40 <e23948> {t47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2:3:2: VARREF 0x5589110e7f90 <e23949> {t47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [LV] => VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:2:3: ASSIGNDLY 0x5589110e80f0 <e23953> {t49} @dt=0x558910d08010@(G/w32)
    1:2:2:3:1: VARREF 0x5589110e81b0 <e23951> {t49} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:3:2: VARREF 0x5589110e82f0 <e23952> {t49} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback [LV] => VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x5589110e8430 <e23956> {t50} @dt=0x558910d1e190@(G/w5)
    1:2:2:3:1: VARREF 0x5589110e84f0 <e23954> {t50} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:3:2: VARREF 0x5589110e8630 <e23955> {t50} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback [LV] => VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:3: ASSIGNDLY 0x5589110e8780 <e23959> {t51} @dt=0x558910d08010@(G/w32)
    1:2:2:3:1: VARREF 0x5589110e8840 <e23957> {t51} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:3:2: VARREF 0x5589110e8980 <e23958> {t51} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [LV] => VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x5589110e8ac0 <e23962> {t52} @dt=0x558910d08010@(G/w32)
    1:2:2:3:1: VARREF 0x5589110e8b80 <e23960> {t52} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:3:2: VARREF 0x5589110e8cc0 <e23961> {t52} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [LV] => VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x5589110e8e00 <e23965> {t53} @dt=0x558910d08010@(G/w32)
    1:2:2:3:1: VARREF 0x5589110e8ec0 <e23963> {t53} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_memory [RV] <- VAR 0x55891105d3e0 <e21723> {c119} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2:2:3:2: VARREF 0x5589110e9000 <e23964> {t53} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback [LV] => VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2: ASSIGNALIAS 0x5589110e9140 <e28039#> {k6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110e9200 <e28036#> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x5589110e9350 <e28037#> {k6} @dt=0x558910ce6310@(G/w1)  writeback_mux__DOT__control [LV] => VAR 0x5589110ea130 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__writeback_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x5589110e9470 <e28048#> {k7} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110e9530 <e28045#> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x5589110e9670 <e28046#> {k7} @dt=0x558910d08010@(G/w32)  writeback_mux__DOT__input_0 [LV] => VAR 0x5589110ea2e0 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x5589110e9790 <e28057#> {k8} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110e9850 <e28054#> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2: VARREF 0x5589110e9990 <e28055#> {k8} @dt=0x558910d08010@(G/w32)  writeback_mux__DOT__input_1 [LV] => VAR 0x5589110ea490 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x5589110e9ab0 <e28066#> {k10} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x5589110e9b70 <e28063#> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x5589110e9cb0 <e28064#> {k10} @dt=0x558910d08010@(G/w32)  writeback_mux__DOT__resolved [LV] => VAR 0x5589110ea640 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__resolved PORT
    1:2: VAR 0x5589110e9dd0 <e28068#> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__writeback_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x5589110e9f80 <e23252> {c189} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2: VAR 0x5589110ea130 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__writeback_mux__DOT__control PORT
    1:2: VAR 0x5589110ea2e0 <e23255> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_0 PORT
    1:2: VAR 0x5589110ea490 <e23256> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_1 PORT
    1:2: VAR 0x5589110ea640 <e23257> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x5589110ea7f0 <e23263> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x5589110ea8b0 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x5589110ea970 <e23258> {k13} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:1:2: VARREF 0x5589110eaac0 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:1:3: VARREF 0x5589110eac00 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x5589110ead40 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [LV] => VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2: ASSIGNALIAS 0x5589110eae80 <e28082#> {i2} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110eaf40 <e28079#> {i2} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2: VARREF 0x5589110eb060 <e28080#> {i2} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__branch_decode [LV] => VAR 0x5589110ef200 <e28264#> {i2} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: ASSIGNALIAS 0x5589110eb180 <e28091#> {i3} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110eb240 <e28088#> {i3} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x558911056e40 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2: VARREF 0x5589110eb360 <e28089#> {i3} @dt=0x558910d1e190@(G/w5)  hazard_unit__DOT__Rs_decode [LV] => VAR 0x5589110ef3b0 <e22993> {i3} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x5589110eb480 <e28100#> {i4} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110eb540 <e28097#> {i4} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2: VARREF 0x5589110eb660 <e28098#> {i4} @dt=0x558910d1e190@(G/w5)  hazard_unit__DOT__Rt_decode [LV] => VAR 0x5589110ef560 <e22994> {i4} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x5589110eb780 <e28109#> {i5} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110eb840 <e28106#> {i5} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2: VARREF 0x5589110eb960 <e28107#> {i5} @dt=0x558910d1e190@(G/w5)  hazard_unit__DOT__Rs_execute [LV] => VAR 0x5589110ef710 <e22995> {i5} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x5589110eba80 <e28118#> {i6} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110ebb40 <e28115#> {i6} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x5589110ebc60 <e28116#> {i6} @dt=0x558910d1e190@(G/w5)  hazard_unit__DOT__Rt_execute [LV] => VAR 0x5589110ef8c0 <e22996> {i6} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x5589110ebd80 <e28127#> {i7} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110ebe40 <e28124#> {i7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2: VARREF 0x5589110ebf80 <e28125#> {i7} @dt=0x558910d1e190@(G/w5)  hazard_unit__DOT__write_register_execute [LV] => VAR 0x5589110efa70 <e22997> {i7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x5589110ec0c0 <e28136#> {i8} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110ec180 <e28133#> {i8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x5589110ec2d0 <e28134#> {i8} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__memory_to_register_execute [LV] => VAR 0x5589110efc50 <e22998> {i8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x5589110ec420 <e28145#> {i9} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110ec4e0 <e28142#> {i9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2: VARREF 0x5589110ec620 <e28143#> {i9} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__register_write_execute [LV] => VAR 0x5589110efe40 <e22999> {i9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x5589110ec760 <e28154#> {i10} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110ec820 <e28151#> {i10} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2: VARREF 0x5589110ec960 <e28152#> {i10} @dt=0x558910d1e190@(G/w5)  hazard_unit__DOT__write_register_memory [LV] => VAR 0x5589110f0020 <e23000> {i10} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x5589110ecaa0 <e28163#> {i11} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110ecb60 <e28160#> {i11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x5589110eccb0 <e28161#> {i11} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__memory_to_register_memory [LV] => VAR 0x5589110f01f0 <e23001> {i11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x5589110ece00 <e28172#> {i12} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110ecec0 <e28169#> {i12} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2: VARREF 0x5589110ed000 <e28170#> {i12} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__register_write_memory [LV] => VAR 0x5589110f03e0 <e23002> {i12} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x5589110ed140 <e28181#> {i13} @dt=0x558910d1e190@(G/w5)
    1:2:1: VARREF 0x5589110ed200 <e28178#> {i13} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x5589110ed350 <e28179#> {i13} @dt=0x558910d1e190@(G/w5)  hazard_unit__DOT__write_register_writeback [LV] => VAR 0x5589110f05b0 <e23003> {i13} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x5589110ed4a0 <e28190#> {i14} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110ed560 <e28187#> {i14} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x5589110ed6b0 <e28188#> {i14} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__register_write_writeback [LV] => VAR 0x5589110f07a0 <e23004> {i14} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x5589110ed800 <e28199#> {i15} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110ed8c0 <e28196#> {i15} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:2: VARREF 0x5589110eda20 <e28197#> {i15} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__program_counter_multiplexer_jump_writeback [LV] => VAR 0x5589110f0990 <e23005> {i15} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__program_counter_multiplexer_jump_writeback PORT
    1:2: ASSIGNALIAS 0x5589110edb80 <e28208#> {i17} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110edc40 <e28205#> {i17} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55891105e5e0 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2: VARREF 0x5589110edd60 <e28206#> {i17} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__stall_fetch [LV] => VAR 0x5589110f0ba0 <e23006> {i17} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: ASSIGNALIAS 0x5589110ede80 <e28217#> {i18} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110edf40 <e28214#> {i18} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2: VARREF 0x5589110ee060 <e28215#> {i18} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__stall_decode [LV] => VAR 0x5589110f0d50 <e23007> {i18} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: ASSIGNALIAS 0x5589110ee180 <e28226#> {i19} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110ee240 <e28223#> {i19} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_A_decode [RV] <- VAR 0x55891105e8e0 <e21737> {c139} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:2: VARREF 0x5589110ee380 <e28224#> {i19} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__forward_register_file_output_1_decode [LV] => VAR 0x5589110f0f00 <e23008> {i19} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_decode PORT
    1:2: ASSIGNALIAS 0x5589110ee4d0 <e28235#> {i20} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110ee590 <e28232#> {i20} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_B_decode [RV] <- VAR 0x55891105ea60 <e21738> {c140} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:2: VARREF 0x5589110ee6d0 <e28233#> {i20} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__forward_register_file_output_2_decode [LV] => VAR 0x5589110f10f0 <e23009> {i20} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_decode PORT
    1:2: ASSIGNALIAS 0x5589110ee820 <e28244#> {i21} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110ee8e0 <e28241#> {i21} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x5589110eea20 <e28242#> {i21} @dt=0x558910ce6310@(G/w1)  hazard_unit__DOT__flush_execute_register [LV] => VAR 0x5589110f12e0 <e23010> {i21} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: ASSIGNALIAS 0x5589110eeb60 <e28253#> {i22} @dt=0x558910d514f0@(G/w2)
    1:2:1: VARREF 0x5589110eec20 <e28250#> {i22} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x5589110eed60 <e28251#> {i22} @dt=0x558910d514f0@(G/w2)  hazard_unit__DOT__forward_register_file_output_1_execute [LV] => VAR 0x5589110f14c0 <e23011> {i22} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_execute PORT
    1:2: ASSIGNALIAS 0x5589110eeeb0 <e28262#> {i23} @dt=0x558910d514f0@(G/w2)
    1:2:1: VARREF 0x5589110eef70 <e28259#> {i23} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x5589110ef0b0 <e28260#> {i23} @dt=0x558910d514f0@(G/w2)  hazard_unit__DOT__forward_register_file_output_2_execute [LV] => VAR 0x5589110f16c0 <e23012> {i23} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_execute PORT
    1:2: VAR 0x5589110ef200 <e28264#> {i2} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: VAR 0x5589110ef3b0 <e22993> {i3} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: VAR 0x5589110ef560 <e22994> {i4} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: VAR 0x5589110ef710 <e22995> {i5} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: VAR 0x5589110ef8c0 <e22996> {i6} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: VAR 0x5589110efa70 <e22997> {i7} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: VAR 0x5589110efc50 <e22998> {i8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: VAR 0x5589110efe40 <e22999> {i9} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: VAR 0x5589110f0020 <e23000> {i10} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: VAR 0x5589110f01f0 <e23001> {i11} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: VAR 0x5589110f03e0 <e23002> {i12} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: VAR 0x5589110f05b0 <e23003> {i13} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: VAR 0x5589110f07a0 <e23004> {i14} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: VAR 0x5589110f0990 <e23005> {i15} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__program_counter_multiplexer_jump_writeback PORT
    1:2: VAR 0x5589110f0ba0 <e23006> {i17} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: VAR 0x5589110f0d50 <e23007> {i18} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: VAR 0x5589110f0f00 <e23008> {i19} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_decode PORT
    1:2: VAR 0x5589110f10f0 <e23009> {i20} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_decode PORT
    1:2: VAR 0x5589110f12e0 <e23010> {i21} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: VAR 0x5589110f14c0 <e23011> {i22} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_execute PORT
    1:2: VAR 0x5589110f16c0 <e23012> {i23} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_execute PORT
    1:2: VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2: ALWAYS 0x5589110f1c20 <e7139> {i29} [always_comb]
    1:2:2: IF 0x5589110f1ce0 <e25378> {i31}
    1:2:2:1: AND 0x5589110f1db0 <e24685> {i31} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: AND 0x5589110f1e70 <e24681> {i31} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: NEQ 0x5589110f1f30 <e24671> {i31} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: CONST 0x5589110f1ff0 <e24665> {i31} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x5589110f21a0 <e24657> {i31} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:1:1:2: EQ 0x5589110f22c0 <e24672> {i31} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x5589110f2380 <e23028> {i31} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:1:1:2:2: VARREF 0x5589110f24a0 <e23029> {i31} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x5589110f25e0 <e24682> {i31} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: ASSIGN 0x5589110f2720 <e25360> {i32} @dt=0x558910d514f0@(G/w2)
    1:2:2:2:1: CONST 0x5589110f27e0 <e23034> {i32} @dt=0x558910d514f0@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x5589110f2990 <e23035> {i32} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:3: IF 0x5589110f2ad0 <e6857> {i33}
    1:2:2:3:1: AND 0x5589110f2ba0 <e24724> {i33} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1:1: AND 0x5589110f2c60 <e24720> {i33} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x5589110f2d20 <e24710> {i33} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x5589110f2de0 <e24704> {i33} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x5589110f2f90 <e24696> {i33} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:3:1:1:2: EQ 0x5589110f30b0 <e24711> {i33} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x5589110f3170 <e23050> {i33} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:3:1:1:2:2: VARREF 0x5589110f3290 <e23051> {i33} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:3:1:2: VARREF 0x5589110f33e0 <e24721> {i33} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:3:2: ASSIGN 0x5589110f3530 <e25363> {i34} @dt=0x558910d514f0@(G/w2)
    1:2:2:3:2:1: CONST 0x5589110f35f0 <e23056> {i34} @dt=0x558910d514f0@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x5589110f37a0 <e23057> {i34} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:3:3: ASSIGN 0x5589110f38e0 <e25366> {i36} @dt=0x558910d514f0@(G/w2)
    1:2:2:3:3:1: CONST 0x5589110f39a0 <e23059> {i36} @dt=0x558910d514f0@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x5589110f3b50 <e23060> {i36} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2: IF 0x5589110f3c90 <e6950> {i39}
    1:2:2:1: AND 0x5589110f3d60 <e24763> {i39} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: AND 0x5589110f3e20 <e24759> {i39} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: NEQ 0x5589110f3ee0 <e24749> {i39} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: CONST 0x5589110f3fa0 <e24743> {i39} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x5589110f4150 <e24735> {i39} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:1:2: EQ 0x5589110f4270 <e24750> {i39} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x5589110f4330 <e23075> {i39} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:1:2:2: VARREF 0x5589110f4450 <e23076> {i39} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x5589110f4590 <e24760> {i39} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: ASSIGN 0x5589110f46d0 <e25369> {i40} @dt=0x558910d514f0@(G/w2)
    1:2:2:2:1: CONST 0x5589110f4790 <e23081> {i40} @dt=0x558910d514f0@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x5589110f4940 <e23082> {i40} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:3: IF 0x5589110f4a80 <e6946> {i41}
    1:2:2:3:1: AND 0x5589110f4b50 <e24802> {i41} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1:1: AND 0x5589110f4c10 <e24798> {i41} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x5589110f4cd0 <e24788> {i41} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x5589110f4d90 <e24782> {i41} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x5589110f4f40 <e24774> {i41} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:3:1:1:2: EQ 0x5589110f5060 <e24789> {i41} @dt=0x558910ce6310@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x5589110f5120 <e23097> {i41} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:3:1:1:2:2: VARREF 0x5589110f5240 <e23098> {i41} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:3:1:2: VARREF 0x5589110f5390 <e24799> {i41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:3:2: ASSIGN 0x5589110f54e0 <e25372> {i42} @dt=0x558910d514f0@(G/w2)
    1:2:2:3:2:1: CONST 0x5589110f55a0 <e23103> {i42} @dt=0x558910d514f0@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x5589110f5750 <e23104> {i42} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:3:3: ASSIGN 0x5589110f5890 <e25375> {i44} @dt=0x558910d514f0@(G/w2)
    1:2:2:3:3:1: CONST 0x5589110f5950 <e23106> {i44} @dt=0x558910d514f0@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x5589110f5b00 <e23107> {i44} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2: ASSIGN 0x5589110f5c40 <e23119> {i49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1: AND 0x5589110f5d00 <e24822> {i49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: OR 0x5589110f5dc0 <e24818> {i49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: EQ 0x5589110f5e80 <e24808> {i49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x5589110f5f40 <e23109> {i49} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x558911056e40 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:1:2: VARREF 0x5589110f6060 <e23110> {i49} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:1:2: EQ 0x5589110f6180 <e24809> {i49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x5589110f6240 <e23112> {i49} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x5589110f6360 <e23113> {i49} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:2: VARREF 0x5589110f6480 <e24819> {i49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2: VARREF 0x5589110f65d0 <e23118> {i49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2: ASSIGN 0x5589110f6720 <e23140> {i54} @dt=0x558910ce6310@(G/w1)
    1:2:2:1: AND 0x5589110f67e0 <e24861> {i54} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: AND 0x5589110f68a0 <e24857> {i54} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: NEQ 0x5589110f6960 <e24847> {i54} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: CONST 0x5589110f6a20 <e24841> {i54} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x5589110f6bd0 <e24833> {i54} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x558911056e40 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:2: EQ 0x5589110f6cf0 <e24848> {i54} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x5589110f6db0 <e23133> {i54} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x558911056e40 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: VARREF 0x5589110f6ed0 <e23134> {i54} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x5589110f7010 <e24858> {i54} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x5589110f7150 <e23139> {i54} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_A_decode [LV] => VAR 0x55891105e8e0 <e21737> {c139} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:2: ASSIGN 0x5589110f7290 <e23161> {i55} @dt=0x558910ce6310@(G/w1)
    1:2:2:1: AND 0x5589110f7350 <e24900> {i55} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: AND 0x5589110f7410 <e24896> {i55} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: NEQ 0x5589110f74d0 <e24886> {i55} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: CONST 0x5589110f7590 <e24880> {i55} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x5589110f7740 <e24872> {i55} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:1:2: EQ 0x5589110f7860 <e24887> {i55} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x5589110f7920 <e23154> {i55} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x5589110f7a40 <e23155> {i55} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x5589110f7b80 <e24897> {i55} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x5589110f7cc0 <e23160> {i55} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_B_decode [LV] => VAR 0x55891105ea60 <e21738> {c140} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:2: ASSIGN 0x5589110f7e00 <e23186> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1: OR 0x5589110f7ec0 <e24970> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: AND 0x5589110f7f80 <e24966> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: AND 0x5589110f8040 <e24926> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x5589110f8100 <e24906> {i57} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:1:1:1:2: VARREF 0x5589110f8220 <e24907> {i57} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:1:1:2: OR 0x5589110f8360 <e24927> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:1: EQ 0x5589110f8420 <e24916> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x5589110f84e0 <e23165> {i57} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:1:1:2:1:2: VARREF 0x5589110f8620 <e23166> {i57} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x558911056e40 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: EQ 0x5589110f8740 <e24917> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:2:1: VARREF 0x5589110f8800 <e23168> {i57} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:1:1:2:2:2: VARREF 0x5589110f8940 <e23169> {i57} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:2: AND 0x5589110f8a60 <e24967> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1: AND 0x5589110f8b20 <e24956> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x5589110f8be0 <e24936> {i57} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:1:2:1:2: VARREF 0x5589110f8d00 <e24937> {i57} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:1:2:2: OR 0x5589110f8e50 <e24957> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1: EQ 0x5589110f8f10 <e24946> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x5589110f8fd0 <e23176> {i57} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2:2:1:2: VARREF 0x5589110f9110 <e23177> {i57} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x558911056e40 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:2:2:2: EQ 0x5589110f9230 <e24947> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:2:1: VARREF 0x5589110f92f0 <e23179> {i57} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2:2:2:2: VARREF 0x5589110f9430 <e23180> {i57} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x558911057ea0 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:2: VARREF 0x5589110f9550 <e23185> {i57} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2: ASSIGN 0x5589110f96a0 <e23191> {i60} @dt=0x558910ce6310@(G/w1)
    1:2:2:1: OR 0x5589110f9760 <e24980> {i60} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: VARREF 0x5589110f9820 <e24976> {i60} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:2: VARREF 0x5589110f9970 <e24977> {i60} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2: VARREF 0x5589110f9ac0 <e23190> {i60} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch [LV] => VAR 0x55891105e5e0 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2: ASSIGN 0x5589110f9be0 <e23196> {i61} @dt=0x558910ce6310@(G/w1)
    1:2:2:1: OR 0x5589110f9ca0 <e24990> {i61} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: VARREF 0x5589110f9d60 <e24986> {i61} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:2: VARREF 0x5589110f9eb0 <e24987> {i61} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2: VARREF 0x5589110fa000 <e23195> {i61} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode [LV] => VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2: ASSIGN 0x5589110fa120 <e23203> {i62} @dt=0x558910ce6310@(G/w1)
    1:2:2:1: OR 0x5589110fa1e0 <e25010> {i62} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: OR 0x5589110fa2a0 <e25006> {i62} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: VARREF 0x5589110fa360 <e24996> {i62} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:1:2: VARREF 0x5589110fa4b0 <e24997> {i62} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:1:2: VARREF 0x5589110fa600 <e25007> {i62} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:2:2: VARREF 0x5589110fa760 <e23202> {i62} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register [LV] => VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2: ASSIGNALIAS 0x5589110fa8a0 <e28278#> {p3} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110fa960 <e28275#> {p3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:2: VARREF 0x5589110faac0 <e28276#> {p3} @dt=0x558910ce6310@(G/w1)  or_gate__DOT__input_A [LV] => VAR 0x5589110fb240 <e28298#> {p3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__or_gate__DOT__input_A PORT
    1:2: ASSIGNALIAS 0x5589110fabe0 <e28287#> {p4} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110faca0 <e28284#> {p4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2: VARREF 0x5589110fadf0 <e28285#> {p4} @dt=0x558910ce6310@(G/w1)  or_gate__DOT__input_B [LV] => VAR 0x5589110fb3e0 <e23492> {p4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__or_gate__DOT__input_B PORT
    1:2: ASSIGNALIAS 0x5589110faf10 <e28296#> {p6} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x5589110fafd0 <e28293#> {p6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register [RV] <- VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    1:2:2: VARREF 0x5589110fb120 <e28294#> {p6} @dt=0x558910ce6310@(G/w1)  or_gate__DOT__output_C [LV] => VAR 0x5589110fb580 <e23493> {p6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__or_gate__DOT__output_C PORT
    1:2: VAR 0x5589110fb240 <e28298#> {p3} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__or_gate__DOT__input_A PORT
    1:2: VAR 0x5589110fb3e0 <e23492> {p4} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__or_gate__DOT__input_B PORT
    1:2: VAR 0x5589110fb580 <e23493> {p6} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__or_gate__DOT__output_C PORT
    1:2: ASSIGNW 0x5589110fb720 <e23498> {p8} @dt=0x558910ce6310@(G/w1)
    1:2:1: OR 0x5589110fb7e0 <e24562> {p8} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x5589110fb8a0 <e24558> {p8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:1:2: VARREF 0x5589110fba00 <e24559> {p8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2: VARREF 0x5589110fbb50 <e23497> {p8} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register [LV] => VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    3: TYPETABLE 0x558910cd25f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x558910f8ec90 <e25038> {h13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558910ce6310 <e20034> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558910f8ec90 <e25038> {h13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558910d514f0 <e20918> {c142} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x558910d5b830 <e2032> {c185} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x558910f526d0 <e16048> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x558910d1e190 <e20269> {c63} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558910f53920 <e16325> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558910d17630 <e20176> {c50} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x558910f75510 <e19938> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x558910d25f30 <e20544> {c71} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x558910d5b450 <e2027> {c185} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x558910dcb470 <e4251> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x558910d08010 <e20043> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910f7b2d0 <e21786> {c185} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910da4670 <e18983> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x558910f71c30 <e19532> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910cfb160 <e34> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d07d90 <e39> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d16f70 <e438> {c50} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d24d90 <e772> {c70} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d5b210 <e2020> {c185} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d5b450 <e2027> {c185} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x558910d5b830 <e2032> {c185} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x558910d5ba80 <e2039> {c185} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d5cc30 <e2067> {c189} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d90ef0 <e2896> {c445} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910daa970 <e3347> {e22} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x558910db1730 <e3565> {e31} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910db1d50 <e3578> {e31} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910db24c0 <e3590> {e33} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910dcb470 <e4251> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x558910e20d80 <e6184> {h12} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e40470 <e6804> {i32} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910e4e520 <e7148> {j3} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910efdba0 <e14987> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910e4e6b0 <e14995> {j3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910f32e20 <e15003> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910f35670 <e15011> {l3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910ee69f0 <e15124> {t3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee6e10 <e15127> {t4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee7260 <e15130> {t6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee7740 <e15133> {t7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee7c50 <e15136> {t8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee8130 <e15139> {t9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee8770 <e15142> {t11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee8d80 <e15145> {t12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee9390 <e15148> {t13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee99a0 <e15151> {t14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910eea8c0 <e15154> {t17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eebbb0 <e15162> {t18} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910eecea0 <e15170> {t19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eee0c0 <e15178> {t20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eef1a0 <e15186> {t21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef04d0 <e15194> {t23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef17f0 <e15202> {t24} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ef2af0 <e15210> {t25} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef3de0 <e15218> {t26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef50d0 <e15226> {t27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ed6bd0 <e15295> {s3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed7070 <e15298> {s4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed7590 <e15301> {s5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed7ab0 <e15304> {s6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed88d0 <e15307> {s8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ed9b60 <e15315> {s9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910edae90 <e15323> {s11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910edc1c0 <e15331> {s12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f49560 <e15344> {s18} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ebc340 <e15373> {r3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebc760 <e15376> {r4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebcba0 <e15379> {r7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebd000 <e15382> {r8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebd460 <e15385> {r9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebd900 <e15388> {r10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebdee0 <e15391> {r11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebe520 <e15394> {r13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebeb40 <e15397> {r14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebf100 <e15400> {r15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebf720 <e15403> {r16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebfd00 <e15406> {r17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ec0c30 <e15409> {r20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec1f20 <e15417> {r21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec3210 <e15425> {r22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec4500 <e15433> {r23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec57f0 <e15441> {r24} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ec6b20 <e15449> {r26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec7e10 <e15457> {r27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec9100 <e15465> {r28} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eca3f0 <e15473> {r29} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ecb720 <e15481> {r30} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e93be0 <e15636> {q3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94000 <e15639> {q4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94420 <e15642> {q5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94840 <e15645> {q7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94ca0 <e15648> {q8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e95140 <e15651> {q9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e95980 <e15654> {q10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e95ee0 <e15657> {q11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e96400 <e15660> {q12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e97260 <e15663> {q13} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910e984c0 <e15671> {q14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e99700 <e15679> {q15} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e9a940 <e15687> {q16} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e9bb80 <e15695> {q17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e9c4c0 <e15703> {q18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9ca80 <e15706> {q20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9d0a0 <e15709> {q21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9d660 <e15712> {q22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9dc30 <e15715> {q23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9e250 <e15718> {q24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9e860 <e15721> {q25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9f720 <e15724> {q26} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910ea0980 <e15732> {q27} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ea1bf0 <e15740> {q28} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ea2e60 <e15748> {q29} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ea4160 <e15756> {q30} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea4ba0 <e15764> {q31} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ea5ae0 <e15767> {q34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea6dd0 <e15775> {q35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea8100 <e15783> {q37} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea9430 <e15791> {q38} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e8bd40 <e15992> {p3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e8c260 <e15995> {p4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e8c7c0 <e15998> {p6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e875d0 <e16005> {o3} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558910e88750 <e16013> {o4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f52440 <e16029> {o6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f526d0 <e16048> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x558910f52a00 <e16060> {o6} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558910e716b0 <e16074> {n3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e71bd0 <e16077> {n4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e720f0 <e16080> {n5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e72610 <e16083> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e729d0 <e16086> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e73770 <e16089> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e73f50 <e16097> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e74730 <e16105> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e75970 <e16113> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e76150 <e16121> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e76930 <e16129> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e77ba0 <e16137> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e783b0 <e16145> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e79620 <e16153> {n10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x558910e7b5b0 <e16170> {n13} @dt=this@(w32)u[31:0] refdt=0x558910d08010(G/w32) [31:0]
    3:1:2: RANGE 0x558910e7afb0 <e7996> {n13}
    3:1:2:2: CONST 0x558910f81720 <e23355> {n13} @dt=0x558910f7b2d0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x558910f81970 <e23365> {n13} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x558910e7b0b0 <e16164> {n13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7c2e0 <e16172> {n14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7ca10 <e16180> {n14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7dbc0 <e16188> {n15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7ed70 <e16196> {n16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f52ca0 <e16208> {n20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f52f00 <e16232> {n20} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910f53920 <e16325> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e834c0 <e16340> {n29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e679e0 <e16387> {m2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e68700 <e16390> {m3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e69040 <e16398> {m4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e69560 <e16401> {m5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e69a80 <e16404> {m6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e6a8e0 <e16407> {m7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f35a80 <e16432> {l6} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910f36100 <e16440> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910dc1960 <e16477> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910daf5d0 <e16514> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da9230 <e16551> {l10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f3d170 <e16588> {l12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f21d00 <e16642> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910f21f60 <e16645> {k7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f22700 <e16682> {k8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f22a80 <e16719> {k10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f33210 <e16767> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910f33470 <e16770> {k7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910f33cd0 <e16807> {k8} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910f34530 <e16844> {k10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e4f510 <e16892> {j6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e50750 <e16900> {j7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e2feb0 <e16919> {i2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e309b0 <e16922> {i3} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e31bb0 <e16930> {i4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e32df0 <e16938> {i5} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e34030 <e16946> {i6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e352b0 <e16954> {i7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e35c30 <e16962> {i8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e36190 <e16965> {i9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e37030 <e16968> {i10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e379b0 <e16976> {i11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e37f10 <e16979> {i12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e38d70 <e16982> {i13} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e39770 <e16990> {i14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e39d80 <e16993> {i15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3a350 <e16996> {i17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3a8a0 <e16999> {i18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3ae80 <e17002> {i19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3b490 <e17005> {i20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3ba80 <e17008> {i21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3c970 <e17011> {i22} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910e3dca0 <e17019> {i23} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910e3e5a0 <e17027> {i26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3e9d0 <e17030> {i27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e1bbb0 <e17215> {h3} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910e1cd50 <e17223> {h4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e1df90 <e17231> {h5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e1f1d0 <e17239> {h6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e1fb10 <e17247> {h7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ddfed0 <e17462> {g3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910de1a30 <e17470> {g5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de1e90 <e17473> {g6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de23b0 <e17476> {g7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de28d0 <e17479> {g8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de2df0 <e17482> {g9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de3310 <e17485> {g10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de3830 <e17488> {g11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de4550 <e17491> {g12} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910de4e50 <e17499> {g13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de5bd0 <e17502> {g17} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910de6cf0 <e17510> {g18} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910de7e10 <e17518> {g19} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910f5b950 <e17535> {g22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910dd3e30 <e18914> {f3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910dd4350 <e18917> {f4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910dd48b0 <e18920> {f6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d9c890 <e18927> {e4} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d9d9d0 <e18935> {e5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d9ec10 <e18943> {e6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d9fe90 <e18951> {e8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da10d0 <e18959> {e9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da2370 <e18967> {e10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da34f0 <e18975> {e14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910da4670 <e18983> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da57f0 <e18991> {e16} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da6690 <e18999> {e17} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da76f0 <e19007> {e18} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da8870 <e19015> {e19} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910f6e060 <e19122> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f71c30 <e19532> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910f75510 <e19938> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d93410 <e20000> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d93bf0 <e20008> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d94e30 <e20016> {d4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ce6310 <e20034> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x558910cf75d0 <e20037> {c8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910cf8bc0 <e20040> {c9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d08010 <e20043> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d087d0 <e20051> {c13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d092b0 <e20054> {c16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0a130 <e20062> {c17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0afb0 <e20070> {c20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0b770 <e20078> {c21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0bb90 <e20081> {c22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0c9b0 <e20084> {c23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0dbf0 <e20092> {c24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0e490 <e20100> {c27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0e890 <e20103> {c29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0f610 <e20106> {c33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d10790 <e20114> {c34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d118d0 <e20122> {c35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d12a30 <e20130> {c36} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d13b70 <e20138> {c37} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d14390 <e20146> {c38} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d147d0 <e20149> {c41} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d14c10 <e20152> {c42} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d15030 <e20155> {c43} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d15470 <e20158> {c44} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d158d0 <e20161> {c45} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d15cf0 <e20164> {c46} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d160f0 <e20167> {c47} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d164f0 <e20170> {c48} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d168f0 <e20173> {c49} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d17630 <e20176> {c50} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d17e70 <e20184> {c51} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d18270 <e20187> {c52} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d18fb0 <e20190> {c57} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d1a110 <e20198> {c58} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d1b250 <e20206> {c59} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d1c370 <e20214> {c61} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d1e190 <e20269> {c63} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d1e890 <e20277> {c63} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d213b0 <e20379> {c66} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d21ab0 <e20387> {c66} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d24110 <e20489> {c69} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d25f30 <e20544> {c71} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558910d27d90 <e20599> {c74} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d28ed0 <e20607> {c75} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d29ff0 <e20615> {c76} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2b170 <e20623> {c77} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2c350 <e20631> {c78} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2d4a0 <e20639> {c79} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2ddf0 <e20647> {c83} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d2e2b0 <e20650> {c84} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d2e720 <e20653> {c85} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d2f4b0 <e20656> {c86} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d2fd60 <e20664> {c87} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d30af0 <e20667> {c88} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d313f0 <e20675> {c89} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d31860 <e20678> {c90} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d31d40 <e20681> {c91} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d32b70 <e20684> {c94} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d33d50 <e20692> {c95} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d34ee0 <e20700> {c96} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d36090 <e20708> {c97} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d37240 <e20716> {c98} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d383f0 <e20724> {c99} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d395a0 <e20732> {c100} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d3a750 <e20740> {c101} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d3b890 <e20748> {c102} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d3c9e0 <e20756> {c103} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d3db30 <e20764> {c104} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d3ecf0 <e20772> {c105} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d3f5e0 <e20780> {c108} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d40370 <e20783> {c109} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d40c70 <e20791> {c110} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d410e0 <e20794> {c111} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d415c0 <e20797> {c112} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d41a50 <e20800> {c113} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d42830 <e20803> {c116} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d439e0 <e20811> {c117} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d44b90 <e20819> {c118} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d45d40 <e20827> {c119} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d46ef0 <e20835> {c120} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d47830 <e20843> {c123} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d47cf0 <e20846> {c124} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d481b0 <e20849> {c125} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d48670 <e20852> {c126} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d494a0 <e20855> {c129} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d4a630 <e20863> {c130} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4b7e0 <e20871> {c131} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4c990 <e20879> {c132} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4db40 <e20887> {c133} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4ecf0 <e20895> {c134} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4f570 <e20903> {c137} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d4f9a0 <e20906> {c138} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d4fe40 <e20909> {c139} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d502d0 <e20912> {c140} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d50760 <e20915> {c141} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d514f0 <e20918> {c142} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910d526a0 <e20926> {c143} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910d52fa0 <e20934> {c144} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910f7b2d0 <e21786> {c185} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f8ec90 <e25038> {h13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
