<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Dec 30 08:07:39 2016" VIVADOVERSION="2016.3_sdx">

  <SYSTEMINFO ARCH="kintexu" BOARD="alpha-data.com:adm-pcie3-ku3:part0:1.0" DEVICE="xcku060" NAME="xcl_design" PACKAGE="ffva1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="perst_n" SIGIS="rst" SIGNAME="External_Ports_perst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="base_region_base_clocking_psreset_perst_n" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="base_region_dma_pcie" PORT="sys_rst_n"/>
        <CONNECTION INSTANCE="expanded_region_expanded_resets_logic_reset_op" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="8" NAME="c1_ddr3_dm" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_pr_support_limited_const_gnd_mem_dm_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="expanded_region_pr_support_limited_const_gnd_mem_dm" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="8" NAME="c0_ddr3_dm" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_pr_support_limited_const_gnd_mem_dm_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="expanded_region_pr_support_limited_const_gnd_mem_dm" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="26" NAME="flash_A" RIGHT="1" SIGIS="undef" SIGNAME="expanded_region_pr_support_limited_flash_programmer_flash_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="flash_A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="flash_ADV_N" SIGIS="undef" SIGNAME="expanded_region_pr_support_limited_flash_programmer_flash_ADV_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="flash_ADV_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="flash_DQ" RIGHT="4" SIGIS="undef" SIGNAME="External_Ports_flash_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="flash_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="flash_OE_N" SIGIS="undef" SIGNAME="expanded_region_pr_support_limited_flash_programmer_flash_OE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="flash_OE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="flash_WE_N" SIGIS="undef" SIGNAME="expanded_region_pr_support_limited_flash_programmer_flash_WE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="flash_WE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="init_calib_complete" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_memory_logic_ddrcalib_op_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="expanded_region_memory_logic_ddrcalib_op" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_0" SIGIS="undef" SIGNAME="base_region_dma_pcie_user_lnk_up">
      <CONNECTIONS>
        <CONNECTION INSTANCE="base_region_dma_pcie" PORT="user_lnk_up"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="c1_sys_clk_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="c1_sys_clk_p" SIGIS="undef"/>
    <PORT DIR="O" LEFT="15" NAME="c1_ddr3_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="c1_ddr3_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="c1_ddr3_cas_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="c1_ddr3_ck_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="c1_ddr3_ck_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="c1_ddr3_cke" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="c1_ddr3_cs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="71" NAME="c1_ddr3_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="8" NAME="c1_ddr3_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="8" NAME="c1_ddr3_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="c1_ddr3_odt" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="c1_ddr3_ras_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="c1_ddr3_reset_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="c1_ddr3_we_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="c0_sys_clk_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="c0_sys_clk_p" SIGIS="undef"/>
    <PORT DIR="O" LEFT="15" NAME="c0_ddr3_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="c0_ddr3_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="c0_ddr3_cas_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="c0_ddr3_ck_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="c0_ddr3_ck_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="c0_ddr3_cke" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="c0_ddr3_cs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="71" NAME="c0_ddr3_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="8" NAME="c0_ddr3_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="8" NAME="c0_ddr3_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="c0_ddr3_odt" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="c0_ddr3_ras_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="c0_ddr3_reset_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="c0_ddr3_we_n" SIGIS="undef"/>
    <PORT DIR="I" LEFT="7" NAME="pcie_7x_mgt_rxn" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="7" NAME="pcie_7x_mgt_rxp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="7" NAME="pcie_7x_mgt_txn" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="7" NAME="pcie_7x_mgt_txp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="ref_clk_clk_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="ref_clk_clk_n" RIGHT="0" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_ref_clk" NAME="ref_clk" TYPE="TARGET">
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="ref_clk_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="ref_clk_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_c1_sys" NAME="c1_sys" TYPE="TARGET">
      <PARAMETER NAME="FREQ_HZ" VALUE="400000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="c1_sys_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="c1_sys_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_c0_sys" NAME="c0_sys" TYPE="TARGET">
      <PARAMETER NAME="FREQ_HZ" VALUE="400000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="c0_sys_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="c0_sys_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="base_region_dma_pcie_pcie_mgt" NAME="pcie_7x_mgt" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="rxn" PHYSICAL="pcie_7x_mgt_rxn"/>
        <PORTMAP LOGICAL="rxp" PHYSICAL="pcie_7x_mgt_rxp"/>
        <PORTMAP LOGICAL="txn" PHYSICAL="pcie_7x_mgt_txn"/>
        <PORTMAP LOGICAL="txp" PHYSICAL="pcie_7x_mgt_txp"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="expanded_region_memory_ddrmem_C0_DDR3" DATAWIDTH="72" NAME="c1_ddr3" TYPE="INITIATOR">
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="SODIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MT18KSF1G72HZ-1G6"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="false"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="8"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="c1_ddr3_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="c1_ddr3_ba"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="c1_ddr3_cas_n"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="c1_ddr3_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="c1_ddr3_ck_p"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="c1_ddr3_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="c1_ddr3_cs_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="c1_ddr3_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="c1_ddr3_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="c1_ddr3_dqs_p"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="c1_ddr3_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="c1_ddr3_ras_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="c1_ddr3_reset_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="c1_ddr3_we_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="expanded_region_memory_ddrmem_2_C0_DDR3" DATAWIDTH="72" NAME="c0_ddr3" TYPE="INITIATOR">
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="SODIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MT18KSF1G72HZ-1G6"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="false"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="8"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="c0_ddr3_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr3_ba"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="c0_ddr3_cas_n"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="c0_ddr3_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="c0_ddr3_ck_p"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr3_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr3_cs_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr3_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="c0_ddr3_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="c0_ddr3_dqs_p"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr3_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="c0_ddr3_ras_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr3_reset_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="c0_ddr3_we_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/base_region/base_clocking/buf_refclk_bufg" HWVERSION="2.1" INSTANCE="base_region_base_clocking_buf_refclk_bufg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="BUFG_GT"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_buf_refclk_bufg_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="BUFG_GT_I" RIGHT="0" SIGIS="clk" SIGNAME="base_region_base_clocking_buf_refclk_ibuf_IBUF_DS_ODIV2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_ibuf" PORT="IBUF_DS_ODIV2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CE" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_tieoffs_const_vcc_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_tieoffs_const_vcc_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CEMASK" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_tieoffs_const_gnd_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_tieoffs_const_gnd_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CLR" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_tieoffs_const_gnd_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_tieoffs_const_gnd_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CLRMASK" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_tieoffs_const_gnd_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_tieoffs_const_gnd_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BUFG_GT_DIV" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_tieoffs_const_gnd_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_tieoffs_const_gnd_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="BUFG_GT_O" RIGHT="0" SIGIS="clk" SIGNAME="base_region_base_clocking_buf_refclk_bufg_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="clk_in1"/>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_in1"/>
            <CONNECTION INSTANCE="base_region_base_clocking_psreset_perst_n" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/base_clocking/buf_refclk_ibuf" HWVERSION="2.1" INSTANCE="base_region_base_clocking_buf_refclk_ibuf" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufdsgte3"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_buf_refclk_ibuf_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="base_region_base_clocking_buf_refclk_ibuf_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="sys_clk_gt"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_DS_ODIV2" RIGHT="0" SIGIS="clk" SIGNAME="base_region_base_clocking_buf_refclk_ibuf_IBUF_DS_ODIV2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="sys_clk"/>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_bufg" PORT="BUFG_GT_I"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ref_clk" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/base_region/base_clocking/clkconv_clkwiz_kernel" HWVERSION="2.1" INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_clkconv_clkwiz_kernel_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_buf_refclk_bufg_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_bufg" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="base_region_base_clocking_psreset_perst_n_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_psreset_perst_n" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M09_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_base_clocking_clkconv_clkwiz_kernel_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_buf_refclk_ibuf_0_IBUF_DS_ODIV2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/base_region/base_clocking/clkwiz_kernel" HWVERSION="5.3" INSTANCE="base_region_base_clocking_clkwiz_kernel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="xcl_design_clkwiz_kernel_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="1"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___250.000______0.000______50.0______110.209_____98.575"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="250.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="250.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="4.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="1082"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="03e8"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="7001"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="73e9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="9190"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="2.5"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="2.5"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="2.5"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="2.5"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="2.5"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="2.5"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="250.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_clkwiz_kernel_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="true"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="250.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="4.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="110.209"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="98.575"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00050000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0005FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_buf_refclk_bufg_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_bufg" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="base_region_base_clocking_psreset_perst_n_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_psreset_perst_n" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="base_region_base_clocking_buf_refclk_bufg_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_bufg" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="KERNEL_CLK"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_kernel_pr" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="base_region_base_clocking_clkwiz_kernel_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_kernel_pr" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="base_region_base_clocking_clkconv_clkwiz_kernel_M_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_buf_refclk_ibuf_0_IBUF_DS_ODIV2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/base_region/base_clocking/clkwiz_system" HWVERSION="5.3" INSTANCE="base_region_base_clocking_clkwiz_system" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="xcl_design_clkwiz_system_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___200.000______0.000______50.0______114.829_____98.575"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="clk_out2____20.000______0.000______50.0______183.243_____98.575"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="20.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="20.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="5.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="50"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="1083"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0080"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1659"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="03e8"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="7001"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="73e9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="9190"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="10.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="20.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_clkwiz_system_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="20.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="5.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="50"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="114.829"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="98.575"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="183.243"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="98.575"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="base_region_base_clocking_psreset_perst_n_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_psreset_perst_n" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="base_region_base_clocking_buf_refclk_bufg_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_bufg" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="slot_0_axi_aclk"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="slot_2_axi_aclk"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="ext_clk_0"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="ext_clk_2"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="m_axis_aclk"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" PORT="aclk"/>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="aclk"/>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="INTERCONNECT_CLK"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_regslice_pr" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_system_pr" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="aclk"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="aclk"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="aclk"/>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="20000000" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="flash_clk"/>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_flashprog" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="base_region_base_clocking_clkwiz_system_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_flashprog" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_regslice_pr" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_system_pr" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/base_clocking/psreset_perst_n" HWVERSION="5.0" INSTANCE="base_region_base_clocking_psreset_perst_n" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_psreset_perst_n_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="base_region_base_clocking_buf_refclk_bufg_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_bufg" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_perst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="perst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="base_region_base_clocking_psreset_perst_n_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/base_tieoffs/const_gnd_1" HWVERSION="1.1" INSTANCE="base_region_base_tieoffs_const_gnd_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_const_gnd_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_tieoffs_const_gnd_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_bufg" PORT="BUFG_GT_CEMASK"/>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_bufg" PORT="BUFG_GT_CLR"/>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_bufg" PORT="BUFG_GT_CLRMASK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/base_tieoffs/const_gnd_3" HWVERSION="1.1" INSTANCE="base_region_base_tieoffs_const_gnd_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_const_gnd_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="2" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_tieoffs_const_gnd_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_bufg" PORT="BUFG_GT_DIV"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/base_tieoffs/const_vcc_1" HWVERSION="1.1" INSTANCE="base_region_base_tieoffs_const_vcc_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_const_vcc_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_tieoffs_const_vcc_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_bufg" PORT="BUFG_GT_CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/dma_pcie" HWVERSION="3.0" INSTANCE="base_region_dma_pcie" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xdma" VLNV="xilinx.com:ip:xdma:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xdma;v=v3_0;d=pg195-pcie-dma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="COMPONENT_NAME" VALUE="xdma_0"/>
        <PARAMETER NAME="PL_UPSTREAM_FACING" VALUE="true"/>
        <PARAMETER NAME="TL_LEGACY_MODE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PCIE_BLK_LOCN" VALUE="0"/>
        <PARAMETER NAME="PL_LINK_CAP_MAX_LINK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PL_LINK_CAP_MAX_LINK_SPEED" VALUE="4"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="0"/>
        <PARAMETER NAME="AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="CORE_CLK_FREQ" VALUE="2"/>
        <PARAMETER NAME="PLL_TYPE" VALUE="2"/>
        <PARAMETER NAME="USER_CLK_FREQ" VALUE="3"/>
        <PARAMETER NAME="SILICON_REV" VALUE="Pre-Production"/>
        <PARAMETER NAME="PIPE_SIM" VALUE="false"/>
        <PARAMETER NAME="EXT_CH_GT_DRP" VALUE="false"/>
        <PARAMETER NAME="PCIE3_DRP" VALUE="false"/>
        <PARAMETER NAME="DEDICATE_PERST" VALUE="true"/>
        <PARAMETER NAME="SYS_RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="MCAP_ENABLEMENT" VALUE="PR"/>
        <PARAMETER NAME="EXT_STARTUP_PRIMITIVE" VALUE="false"/>
        <PARAMETER NAME="PF0_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF0_DEVICE_ID" VALUE="0x8138"/>
        <PARAMETER NAME="PF0_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_ID" VALUE="0x0231"/>
        <PARAMETER NAME="PF0_CLASS_CODE" VALUE="0x058000"/>
        <PARAMETER NAME="AXILITE_MASTER_APERTURE_SIZE" VALUE="0x0F"/>
        <PARAMETER NAME="AXILITE_MASTER_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="XDMA_APERTURE_SIZE" VALUE="0x09"/>
        <PARAMETER NAME="XDMA_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="AXIST_BYPASS_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="AXIST_BYPASS_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF0_INTERRUPT_PIN" VALUE="0x1"/>
        <PARAMETER NAME="PF0_MSI_CAP_MULTIMSGCAP" VALUE="0"/>
        <PARAMETER NAME="C_COMP_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="SHARED_LOGIC" VALUE="1"/>
        <PARAMETER NAME="SHARED_LOGIC_CLK" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_BOTH" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_GTC" VALUE="false"/>
        <PARAMETER NAME="EN_TRANSCEIVER_STATUS_PORTS" VALUE="false"/>
        <PARAMETER NAME="IS_BOARD_PROJECT" VALUE="1"/>
        <PARAMETER NAME="EN_GT_SELECTION" VALUE="false"/>
        <PARAMETER NAME="SELECT_QUAD" VALUE="GTH_Quad_225"/>
        <PARAMETER NAME="ULTRASCALE" VALUE="TRUE"/>
        <PARAMETER NAME="ULTRASCALE_PLUS" VALUE="FALSE"/>
        <PARAMETER NAME="V7_GEN3" VALUE="FALSE"/>
        <PARAMETER NAME="MSI_ENABLED" VALUE="true"/>
        <PARAMETER NAME="DEV_PORT_TYPE" VALUE="0"/>
        <PARAMETER NAME="XDMA_AXI_INTF_MM" VALUE="1"/>
        <PARAMETER NAME="XDMA_PCIE_64BIT_EN" VALUE="false"/>
        <PARAMETER NAME="XDMA_AXILITE_MASTER" VALUE="TRUE"/>
        <PARAMETER NAME="XDMA_AXIST_BYPASS" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_RNUM_CHNL" VALUE="2"/>
        <PARAMETER NAME="XDMA_WNUM_CHNL" VALUE="2"/>
        <PARAMETER NAME="XDMA_AXILITE_SLAVE" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_NUM_USR_IRQ" VALUE="16"/>
        <PARAMETER NAME="XDMA_RNUM_RIDS" VALUE="32"/>
        <PARAMETER NAME="XDMA_WNUM_RIDS" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIBAR_NUM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="XDMA_NUM_PCIE_TAG" VALUE="64"/>
        <PARAMETER NAME="EN_AXI_MASTER_IF" VALUE="TRUE"/>
        <PARAMETER NAME="EN_WCHNL_0" VALUE="TRUE"/>
        <PARAMETER NAME="EN_WCHNL_1" VALUE="TRUE"/>
        <PARAMETER NAME="EN_WCHNL_2" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_3" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_4" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_5" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_6" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_7" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_0" VALUE="TRUE"/>
        <PARAMETER NAME="EN_RCHNL_1" VALUE="TRUE"/>
        <PARAMETER NAME="EN_RCHNL_2" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_3" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_4" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_5" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_6" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_7" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_DSC_BYPASS" VALUE="FALSE"/>
        <PARAMETER NAME="C_METERING_ON" VALUE="1"/>
        <PARAMETER NAME="RX_DETECT" VALUE="0"/>
        <PARAMETER NAME="DSC_BYPASS_RD" VALUE="0"/>
        <PARAMETER NAME="DSC_BYPASS_WR" VALUE="0"/>
        <PARAMETER NAME="XDMA_STS_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="MSIX_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH0_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH1_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH2_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH3_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH0_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH1_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH2_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH3_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="CFG_MGMT_IF" VALUE="FALSE"/>
        <PARAMETER NAME="RQ_SEQ_NUM_IGNORE" VALUE="0"/>
        <PARAMETER NAME="CFG_EXT_IF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PARITY_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_PARITY_GEN" VALUE="0"/>
        <PARAMETER NAME="C_PARITY_PROP" VALUE="0"/>
        <PARAMETER NAME="EN_DEBUG_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="VU9P_BOARD" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_JTAG_DBG" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_dma_pcie_0"/>
        <PARAMETER NAME="mode_selection" VALUE="Advanced"/>
        <PARAMETER NAME="device_port_type" VALUE="PCI_Express_Endpoint_device"/>
        <PARAMETER NAME="pcie_blk_locn" VALUE="X0Y0"/>
        <PARAMETER NAME="pl_link_cap_max_link_width" VALUE="X8"/>
        <PARAMETER NAME="pl_link_cap_max_link_speed" VALUE="8.0_GT/s"/>
        <PARAMETER NAME="ref_clk_freq" VALUE="100_MHz"/>
        <PARAMETER NAME="axi_addr_width" VALUE="64"/>
        <PARAMETER NAME="axi_data_width" VALUE="256_bit"/>
        <PARAMETER NAME="axisten_freq" VALUE="250"/>
        <PARAMETER NAME="en_axi_slave_if" VALUE="true"/>
        <PARAMETER NAME="en_axi_master_if" VALUE="true"/>
        <PARAMETER NAME="pipe_sim" VALUE="false"/>
        <PARAMETER NAME="en_ext_ch_gt_drp" VALUE="false"/>
        <PARAMETER NAME="en_pcie_drp" VALUE="false"/>
        <PARAMETER NAME="dedicate_perst" VALUE="true"/>
        <PARAMETER NAME="sys_reset_polarity" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="mcap_enablement" VALUE="PR_over_PCIe"/>
        <PARAMETER NAME="ext_startup_primitive" VALUE="false"/>
        <PARAMETER NAME="enable_code" VALUE="0000"/>
        <PARAMETER NAME="vendor_id" VALUE="10EE"/>
        <PARAMETER NAME="pf0_device_id" VALUE="8138"/>
        <PARAMETER NAME="pf0_revision_id" VALUE="00"/>
        <PARAMETER NAME="pf0_subsystem_vendor_id" VALUE="10EE"/>
        <PARAMETER NAME="pf0_subsystem_id" VALUE="0231"/>
        <PARAMETER NAME="pf0_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="pf0_base_class_menu" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf0_class_code_base" VALUE="05"/>
        <PARAMETER NAME="pf0_sub_class_interface_menu" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf0_class_code_sub" VALUE="80"/>
        <PARAMETER NAME="pf0_class_code_interface" VALUE="00"/>
        <PARAMETER NAME="pf0_class_code" VALUE="058000"/>
        <PARAMETER NAME="axilite_master_en" VALUE="true"/>
        <PARAMETER NAME="axilite_master_size" VALUE="4"/>
        <PARAMETER NAME="axilite_master_scale" VALUE="Megabytes"/>
        <PARAMETER NAME="xdma_en" VALUE="true"/>
        <PARAMETER NAME="xdma_size" VALUE="64"/>
        <PARAMETER NAME="xdma_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="axist_bypass_en" VALUE="false"/>
        <PARAMETER NAME="axist_bypass_size" VALUE="1"/>
        <PARAMETER NAME="axist_bypass_scale" VALUE="Megabytes"/>
        <PARAMETER NAME="pciebar2axibar_axil_master" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_xdma" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_axist_bypass" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf0_interrupt_pin" VALUE="INTA"/>
        <PARAMETER NAME="pf0_msi_enabled" VALUE="true"/>
        <PARAMETER NAME="pf0_msi_cap_multimsgcap" VALUE="1_vector"/>
        <PARAMETER NAME="comp_timeout" VALUE="50ms"/>
        <PARAMETER NAME="Shared_Logic" VALUE="1"/>
        <PARAMETER NAME="Shared_Logic_Clk" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Both" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Gtc" VALUE="false"/>
        <PARAMETER NAME="en_transceiver_status_ports" VALUE="false"/>
        <PARAMETER NAME="xdma_rnum_chnl" VALUE="2"/>
        <PARAMETER NAME="xdma_wnum_chnl" VALUE="2"/>
        <PARAMETER NAME="xdma_axilite_slave" VALUE="false"/>
        <PARAMETER NAME="xdma_num_usr_irq" VALUE="16"/>
        <PARAMETER NAME="xdma_rnum_rids" VALUE="32"/>
        <PARAMETER NAME="xdma_wnum_rids" VALUE="16"/>
        <PARAMETER NAME="SYS_RST_N_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PCIE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="en_gt_selection" VALUE="false"/>
        <PARAMETER NAME="select_quad" VALUE="GTH_Quad_225"/>
        <PARAMETER NAME="RX_PPM_OFFSET" VALUE="0"/>
        <PARAMETER NAME="RX_SSC_PPM" VALUE="0"/>
        <PARAMETER NAME="INS_LOSS_NYQ" VALUE="15"/>
        <PARAMETER NAME="PHY_LP_TXPRESET" VALUE="4"/>
        <PARAMETER NAME="coreclk_freq" VALUE="500"/>
        <PARAMETER NAME="plltype" VALUE="QPLL1"/>
        <PARAMETER NAME="xdma_axi_intf_mm" VALUE="AXI_Memory_Mapped"/>
        <PARAMETER NAME="xdma_pcie_64bit_en" VALUE="false"/>
        <PARAMETER NAME="silicon_rev" VALUE="Pre-Production"/>
        <PARAMETER NAME="xdma_dsc_bypass" VALUE="false"/>
        <PARAMETER NAME="performance" VALUE="false"/>
        <PARAMETER NAME="pcie_extended_tag" VALUE="true"/>
        <PARAMETER NAME="rx_detect" VALUE="Default"/>
        <PARAMETER NAME="pf0_link_status_slot_clock_config" VALUE="true"/>
        <PARAMETER NAME="dsc_bypass_rd" VALUE="0000"/>
        <PARAMETER NAME="dsc_bypass_wr" VALUE="0000"/>
        <PARAMETER NAME="xdma_sts_ports" VALUE="false"/>
        <PARAMETER NAME="pf0_msix_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_msix_cap_table_size" VALUE="020"/>
        <PARAMETER NAME="pf0_msix_cap_table_offset" VALUE="00008000"/>
        <PARAMETER NAME="pf0_msix_cap_table_bir" VALUE="BAR_1"/>
        <PARAMETER NAME="pf0_msix_cap_pba_offset" VALUE="00008FE0"/>
        <PARAMETER NAME="pf0_msix_cap_pba_bir" VALUE="BAR_1"/>
        <PARAMETER NAME="cfg_mgmt_if" VALUE="false"/>
        <PARAMETER NAME="ins_loss_profile" VALUE="Add-in_Card"/>
        <PARAMETER NAME="axil_master_64bit_en" VALUE="false"/>
        <PARAMETER NAME="axi_bypass_64bit_en" VALUE="false"/>
        <PARAMETER NAME="axil_master_prefetchable" VALUE="false"/>
        <PARAMETER NAME="xdma_pcie_prefetchable" VALUE="false"/>
        <PARAMETER NAME="axi_bypass_prefetchable" VALUE="false"/>
        <PARAMETER NAME="cfg_ext_if" VALUE="false"/>
        <PARAMETER NAME="parity_settings" VALUE="None"/>
        <PARAMETER NAME="en_debug_ports" VALUE="false"/>
        <PARAMETER NAME="axi_id_width" VALUE="4"/>
        <PARAMETER NAME="vu9p_board" VALUE="false"/>
        <PARAMETER NAME="enable_jtag_dbg" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk" SIGIS="clk" SIGNAME="base_region_base_clocking_buf_refclk_ibuf_IBUF_DS_ODIV2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_ibuf" PORT="IBUF_DS_ODIV2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk_gt" SIGIS="clk" SIGNAME="base_region_base_clocking_buf_refclk_ibuf_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_buf_refclk_ibuf" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst_n" SIGIS="rst" SIGNAME="External_Ports_perst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="perst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="user_lnk_up" SIGIS="undef" SIGNAME="base_region_dma_pcie_user_lnk_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="pci_exp_txp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="pci_exp_txn" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="pci_exp_rxp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="pci_exp_rxn" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="axi_aclk" SIGIS="clk" SIGNAME="base_region_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="slot_1_axi_aclk"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="ext_clk_1"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="core_aclk"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="aclk2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_aresetn" SIGIS="rst" SIGNAME="base_region_dma_pcie_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="slot_1_axi_aresetn"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="ext_rstn_1"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="core_aresetn"/>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="usr_irq_req" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="usr_irq_ack" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="msi_enable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="msi_vector_width" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axil_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axil_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_awvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_awready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axil_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axil_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_wvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_wready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_bvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axil_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_bready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axil_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axil_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_arvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_arready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axil_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axil_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_rvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_rready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mcap_design_switch" SIGIS="undef"/>
        <PORT DIR="O" NAME="cap_req" SIGIS="undef"/>
        <PORT DIR="I" NAME="cap_gnt" SIGIS="undef"/>
        <PORT DIR="I" NAME="cap_rel" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="int_qpll1lock_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="int_qpll1outrefclk_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="int_qpll1outclk_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="base_region_dma_pcie_M_AXI" DATAWIDTH="256" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_dma_pcie_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_dma_pcie_M_AXI_LITE" DATAWIDTH="32" NAME="M_AXI_LITE" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_dma_pcie_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axil_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axil_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axil_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axil_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axil_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axil_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axil_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axil_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axil_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axil_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axil_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axil_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axil_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axil_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axil_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axil_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axil_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axil_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axil_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_dma_pcie_pcie_mgt" NAME="pcie_mgt" TYPE="INITIATOR" VLNV="xilinx.com:interface:pcie_7x_mgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxn" PHYSICAL="pci_exp_rxn"/>
            <PORTMAP LOGICAL="rxp" PHYSICAL="pci_exp_rxp"/>
            <PORTMAP LOGICAL="txn" PHYSICAL="pci_exp_txn"/>
            <PORTMAP LOGICAL="txp" PHYSICAL="pci_exp_txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="cap" TYPE="INITIATOR" VLNV="xilinx.com:interface:cap:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="GNT" PHYSICAL="cap_gnt"/>
            <PORTMAP LOGICAL="REL" PHYSICAL="cap_rel"/>
            <PORTMAP LOGICAL="REQ" PHYSICAL="cap_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="pcie3_us_int_shared_logic" TYPE="INITIATOR" VLNV="xilinx.com:display_xdma:int_shared_logic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ints_qpll1lock_out" PHYSICAL="int_qpll1lock_out"/>
            <PORTMAP LOGICAL="ints_qpll1outclk_out" PHYSICAL="int_qpll1outclk_out"/>
            <PORTMAP LOGICAL="ints_qpll1outrefclk_out" PHYSICAL="int_qpll1outrefclk_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR3_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFFFFFF" INSTANCE="expanded_region_memory_ddrmem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR3_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="expanded_region_u_ocl_region" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg1" BASENAME="C_BASEADDR" BASEVALUE="0x00010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="expanded_region_u_ocl_region" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00030000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00030FFF" INSTANCE="base_region_pr_isolation_limited_gate_pr" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00031000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00031FFF" INSTANCE="base_region_featureid_gpio_featureid" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00032000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00032FFF" INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00040000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0004FFFF" INSTANCE="expanded_region_pr_support_limited_flash_programmer" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00050000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0005FFFF" INSTANCE="base_region_base_clocking_clkwiz_kernel" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="C0_REG" BASENAME="C_BASEADDR" BASEVALUE="0x00060000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0006FFFF" INSTANCE="expanded_region_memory_ddrmem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C0_DDR3_S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="C0_REG" BASENAME="C_BASEADDR" BASEVALUE="0x00070000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0007FFFF" INSTANCE="expanded_region_memory_ddrmem_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C0_DDR3_S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0010FFFF" INSTANCE="expanded_region_apm_sys_xilmonitor_apm" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x00110000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00110FFF" INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR3_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x000200000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0003FFFFFFFF" INSTANCE="expanded_region_memory_ddrmem_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR3_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem1" BASENAME="C_AXI4_BASEADDR" BASEVALUE="0x002000000000" HIGHNAME="C_AXI4_HIGHADDR" HIGHVALUE="0x0020FFFFFFFF" INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_FULL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="expanded_region_memory_ddrmem"/>
        <PERIPHERAL INSTANCE="expanded_region_u_ocl_region"/>
        <PERIPHERAL INSTANCE="base_region_pr_isolation_limited_gate_pr"/>
        <PERIPHERAL INSTANCE="base_region_featureid_gpio_featureid"/>
        <PERIPHERAL INSTANCE="base_region_pr_isolation_limited_ddr_calib_status"/>
        <PERIPHERAL INSTANCE="expanded_region_pr_support_limited_flash_programmer"/>
        <PERIPHERAL INSTANCE="base_region_base_clocking_clkwiz_kernel"/>
        <PERIPHERAL INSTANCE="expanded_region_memory_ddrmem_2"/>
        <PERIPHERAL INSTANCE="expanded_region_apm_sys_xilmonitor_apm"/>
        <PERIPHERAL INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/base_region/featureid/const_featureid_high" HWVERSION="1.1" INSTANCE="base_region_featureid_const_featureid_high" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_const_featureid_high_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_const_featureid_high_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/featureid/const_featureid_low" HWVERSION="1.1" INSTANCE="base_region_featureid_const_featureid_low" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_const_featureid_low_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_const_featureid_low_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/featureid/gpio_featureid" HWVERSION="2.0" INSTANCE="base_region_featureid_gpio_featureid" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_gpio_featureid_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00031000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00031FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_const_featureid_low_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_const_featureid_low" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_const_featureid_high_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_const_featureid_high" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M07_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/base_region/pr_isolation_limited/ddr_calib_status" HWVERSION="2.0" INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_ddr_calib_status_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00032000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00032FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_memory_logic_ddrcalib_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_logic_ddrcalib_op" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M08_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/base_region/pr_isolation_limited/gate_pr" HWVERSION="2.0" INSTANCE="base_region_pr_isolation_limited_gate_pr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_gate_pr_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00030000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00030FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_slice_reset_kernel_pr" PORT="Din"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_slice_reset_system_pr" PORT="Din"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M06_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/base_region/pr_isolation_limited/psreset_kernel_pr" HWVERSION="5.0" INSTANCE="base_region_pr_isolation_limited_psreset_kernel_pr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_psreset_kernel_pr_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst" SIGNAME="base_region_pr_isolation_limited_slice_reset_kernel_pr_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_slice_reset_kernel_pr" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="base_region_base_clocking_clkwiz_kernel_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="base_region_pr_isolation_limited_psreset_kernel_pr_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="KERNEL_RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/pr_isolation_limited/psreset_regslice_pr" HWVERSION="5.0" INSTANCE="base_region_pr_isolation_limited_psreset_regslice_pr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_psreset_regslice_pr_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst" SIGNAME="base_region_pr_isolation_limited_slice_reset_system_pr_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_slice_reset_system_pr" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="base_region_base_clocking_clkwiz_system_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="base_region_pr_isolation_limited_psreset_regslice_pr_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="aresetn"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/pr_isolation_limited/psreset_system_pr" HWVERSION="5.0" INSTANCE="base_region_pr_isolation_limited_psreset_system_pr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_psreset_system_pr_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst" SIGNAME="base_region_pr_isolation_limited_slice_reset_kernel_pr_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_slice_reset_kernel_pr" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="base_region_base_clocking_clkwiz_system_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="base_region_pr_isolation_limited_psreset_system_pr_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="INTERCONNECT_RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/pr_isolation_limited/regslice_control" HWVERSION="2.1" INSTANCE="base_region_pr_isolation_limited_regslice_control" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_regslice_control_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="base_region_pr_isolation_limited_psreset_regslice_pr_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_regslice_pr" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="S_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M05_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_pr_isolation_limited_regslice_control_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/base_region/pr_isolation_limited/regslice_data" HWVERSION="2.1" INSTANCE="base_region_pr_isolation_limited_regslice_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="38"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_regslice_data_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="base_region_pr_isolation_limited_psreset_regslice_pr_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_regslice_pr" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="37" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="37" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_u_ocl_region_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_pr_isolation_limited_regslice_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/base_region/pr_isolation_limited/regslice_data_2" HWVERSION="2.1" INSTANCE="base_region_pr_isolation_limited_regslice_data_2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="38"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_regslice_data_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="base_region_pr_isolation_limited_psreset_regslice_pr_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_regslice_pr" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_u_ocl_region" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="37" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="37" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_u_ocl_region_M01_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_pr_isolation_limited_regslice_data_2_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/base_region/pr_isolation_limited/slice_reset_kernel_pr" HWVERSION="1.0" INSTANCE="base_region_pr_isolation_limited_slice_reset_kernel_pr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_slice_reset_kernel_pr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_slice_reset_kernel_pr_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_kernel_pr" PORT="aux_reset_in"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_system_pr" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/base_region/pr_isolation_limited/slice_reset_system_pr" HWVERSION="1.0" INSTANCE="base_region_pr_isolation_limited_slice_reset_system_pr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_slice_reset_system_pr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_slice_reset_system_pr_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_regslice_pr" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/apm_sys/xilmonitor_apm" HWVERSION="5.0" INSTANCE="expanded_region_apm_sys_xilmonitor_apm" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axi_perf_mon" VLNV="xilinx.com:ip:axi_perf_mon:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_perf_mon;v=v5_0;d=pg037_axi_perf_mon.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="xcl_design_xilmonitor_apm_0"/>
        <PARAMETER NAME="C_LITE_ADDRESS_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SUPPORT_ID_REFLECTION" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_ADVANCED" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_PROFILE" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_TRACE" VALUE="1"/>
        <PARAMETER NAME="C_EN_AXI_DEBUG" VALUE="0"/>
        <PARAMETER NAME="C_EN_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="C_EN_WR_ADD_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_FIRST_WRITE_FLAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_LAST_WRITE_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_RESPONSE_FLAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RD_ADD_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_FIRST_READ_FLAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_LAST_READ_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_SW_REG_WR_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_EXT_EVENTS_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_NUM_MONITOR_SLOTS" VALUE="3"/>
        <PARAMETER NAME="C_ENABLE_EVENT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OF_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="C_METRIC_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_METRIC_COUNT_SCALE" VALUE="1"/>
        <PARAMETER NAME="C_GLOBAL_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAVE_SAMPLED_METRIC_CNT" VALUE="1"/>
        <PARAMETER NAME="C_METRICS_SAMPLE_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI4LITE_CORE_CLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXI_ADDR_WIDTH" VALUE="38"/>
        <PARAMETER NAME="C_SLOT_0_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_SLOT_0_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SLOT_0_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_SLOT_1_AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_SLOT_1_AXI_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_SLOT_1_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_FIFO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_2_AXI_ADDR_WIDTH" VALUE="38"/>
        <PARAMETER NAME="C_SLOT_2_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_SLOT_2_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SLOT_2_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_3_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_3_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_4_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_4_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_5_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_5_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_6_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_6_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_7_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_7_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXI_AWLEN" VALUE="7"/>
        <PARAMETER NAME="C_SLOT_1_AXI_AWLEN" VALUE="7"/>
        <PARAMETER NAME="C_SLOT_2_AXI_AWLEN" VALUE="7"/>
        <PARAMETER NAME="C_SLOT_3_AXI_AWLEN" VALUE="7"/>
        <PARAMETER NAME="C_SLOT_4_AXI_AWLEN" VALUE="7"/>
        <PARAMETER NAME="C_SLOT_5_AXI_AWLEN" VALUE="7"/>
        <PARAMETER NAME="C_SLOT_6_AXI_AWLEN" VALUE="7"/>
        <PARAMETER NAME="C_SLOT_7_AXI_AWLEN" VALUE="7"/>
        <PARAMETER NAME="C_SLOT_0_AXI_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_1_AXI_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_2_AXI_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_3_AXI_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_4_AXI_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_5_AXI_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_6_AXI_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_7_AXI_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_REG_ALL_MONITOR_SIGNALS" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT0_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT1_FIFO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_EXT_EVENT2_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT3_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT4_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT5_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT6_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT7_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_EVENT_LOG" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_AXIS_DEPTH" VALUE="16"/>
        <PARAMETER NAME="C_FIFO_AXIS_TDATA_WIDTH" VALUE="96"/>
        <PARAMETER NAME="C_AXIS_DWIDTH_ROUND_TO_32" VALUE="96"/>
        <PARAMETER NAME="C_FIFO_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_AXIS_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXI_IDS" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXI_LEN" VALUE="1"/>
        <PARAMETER NAME="C_SHOW_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXIS_TUSER" VALUE="0"/>
        <PARAMETER NAME="ENABLE_EXT_EVENTS" VALUE="1"/>
        <PARAMETER NAME="COUNTER_LOAD_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_LOG_DATA_OFFLD" VALUE="0"/>
        <PARAMETER NAME="S_AXI_OFFLD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI4_BASEADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI4_HIGHADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_EN_ALL_TRACE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_xilmonitor_apm_0"/>
        <PARAMETER NAME="ENABLE_EXT_TRIGGERS" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0010FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slot_0_axi_aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slot_0_axi_aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slot_0_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="37" NAME="slot_0_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_0_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="slot_0_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_0_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_0_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_0_axi_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="slot_0_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="slot_0_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_0_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_0_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="37" NAME="slot_0_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="slot_0_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_0_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_0_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_0_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_0_axi_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_0_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="slot_0_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_rready" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_ext_trig" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_ext_trig_stop" SIGIS="undef"/>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slot_1_axi_aclk" SIGIS="clk" SIGNAME="base_region_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slot_1_axi_aresetn" SIGIS="rst" SIGNAME="base_region_dma_pcie_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="slot_1_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="slot_1_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_1_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="slot_1_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_1_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_1_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_1_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_1_axi_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="255" NAME="slot_1_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="slot_1_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="slot_1_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_1_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="slot_1_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="slot_1_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="slot_1_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_1_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_1_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_1_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_1_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_1_axi_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="slot_1_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="255" NAME="slot_1_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_1_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_rready" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_ext_trig" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_ext_trig_stop" SIGIS="undef"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slot_2_axi_aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slot_2_axi_aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slot_2_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="37" NAME="slot_2_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_2_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="slot_2_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_2_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_2_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_2_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_2_axi_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="slot_2_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="slot_2_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_2_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_2_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_2_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="37" NAME="slot_2_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="slot_2_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_2_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_2_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_2_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_2_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_2_axi_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_2_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="slot_2_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_2_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_rready" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_ext_trig" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_ext_trig_stop" SIGIS="undef"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ext_clk_0" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_rstn_0" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_event_0_cnt_start" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_event_0_cnt_stop" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_event_0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="ext_clk_1" SIGIS="clk" SIGNAME="base_region_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_rstn_1" SIGIS="rst" SIGNAME="base_region_dma_pcie_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_event_1_cnt_start" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_event_1_cnt_stop" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_event_1" SIGIS="undef"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ext_clk_2" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_rstn_2" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_event_2_cnt_start" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_event_2_cnt_stop" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_event_2" SIGIS="undef"/>
        <PORT DIR="I" NAME="capture_event" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_event" SIGIS="undef"/>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="core_aclk" SIGIS="clk" SIGNAME="base_region_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_aresetn" SIGIS="rst" SIGNAME="base_region_dma_pcie_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_apm_sys_xilmonitor_apm_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_pr_isolation_limited_regslice_data_M_AXI" DATAWIDTH="512" NAME="SLOT_0_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="slot_0_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="slot_0_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="slot_0_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="slot_0_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="slot_0_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="slot_0_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="slot_0_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="slot_0_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="slot_0_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="slot_0_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="slot_0_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="slot_0_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="slot_0_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="slot_0_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="slot_0_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="slot_0_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="slot_0_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="slot_0_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="slot_0_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="slot_0_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="slot_0_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="slot_0_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="slot_0_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="slot_0_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="slot_0_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="slot_0_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="slot_0_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="slot_0_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="slot_0_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="slot_0_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="slot_0_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="slot_0_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="slot_0_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="slot_0_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="slot_0_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_dma_pcie_M_AXI" DATAWIDTH="256" NAME="SLOT_1_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_dma_pcie_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="slot_1_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="slot_1_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="slot_1_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="slot_1_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="slot_1_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="slot_1_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="slot_1_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="slot_1_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="slot_1_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="slot_1_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="slot_1_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="slot_1_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="slot_1_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="slot_1_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="slot_1_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="slot_1_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="slot_1_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="slot_1_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="slot_1_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="slot_1_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="slot_1_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="slot_1_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="slot_1_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="slot_1_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="slot_1_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="slot_1_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="slot_1_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="slot_1_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="slot_1_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="slot_1_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="slot_1_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="slot_1_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="slot_1_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="slot_1_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="slot_1_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_pr_isolation_limited_regslice_data_2_M_AXI" DATAWIDTH="512" NAME="SLOT_2_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="slot_2_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="slot_2_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="slot_2_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="slot_2_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="slot_2_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="slot_2_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="slot_2_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="slot_2_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="slot_2_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="slot_2_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="slot_2_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="slot_2_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="slot_2_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="slot_2_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="slot_2_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="slot_2_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="slot_2_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="slot_2_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="slot_2_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="slot_2_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="slot_2_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="slot_2_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="slot_2_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="slot_2_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="slot_2_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="slot_2_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="slot_2_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="slot_2_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="slot_2_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="slot_2_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="slot_2_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="slot_2_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="slot_2_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="slot_2_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="slot_2_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/apm_sys/xilmonitor_fifo0" HWVERSION="4.1" INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_fifo_mm_s" VLNV="xilinx.com:ip:axi_fifo_mm_s:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_fifo_mm_s;v=v4_1;d=pg080-axi-fifo-mm-s.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI_FULL" NAME="Mem1" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_TX_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_RX_FIFO_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_TX_FIFO_PF_THRESHOLD" VALUE="507"/>
        <PARAMETER NAME="C_TX_FIFO_PE_THRESHOLD" VALUE="2"/>
        <PARAMETER NAME="C_RX_FIFO_PF_THRESHOLD" VALUE="4091"/>
        <PARAMETER NAME="C_RX_FIFO_PE_THRESHOLD" VALUE="2"/>
        <PARAMETER NAME="C_USE_TX_CUT_THROUGH" VALUE="0"/>
        <PARAMETER NAME="C_DATA_INTERFACE_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_USE_RX_CUT_THROUGH" VALUE="1"/>
        <PARAMETER NAME="C_USE_TX_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_TX_CTRL" VALUE="0"/>
        <PARAMETER NAME="C_USE_RX_DATA" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="C_AXI_STR_TXC_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_CTRL"/>
        <PARAMETER NAME="C_AXI_STR_TXD_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER NAME="C_AXI_STR_RXD_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_xilmonitor_fifo0_0"/>
        <PARAMETER NAME="C_AXI_STR_TXC_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_STR_TXD_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_STR_RXD_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00110000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00110FFF"/>
        <PARAMETER NAME="C_AXI4_BASEADDR" VALUE="0x002000000000"/>
        <PARAMETER NAME="C_AXI4_HIGHADDR" VALUE="0x0020FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi4_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi4_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi4_arlen" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_arsize" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi4_arburst" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_arlock" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi4_arcache" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_arprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_arvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_arready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi4_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="s_axi4_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi4_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_rlast" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_rvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_rready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_prmry_reset_out_n" SIGIS="rst"/>
        <PORT DIR="I" NAME="axi_str_rxd_tvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_axi_str_rxd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_str_rxd_tready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_axi_str_rxd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_str_rxd_tlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="axi_str_rxd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_axi_str_rxd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_str_rxd_tid" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_axi_str_rxd_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_apm_sys_xilmonitor_subset0_M_AXIS" NAME="AXI_STR_RXD" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="axi_str_rxd_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="axi_str_rxd_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="axi_str_rxd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="axi_str_rxd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="axi_str_rxd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_aximm_M02_AXI" DATAWIDTH="128" NAME="S_AXI_FULL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi4_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi4_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi4_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi4_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi4_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi4_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi4_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi4_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi4_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi4_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi4_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi4_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi4_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi4_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi4_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi4_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/apm_sys/xilmonitor_subset0" HWVERSION="1.1" INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="96"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000100111"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000100111"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="12"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="32'b00000000000000000000000000000000,tdata[95:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="tid[0:0]"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="4'b1111,tstrb[11:0]"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_xilmonitor_subset0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="m_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_axi_str_rxd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="axi_str_rxd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_axi_str_rxd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="axi_str_rxd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_axi_str_rxd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="axi_str_rxd_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_axi_str_rxd_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="axi_str_rxd_tid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_apm_sys_xilmonitor_apm_M_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_apm_sys_xilmonitor_subset0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/expanded_resets/logic_reset_op" HWVERSION="2.0" INSTANCE="expanded_region_expanded_resets_logic_reset_op" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_logic_reset_op_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_perst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="perst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_expanded_resets_logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="sys_rst"/>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/expanded_resets/psreset_ddrmem_n" HWVERSION="5.0" INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_psreset_ddrmem_n_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="expanded_region_memory_ddrmem_c0_ddr3_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="expanded_region_memory_ddrmem_c0_ddr3_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst" SIGNAME="expanded_region_memory_ddrmem_2_c0_ddr3_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_ddrmem_n_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_aresetn"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/expanded_resets/psreset_ddrmem_n_2" HWVERSION="5.0" INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_psreset_ddrmem_n_2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="expanded_region_memory_ddrmem_2_c0_ddr3_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="expanded_region_memory_ddrmem_2_c0_ddr3_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_ddrmem_n_2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_aresetn"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/expanded_resets/psreset_flashprog" HWVERSION="5.0" INSTANCE="expanded_region_expanded_resets_psreset_flashprog" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_psreset_flashprog_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="20000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="base_region_base_clocking_clkwiz_system_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_flashprog_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="flash_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/expanded_resets/psreset_system" HWVERSION="5.0" INSTANCE="expanded_region_expanded_resets_psreset_system" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_psreset_system_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="base_region_dma_pcie_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_ddrmem_n_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="base_region_base_clocking_clkwiz_system_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_kernel_pr" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_regslice_pr" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_system_pr" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="slot_0_axi_aresetn"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="slot_2_axi_aresetn"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="ext_rstn_0"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="ext_rstn_2"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="m_axis_aresetn"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_subset0" PORT="aresetn"/>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="ARESETN"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="aresetn"/>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_flashprog" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/interconnect_axilite" HWVERSION="2.1" INSTANCE="expanded_region_interconnect_axilite" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="10"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_interconnect_axilite_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="base_region_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="base_region_dma_pcie_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="expanded_region_memory_ddrmem_c0_ddr3_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_ddrmem_n_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="expanded_region_memory_ddrmem_2_c0_ddr3_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_ddrmem_n_2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n_2" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axil_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axil_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_pr_support_limited_flash_programmer" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_apm_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_apm" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_gate_pr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_gate_pr" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="base_region_featureid_gpio_featureid_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_featureid_gpio_featureid" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_ddr_calib_status_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef" SIGNAME="base_region_base_clocking_clkconv_clkwiz_kernel_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkconv_clkwiz_kernel" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="base_region_dma_pcie_M_AXI_LITE" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M06_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M07_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M08_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M08_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M08_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M08_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M08_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M08_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M09_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M09_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M09_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M09_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M09_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M09_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M09_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M09_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M09_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M09_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M09_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M09_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="xcl_design_interconnect_aximm_0" BDTYPE="SBD" DRIVERMODE="CORE" FULLNAME="/expanded_region/interconnect_aximm" HWVERSION="1.0" INSTANCE="expanded_region_interconnect_aximm" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="NUM_SI" VALUE="3"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="4"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_interconnect_aximm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="expanded_region_memory_ddrmem_c0_ddr3_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk2" SIGIS="clk" SIGNAME="base_region_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk3" SIGIS="clk" SIGNAME="expanded_region_memory_ddrmem_2_c0_ddr3_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="base_region_dma_pcie_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_dma_pcie" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_ddr3_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_ddr3_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="expanded_region_apm_sys_xilmonitor_fifo0_s_axi4_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_apm_sys_xilmonitor_fifo0" PORT="s_axi4_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="base_region_dma_pcie_M_AXI" DATAWIDTH="256" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_dma_pcie_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_pr_isolation_limited_regslice_data_M_AXI" DATAWIDTH="512" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_pr_isolation_limited_regslice_data_2_M_AXI" DATAWIDTH="512" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_aximm_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_ddrmem_0_c0_ddr3_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_aximm_M01_AXI" DATAWIDTH="512" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_ddrmem_2_0_c0_ddr3_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_aximm_M02_AXI" DATAWIDTH="128" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/memory/ddrmem" HWVERSION="1.3" INSTANCE="expanded_region_memory_ddrmem" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr3" VLNV="xilinx.com:ip:ddr3:1.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ddr3;v=v1_3;d=pg150-ultrascale-memory-ip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR3_MEMORY_MAP" NAME="C0_DDR3_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR3_MEMORY_MAP" NAME="C0_DDR3_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR3_SDRAM"/>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C0.MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C0.BUFG_LOC_1" VALUE="X1Y46"/>
        <PARAMETER NAME="C0.BUFG_LOC_2" VALUE="X1Y7"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_1" VALUE="X1Y7"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_2" VALUE="X1Y6"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.MMCM_IDX_BANK" VALUE="1"/>
        <PARAMETER NAME="C0.CENTER_BANK_CLOCK_REGION" VALUE="0"/>
        <PARAMETER NAME="C0.CENTER_BANK_MMCME3_ADV_SITE" VALUE="0"/>
        <PARAMETER NAME="C0.SYSCLK_CENTER_INFO" VALUE="FALSE"/>
        <PARAMETER NAME="PING_PONG_PHY" VALUE="1"/>
        <PARAMETER NAME="C0.DDR3_CS_ADDR" VALUE="30"/>
        <PARAMETER NAME="C0.DDR3_VrefVoltage" VALUE="0.75"/>
        <PARAMETER NAME="C0.DDR3_AL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_DQ_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR3_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="C0.DDR3_DM_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR3_DQS_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR3_nCS_PER_RANK" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_MEM_DEVICE_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR3_USE_DM_PORT" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR3_ROW_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.DDR3_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0.DDR3_BANK_GROUP_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_CK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_CKE_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_CS_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_ODT_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_MEMORY_TYPE" VALUE="SODIMMs"/>
        <PARAMETER NAME="C0.DDR3_MEMORY_PART" VALUE="MT18KSF1G72HZ-1G6"/>
        <PARAMETER NAME="C0.DDR3_DATA_MASK" VALUE="9"/>
        <PARAMETER NAME="C0.DDR3_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.DDR3_SPEED_GRADE" VALUE="125"/>
        <PARAMETER NAME="C0.DDR3_MEM_DENSITY" VALUE="8GB"/>
        <PARAMETER NAME="C0.DDR3_MEM_DENSITY_MB" VALUE="4096"/>
        <PARAMETER NAME="C0.DDR3_MEM_DENSITY_GB" VALUE="4"/>
        <PARAMETER NAME="C0.DDR3_COMP_DENSITY" VALUE="4Gb"/>
        <PARAMETER NAME="C0.DDR3_MEM_COMP_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0.DDR3_DATABITS_PER_STROBE" VALUE="8"/>
        <PARAMETER NAME="C0.DDR3_RANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_IO_VOLTAGE" VALUE="1.35V"/>
        <PARAMETER NAME="C0.DDR3_MIN_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="C0.DDR3_MAX_PERIOD" VALUE="3300"/>
        <PARAMETER NAME="C0.DDR3_MR0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_MR2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_nAL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_BURST_MODE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_BURST_TYPE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_CL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_CWL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_OUTPUT_DRV" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_RTT_NOM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_RTT_WR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_MEM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_DBAW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_tCK" VALUE="1250"/>
        <PARAMETER NAME="C0.DDR3_Configuration" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_tFAW" VALUE="24"/>
        <PARAMETER NAME="C0.DDR3_tMRD" VALUE="1"/>
        <PARAMETER NAME="C0.DDR3_tRAS" VALUE="28"/>
        <PARAMETER NAME="C0.DDR3_tRCD" VALUE="11"/>
        <PARAMETER NAME="C0.DDR3_tREFI" VALUE="6240"/>
        <PARAMETER NAME="C0.DDR3_tRFC" VALUE="208"/>
        <PARAMETER NAME="C0.DDR3_tRP" VALUE="11"/>
        <PARAMETER NAME="C0.DDR3_tWR" VALUE="12"/>
        <PARAMETER NAME="C0.DDR3_tRRD" VALUE="5"/>
        <PARAMETER NAME="C0.DDR3_tRTP" VALUE="6"/>
        <PARAMETER NAME="C0.DDR3_tRRD_S"/>
        <PARAMETER NAME="C0.DDR3_tRRD_L"/>
        <PARAMETER NAME="C0.DDR3_tWTR" VALUE="6"/>
        <PARAMETER NAME="C0.DDR3_tWTR_S"/>
        <PARAMETER NAME="C0.DDR3_tWTR_L"/>
        <PARAMETER NAME="C0.DDR3_tXPR" VALUE="54"/>
        <PARAMETER NAME="C0.DDR3_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_tZQCS" VALUE="64"/>
        <PARAMETER NAME="C0.DDR3_tZQINIT" VALUE="128"/>
        <PARAMETER NAME="C0.DDR3_CLKOUTPHY_MODE" VALUE="VCO_2X"/>
        <PARAMETER NAME="C0.DDR3_CLKOUT0_DIVIDE" VALUE="7"/>
        <PARAMETER NAME="C0.DDR3_CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_CLKFBOUT_MULT" VALUE="7"/>
        <PARAMETER NAME="C0.DDR3_DIVCLK_DIVIDE" VALUE="2"/>
        <PARAMETER NAME="CAL_INPUT_CLK_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="C0.DDR3_CLKIN_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="C0.DDR3_HR_MIN_FREQ" VALUE="1500"/>
        <PARAMETER NAME="C0.DDR3_DCI_CASCADE_CUTOFF" VALUE="1250"/>
        <PARAMETER NAME="C0.DDR3_IS_FASTER_SPEED_RAM" VALUE="No"/>
        <PARAMETER NAME="C0.DDR3_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR3_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C0.DDR3_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.DDR3_MEM_SIZE" VALUE="8589934592"/>
        <PARAMETER NAME="C0.DDR3_UI_CLOCK" VALUE="200000000"/>
        <PARAMETER NAME="C0.DDR3_CA_MIRROR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_IS_CUSTOM" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_AUTO_AP_COL_A3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_MCS_ECC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_Slot" VALUE="1"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="CUSTOM_PART_ATTRIBUTES" VALUE="NONE"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT0_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="Debug_Signal" VALUE="Disable"/>
        <PARAMETER NAME="Simulation_Mode" VALUE="0"/>
        <PARAMETER NAME="IOPowerReduction" VALUE="OFF"/>
        <PARAMETER NAME="Enable_SysPorts" VALUE="true"/>
        <PARAMETER NAME="Phy_Only" VALUE="Complete_Memory_Controller"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0_CLOCK_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="IS_FROM_PHY" VALUE="1"/>
        <PARAMETER NAME="RECONFIG_XSDB_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="AL_SEL" VALUE="0"/>
        <PARAMETER NAME="Example_TG" VALUE="SIMPLE_TG"/>
        <PARAMETER NAME="TIMING_OP1" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP2" VALUE="false"/>
        <PARAMETER NAME="DIFF_TERM_SYSCLK" VALUE="false"/>
        <PARAMETER NAME="C0_DDR3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0.DDR3_TimePeriod" VALUE="1250"/>
        <PARAMETER NAME="C0.DDR3_InputClockPeriod" VALUE="2500"/>
        <PARAMETER NAME="C0.DDR3_Specify_MandD" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_PhyClockRatio" VALUE="4:1"/>
        <PARAMETER NAME="C0.DDR3_MemoryType" VALUE="SODIMMs"/>
        <PARAMETER NAME="C0.DDR3_MemoryPart" VALUE="MT18KSF1G72HZ-1G6"/>
        <PARAMETER NAME="C0.DDR3_MemoryVoltage" VALUE="1.5V"/>
        <PARAMETER NAME="C0.DDR3_DataWidth" VALUE="72"/>
        <PARAMETER NAME="C0.DDR3_DataMask" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_Ecc" VALUE="true"/>
        <PARAMETER NAME="C0.DDR3_AxiSelection" VALUE="true"/>
        <PARAMETER NAME="C0.DDR3_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.DDR3_BurstLength" VALUE="8"/>
        <PARAMETER NAME="C0.DDR3_BurstType" VALUE="Sequential"/>
        <PARAMETER NAME="C0.DDR3_OutputDriverImpedenceControl" VALUE="RZQ/7"/>
        <PARAMETER NAME="C0.DDR3_OnDieTermination" VALUE="RZQ/6"/>
        <PARAMETER NAME="C0.DDR3_CasLatency" VALUE="11"/>
        <PARAMETER NAME="C0.DDR3_CasWriteLatency" VALUE="8"/>
        <PARAMETER NAME="C0.DDR3_ChipSelect" VALUE="true"/>
        <PARAMETER NAME="C0.DDR3_isCKEShared" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_SELF_REFRESH" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_AxiDataWidth" VALUE="512"/>
        <PARAMETER NAME="C0.DDR3_AxiArbitrationScheme" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.DDR3_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_AxiAddressWidth" VALUE="33"/>
        <PARAMETER NAME="C0.DDR3_AxiIDWidth" VALUE="1"/>
        <PARAMETER NAME="C0.DDR3_Capacity" VALUE="512"/>
        <PARAMETER NAME="C0.DDR3_Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C0.DDR3_MemoryName" VALUE="MainMemory"/>
        <PARAMETER NAME="C0.DDR3_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_UserRefresh_ZQCS" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_CustomParts" VALUE="no_file_loaded"/>
        <PARAMETER NAME="C0.DDR3_isCustom" VALUE="false"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="CLKOUT6" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_ddrmem_0"/>
        <PARAMETER NAME="No_Controller" VALUE="1"/>
        <PARAMETER NAME="System_Clock" VALUE="Differential"/>
        <PARAMETER NAME="Reference_Clock" VALUE="Differential"/>
        <PARAMETER NAME="IO_Power_Reduction" VALUE="false"/>
        <PARAMETER NAME="DCI_Cascade" VALUE="false"/>
        <PARAMETER NAME="Default_Bank_Selections" VALUE="false"/>
        <PARAMETER NAME="Internal_Vref" VALUE="true"/>
        <PARAMETER NAME="MCS_DBG_EN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="c0_init_calib_complete" SIGIS="undef" SIGNAME="expanded_region_memory_ddrmem_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_logic_ddrcalib_op" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dbg_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="c0_sys_clk_p" SIGIS="undef"/>
        <PORT DIR="I" NAME="c0_sys_clk_n" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="dbg_bus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="c0_ddr3_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="c0_ddr3_ba" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="c0_ddr3_cas_n" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_cke" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_ck_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_ck_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_cs_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="71" NAME="c0_ddr3_dq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="8" NAME="c0_ddr3_dqs_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="8" NAME="c0_ddr3_dqs_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_odt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="c0_ddr3_ras_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="c0_ddr3_reset_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="c0_ddr3_we_n" SIGIS="undef"/>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="c0_ddr3_ui_clk" SIGIS="clk" SIGNAME="expanded_region_memory_ddrmem_c0_ddr3_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_ui_clk_sync_rst" SIGIS="rst" SIGNAME="expanded_region_memory_ddrmem_c0_ddr3_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_ddrmem_n_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_ctrl_awready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr3_s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_ctrl_wready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr3_s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_ctrl_bready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_ctrl_arready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr3_s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_ctrl_rready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c0_ddr3_s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_interrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr3_s_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="32" NAME="c0_ddr3_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr3_s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr3_s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr3_s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr3_s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr3_s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr3_s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr3_s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_awvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_awready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c0_ddr3_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c0_ddr3_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_wlast" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_wvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_wready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_bready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr3_s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_bvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr3_s_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="32" NAME="c0_ddr3_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr3_s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr3_s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr3_s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr3_s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr3_s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr3_s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr3_s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_arvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_arready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_rready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_rlast" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_rvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr3_s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="c0_ddr3_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_logic_reset_op" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_c1_sys" NAME="C0_SYS_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="400000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="c0_sys_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="c0_sys_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_memory_ddrmem_C0_DDR3" DATAWIDTH="72" NAME="C0_DDR3" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="SODIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MT18KSF1G72HZ-1G6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="false"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="8"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="c0_ddr3_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr3_ba"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="c0_ddr3_cas_n"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="c0_ddr3_ck_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="c0_ddr3_ck_p"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr3_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr3_cs_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr3_dq"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="c0_ddr3_dqs_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="c0_ddr3_dqs_p"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr3_odt"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="c0_ddr3_ras_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr3_reset_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="c0_ddr3_we_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M03_AXI" DATAWIDTH="32" NAME="C0_DDR3_S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_ddrmem_0_c0_ddr3_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr3_s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr3_s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr3_s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr3_s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr3_s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr3_s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr3_s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr3_s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr3_s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr3_s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr3_s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr3_s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr3_s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr3_s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr3_s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr3_s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_aximm_M00_AXI" DATAWIDTH="512" NAME="C0_DDR3_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_ddrmem_0_c0_ddr3_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr3_s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c0_ddr3_s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c0_ddr3_s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c0_ddr3_s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c0_ddr3_s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c0_ddr3_s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c0_ddr3_s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c0_ddr3_s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr3_s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c0_ddr3_s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr3_s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr3_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr3_s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr3_s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c0_ddr3_s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr3_s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr3_s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr3_s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr3_s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr3_s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr3_s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr3_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c0_ddr3_s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr3_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr3_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr3_s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr3_s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c0_ddr3_s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c0_ddr3_s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr3_s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr3_s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr3_s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr3_s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr3_s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr3_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr3_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr3_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/memory/ddrmem_2" HWVERSION="1.3" INSTANCE="expanded_region_memory_ddrmem_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr3" VLNV="xilinx.com:ip:ddr3:1.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ddr3;v=v1_3;d=pg150-ultrascale-memory-ip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR3_MEMORY_MAP" NAME="C0_DDR3_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR3_MEMORY_MAP" NAME="C0_DDR3_ADDRESS_BLOCK" RANGE="8589934592" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR3_SDRAM"/>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C0.MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C0.BUFG_LOC_1" VALUE="X1Y46"/>
        <PARAMETER NAME="C0.BUFG_LOC_2" VALUE="X1Y7"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_1" VALUE="X1Y7"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_2" VALUE="X1Y6"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.MMCM_IDX_BANK" VALUE="1"/>
        <PARAMETER NAME="C0.CENTER_BANK_CLOCK_REGION" VALUE="0"/>
        <PARAMETER NAME="C0.CENTER_BANK_MMCME3_ADV_SITE" VALUE="0"/>
        <PARAMETER NAME="C0.SYSCLK_CENTER_INFO" VALUE="FALSE"/>
        <PARAMETER NAME="PING_PONG_PHY" VALUE="1"/>
        <PARAMETER NAME="C0.DDR3_CS_ADDR" VALUE="30"/>
        <PARAMETER NAME="C0.DDR3_VrefVoltage" VALUE="0.75"/>
        <PARAMETER NAME="C0.DDR3_AL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_DQ_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR3_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="C0.DDR3_DM_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR3_DQS_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR3_nCS_PER_RANK" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_MEM_DEVICE_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR3_USE_DM_PORT" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR3_ROW_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.DDR3_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0.DDR3_BANK_GROUP_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_CK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_CKE_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_CS_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_ODT_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_MEMORY_TYPE" VALUE="SODIMMs"/>
        <PARAMETER NAME="C0.DDR3_MEMORY_PART" VALUE="MT18KSF1G72HZ-1G6"/>
        <PARAMETER NAME="C0.DDR3_DATA_MASK" VALUE="9"/>
        <PARAMETER NAME="C0.DDR3_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.DDR3_SPEED_GRADE" VALUE="125"/>
        <PARAMETER NAME="C0.DDR3_MEM_DENSITY" VALUE="8GB"/>
        <PARAMETER NAME="C0.DDR3_MEM_DENSITY_MB" VALUE="4096"/>
        <PARAMETER NAME="C0.DDR3_MEM_DENSITY_GB" VALUE="4"/>
        <PARAMETER NAME="C0.DDR3_COMP_DENSITY" VALUE="4Gb"/>
        <PARAMETER NAME="C0.DDR3_MEM_COMP_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0.DDR3_DATABITS_PER_STROBE" VALUE="8"/>
        <PARAMETER NAME="C0.DDR3_RANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR3_IO_VOLTAGE" VALUE="1.35V"/>
        <PARAMETER NAME="C0.DDR3_MIN_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="C0.DDR3_MAX_PERIOD" VALUE="3300"/>
        <PARAMETER NAME="C0.DDR3_MR0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_MR2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_nAL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_BURST_MODE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_BURST_TYPE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_CL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_CWL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_OUTPUT_DRV" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_RTT_NOM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_RTT_WR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_MEM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_DBAW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_tCK" VALUE="1250"/>
        <PARAMETER NAME="C0.DDR3_Configuration" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_tFAW" VALUE="24"/>
        <PARAMETER NAME="C0.DDR3_tMRD" VALUE="1"/>
        <PARAMETER NAME="C0.DDR3_tRAS" VALUE="28"/>
        <PARAMETER NAME="C0.DDR3_tRCD" VALUE="11"/>
        <PARAMETER NAME="C0.DDR3_tREFI" VALUE="6240"/>
        <PARAMETER NAME="C0.DDR3_tRFC" VALUE="208"/>
        <PARAMETER NAME="C0.DDR3_tRP" VALUE="11"/>
        <PARAMETER NAME="C0.DDR3_tWR" VALUE="12"/>
        <PARAMETER NAME="C0.DDR3_tRRD" VALUE="5"/>
        <PARAMETER NAME="C0.DDR3_tRTP" VALUE="6"/>
        <PARAMETER NAME="C0.DDR3_tRRD_S"/>
        <PARAMETER NAME="C0.DDR3_tRRD_L"/>
        <PARAMETER NAME="C0.DDR3_tWTR" VALUE="6"/>
        <PARAMETER NAME="C0.DDR3_tWTR_S"/>
        <PARAMETER NAME="C0.DDR3_tWTR_L"/>
        <PARAMETER NAME="C0.DDR3_tXPR" VALUE="54"/>
        <PARAMETER NAME="C0.DDR3_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_tZQCS" VALUE="64"/>
        <PARAMETER NAME="C0.DDR3_tZQINIT" VALUE="128"/>
        <PARAMETER NAME="C0.DDR3_CLKOUTPHY_MODE" VALUE="VCO_2X"/>
        <PARAMETER NAME="C0.DDR3_CLKOUT0_DIVIDE" VALUE="7"/>
        <PARAMETER NAME="C0.DDR3_CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_CLKFBOUT_MULT" VALUE="7"/>
        <PARAMETER NAME="C0.DDR3_DIVCLK_DIVIDE" VALUE="2"/>
        <PARAMETER NAME="CAL_INPUT_CLK_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="C0.DDR3_CLKIN_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="C0.DDR3_HR_MIN_FREQ" VALUE="1500"/>
        <PARAMETER NAME="C0.DDR3_DCI_CASCADE_CUTOFF" VALUE="1250"/>
        <PARAMETER NAME="C0.DDR3_IS_FASTER_SPEED_RAM" VALUE="No"/>
        <PARAMETER NAME="C0.DDR3_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR3_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C0.DDR3_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.DDR3_MEM_SIZE" VALUE="8589934592"/>
        <PARAMETER NAME="C0.DDR3_UI_CLOCK" VALUE="200000000"/>
        <PARAMETER NAME="C0.DDR3_CA_MIRROR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_IS_CUSTOM" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_AUTO_AP_COL_A3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_MCS_ECC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR3_Slot" VALUE="1"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="CUSTOM_PART_ATTRIBUTES" VALUE="NONE"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT0_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="Debug_Signal" VALUE="Disable"/>
        <PARAMETER NAME="Simulation_Mode" VALUE="0"/>
        <PARAMETER NAME="IOPowerReduction" VALUE="OFF"/>
        <PARAMETER NAME="Enable_SysPorts" VALUE="true"/>
        <PARAMETER NAME="Phy_Only" VALUE="Complete_Memory_Controller"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0_CLOCK_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="IS_FROM_PHY" VALUE="1"/>
        <PARAMETER NAME="RECONFIG_XSDB_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="AL_SEL" VALUE="0"/>
        <PARAMETER NAME="Example_TG" VALUE="SIMPLE_TG"/>
        <PARAMETER NAME="TIMING_OP1" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP2" VALUE="false"/>
        <PARAMETER NAME="DIFF_TERM_SYSCLK" VALUE="false"/>
        <PARAMETER NAME="C0_DDR3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0.DDR3_TimePeriod" VALUE="1250"/>
        <PARAMETER NAME="C0.DDR3_InputClockPeriod" VALUE="2500"/>
        <PARAMETER NAME="C0.DDR3_Specify_MandD" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_PhyClockRatio" VALUE="4:1"/>
        <PARAMETER NAME="C0.DDR3_MemoryType" VALUE="SODIMMs"/>
        <PARAMETER NAME="C0.DDR3_MemoryPart" VALUE="MT18KSF1G72HZ-1G6"/>
        <PARAMETER NAME="C0.DDR3_MemoryVoltage" VALUE="1.5V"/>
        <PARAMETER NAME="C0.DDR3_DataWidth" VALUE="72"/>
        <PARAMETER NAME="C0.DDR3_DataMask" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_Ecc" VALUE="true"/>
        <PARAMETER NAME="C0.DDR3_AxiSelection" VALUE="true"/>
        <PARAMETER NAME="C0.DDR3_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.DDR3_BurstLength" VALUE="8"/>
        <PARAMETER NAME="C0.DDR3_BurstType" VALUE="Sequential"/>
        <PARAMETER NAME="C0.DDR3_OutputDriverImpedenceControl" VALUE="RZQ/7"/>
        <PARAMETER NAME="C0.DDR3_OnDieTermination" VALUE="RZQ/6"/>
        <PARAMETER NAME="C0.DDR3_CasLatency" VALUE="11"/>
        <PARAMETER NAME="C0.DDR3_CasWriteLatency" VALUE="8"/>
        <PARAMETER NAME="C0.DDR3_ChipSelect" VALUE="true"/>
        <PARAMETER NAME="C0.DDR3_isCKEShared" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_SELF_REFRESH" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_AxiDataWidth" VALUE="512"/>
        <PARAMETER NAME="C0.DDR3_AxiArbitrationScheme" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.DDR3_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_AxiAddressWidth" VALUE="33"/>
        <PARAMETER NAME="C0.DDR3_AxiIDWidth" VALUE="1"/>
        <PARAMETER NAME="C0.DDR3_Capacity" VALUE="512"/>
        <PARAMETER NAME="C0.DDR3_Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="C0.DDR3_MemoryName" VALUE="MainMemory"/>
        <PARAMETER NAME="C0.DDR3_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_UserRefresh_ZQCS" VALUE="false"/>
        <PARAMETER NAME="C0.DDR3_CustomParts" VALUE="no_file_loaded"/>
        <PARAMETER NAME="C0.DDR3_isCustom" VALUE="false"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="CLKOUT6" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_ddrmem_2_0"/>
        <PARAMETER NAME="No_Controller" VALUE="1"/>
        <PARAMETER NAME="System_Clock" VALUE="Differential"/>
        <PARAMETER NAME="Reference_Clock" VALUE="Differential"/>
        <PARAMETER NAME="IO_Power_Reduction" VALUE="false"/>
        <PARAMETER NAME="DCI_Cascade" VALUE="false"/>
        <PARAMETER NAME="Default_Bank_Selections" VALUE="false"/>
        <PARAMETER NAME="Internal_Vref" VALUE="true"/>
        <PARAMETER NAME="MCS_DBG_EN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x000200000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0003FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="c0_init_calib_complete" SIGIS="undef" SIGNAME="expanded_region_memory_ddrmem_2_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_logic_ddrcalib_op" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dbg_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="c0_sys_clk_p" SIGIS="undef"/>
        <PORT DIR="I" NAME="c0_sys_clk_n" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="dbg_bus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="c0_ddr3_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="c0_ddr3_ba" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="c0_ddr3_cas_n" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_cke" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_ck_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_ck_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_cs_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="71" NAME="c0_ddr3_dq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="8" NAME="c0_ddr3_dqs_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="8" NAME="c0_ddr3_dqs_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_odt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="c0_ddr3_ras_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="c0_ddr3_reset_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="c0_ddr3_we_n" SIGIS="undef"/>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="c0_ddr3_ui_clk" SIGIS="clk" SIGNAME="expanded_region_memory_ddrmem_2_c0_ddr3_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n_2" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="aclk3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_ui_clk_sync_rst" SIGIS="rst" SIGNAME="expanded_region_memory_ddrmem_2_c0_ddr3_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n" PORT="aux_reset_in"/>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n_2" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_aresetn" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_ddrmem_n_2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_ddrmem_n_2" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_ctrl_awready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr3_s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_ctrl_wready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr3_s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_ctrl_bready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_ctrl_arready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr3_s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_ctrl_rready" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c0_ddr3_s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_interrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr3_s_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="32" NAME="c0_ddr3_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr3_s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr3_s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr3_s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr3_s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr3_s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr3_s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr3_s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_awvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_awready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c0_ddr3_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c0_ddr3_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_wlast" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_wvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_wready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_bready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr3_s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_bvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr3_s_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="32" NAME="c0_ddr3_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr3_s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr3_s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr3_s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr3_s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr3_s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr3_s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr3_s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_arvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_arready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr3_s_axi_rready" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_rlast" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr3_s_axi_rvalid" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr3_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr3_s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="c0_ddr3_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_aximm_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_aximm" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_logic_reset_op" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_c0_sys" NAME="C0_SYS_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="400000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="c0_sys_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="c0_sys_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_memory_ddrmem_2_C0_DDR3" DATAWIDTH="72" NAME="C0_DDR3" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="SODIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MT18KSF1G72HZ-1G6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="false"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="8"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="c0_ddr3_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr3_ba"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="c0_ddr3_cas_n"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="c0_ddr3_ck_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="c0_ddr3_ck_p"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr3_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr3_cs_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr3_dq"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="c0_ddr3_dqs_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="c0_ddr3_dqs_p"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr3_odt"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="c0_ddr3_ras_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr3_reset_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="c0_ddr3_we_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M04_AXI" DATAWIDTH="32" NAME="C0_DDR3_S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_ddrmem_2_0_c0_ddr3_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr3_s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr3_s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr3_s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr3_s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr3_s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr3_s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr3_s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr3_s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr3_s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr3_s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr3_s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr3_s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr3_s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr3_s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr3_s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr3_s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_aximm_M01_AXI" DATAWIDTH="512" NAME="C0_DDR3_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xcl_design_ddrmem_2_0_c0_ddr3_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr3_s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c0_ddr3_s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c0_ddr3_s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c0_ddr3_s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c0_ddr3_s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c0_ddr3_s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c0_ddr3_s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c0_ddr3_s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr3_s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c0_ddr3_s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr3_s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr3_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr3_s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr3_s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c0_ddr3_s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr3_s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr3_s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr3_s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr3_s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr3_s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr3_s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr3_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c0_ddr3_s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr3_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr3_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr3_s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr3_s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c0_ddr3_s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c0_ddr3_s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr3_s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr3_s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr3_s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr3_s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr3_s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr3_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr3_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr3_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/memory/logic_ddrcalib_op" HWVERSION="2.0" INSTANCE="expanded_region_memory_logic_ddrcalib_op" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_logic_ddrcalib_op_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_memory_ddrmem_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_memory_ddrmem_2_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_memory_ddrmem_2" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_memory_logic_ddrcalib_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="init_calib_complete"/>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_ddr_calib_status" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/pr_support_limited/const_gnd_mem_dm" HWVERSION="1.1" INSTANCE="expanded_region_pr_support_limited_const_gnd_mem_dm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="000000000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_const_gnd_mem_dm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="8" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_pr_support_limited_const_gnd_mem_dm_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_ddr3_dm"/>
            <CONNECTION INSTANCE="External_Ports" PORT="c1_ddr3_dm"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/expanded_region/pr_support_limited/flash_programmer" HWVERSION="1.0" INSTANCE="expanded_region_pr_support_limited_flash_programmer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_to_BPI" VLNV="xilinx.com:user:AXI_to_BPI:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_flash_programmer_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00040000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0004FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="flash_rst" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_flashprog_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_flashprog" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="20000000" DIR="I" NAME="flash_clk" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="26" NAME="flash_A" RIGHT="1" SIGIS="undef" SIGNAME="expanded_region_pr_support_limited_flash_programmer_flash_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="flash_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="flash_DQ" RIGHT="4" SIGIS="undef" SIGNAME="External_Ports_flash_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="flash_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="flash_OE_N" SIGIS="undef" SIGNAME="expanded_region_pr_support_limited_flash_programmer_flash_OE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="flash_OE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="flash_WE_N" SIGIS="undef" SIGNAME="expanded_region_pr_support_limited_flash_programmer_flash_WE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="flash_WE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="flash_ADV_N" SIGIS="undef" SIGNAME="expanded_region_pr_support_limited_flash_programmer_flash_ADV_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="flash_ADV_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="expanded_region_expanded_resets_psreset_system_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_expanded_resets_psreset_system" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="expanded_region_interconnect_axilite_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="expanded_region_interconnect_axilite" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_interconnect_axilite_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="xcl_design_u_ocl_region_0" BDTYPE="SBD" DRIVERMODE="CORE" FULLNAME="/expanded_region/u_ocl_region" HWVERSION="1.0" INSTANCE="expanded_region_u_ocl_region" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ocl_block" VLNV="xilinx.com:ip:ocl_block:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="xcl_design_u_ocl_region_0"/>
        <PARAMETER NAME="M_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="M_ADDR_WIDTH" VALUE="38"/>
        <PARAMETER NAME="M_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="S_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="USER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="USE_PR" VALUE="true"/>
        <PARAMETER NAME="USE_SYNTH" VALUE="false"/>
        <PARAMETER NAME="SYNC_RESET" VALUE="true"/>
        <PARAMETER NAME="TIEOFF_KERNEL_RESET" VALUE="false"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_KERNELS" VALUE="2"/>
        <PARAMETER NAME="KERNEL_TYPE" VALUE="ADD_ONE"/>
        <PARAMETER NAME="KERNEL_VLNV" VALUE="none"/>
        <PARAMETER NAME="HAS_KERNEL_CLOCK" VALUE="true"/>
        <PARAMETER NAME="HAS_KERNEL_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="HAS_CONTROL_CLOCK" VALUE="false"/>
        <PARAMETER NAME="USE_BSCAN" VALUE="false"/>
        <PARAMETER NAME="S_MEM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S_MEM_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="S_MEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_S_MEM" VALUE="false"/>
        <PARAMETER NAME="HAS_INTERRUPT" VALUE="false"/>
        <PARAMETER NAME="NUM_M_AXIS_RX" VALUE="0"/>
        <PARAMETER NAME="NUM_S_AXIS_TX" VALUE="0"/>
        <PARAMETER NAME="S00_AXIS_TX_TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="S00_AXIS_TX_TUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="S01_AXIS_TX_TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="S01_AXIS_TX_TUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="M00_AXIS_RX_TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="M00_AXIS_RX_TUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="M01_AXIS_RX_TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="M01_AXIS_RX_TUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="BOUNDARY_VERSION" VALUE="2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROFILING" VALUE="true"/>
        <PARAMETER NAME="ENABLE_SMARTCONNECT" VALUE="false"/>
        <PARAMETER NAME="M_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M_HAS_REGSLICE_MI" VALUE="0"/>
        <PARAMETER NAME="S_HAS_REGSLICE_SI" VALUE="0"/>
        <PARAMETER NAME="S_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="REGSLICE_CONFIG_DICT" VALUE="none"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00010000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="INTERCONNECT_CLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_system_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_system" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTERCONNECT_RESET" SIGIS="rst" SIGNAME="base_region_pr_isolation_limited_psreset_system_pr_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_system_pr" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="KERNEL_CLK" SIGIS="clk" SIGNAME="base_region_base_clocking_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_base_clocking_clkwiz_kernel" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="KERNEL_RESET" SIGIS="rst" SIGNAME="base_region_pr_isolation_limited_psreset_kernel_pr_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_psreset_kernel_pr" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_control_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_control" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="37" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="37" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="37" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="37" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="base_region_pr_isolation_limited_regslice_data_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="base_region_pr_isolation_limited_regslice_data_2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="expanded_region_u_ocl_region_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="expanded_region_u_ocl_region_M01_AXI" DATAWIDTH="512" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="base_region_pr_isolation_limited_regslice_control_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/base_region/base_clocking/clkwiz_system_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR3_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFFFFFF" INSTANCE="expanded_region_memory_ddrmem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M00_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR3_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR3_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFFFFFF" INSTANCE="expanded_region_memory_ddrmem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M01_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR3_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR3_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x000200000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0003FFFFFFFF" INSTANCE="expanded_region_memory_ddrmem_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M00_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR3_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR3_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x000200000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0003FFFFFFFF" INSTANCE="expanded_region_memory_ddrmem_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M01_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR3_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="expanded_region_memory_ddrmem"/>
        <PERIPHERAL INSTANCE="expanded_region_memory_ddrmem_2"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
