# FCL-on-FPGA

This is the final project submission for ES204 Digital Systems.

It contains the implementation of a fully connected neural network to classify the MNIST digits dataset on a Nexys 4 DDR board. The Jupyter notebooks used to train the model and the Verilog files containing the FPGA implementation can be found. The details explaining the implementation can be found in the final report.

Project Team:
Anura Mantri 22110144
Mohit Maurya 22110145
Neerja Kasture 22110165
