(DELAYFILE 
(SDFVERSION "3.0" )
(DESIGN "hardware")
(DATE "Thu Jul  4 20:43:48 2024")
(VENDOR "XILINX")
(PROGRAM "Vivado")
(VERSION "2019.1")
(DIVIDER /)
(TIMESCALE 1ps)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE BTND_IBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (675.9:806.9:806.9) (675.9:806.9:806.9))
    )
  )
)
(CELL 
  (CELLTYPE "BUFG")
  (INSTANCE GCLK_IBUF_BUFG_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (72.0:79.0:79.0) (72.0:79.0:79.0))
    )
  )
)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE GCLK_IBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (1271.3:1338.5:1338.5) (1271.3:1338.5:1338.5))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LCD_DATA_OBUF\[0\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3146.3:3352.2:3352.2) (3146.3:3352.2:3352.2))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LCD_DATA_OBUF\[1\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3141.9:3347.8:3347.8) (3141.9:3347.8:3347.8))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LCD_DATA_OBUF\[2\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3072.4:3277.6:3277.6) (3072.4:3277.6:3277.6))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LCD_DATA_OBUF\[3\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3076.1:3281.3:3281.3) (3076.1:3281.3:3281.3))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LCD_DATA_OBUF\[4\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (2958.6:3162.6:3162.6) (2958.6:3162.6:3162.6))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LCD_DATA_OBUF\[5\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (2970.9:3175.0:3175.0) (2970.9:3175.0:3175.0))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LCD_DATA_OBUF\[6\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3054.5:3259.5:3259.5) (3054.5:3259.5:3259.5))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LCD_DATA_OBUF\[7\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3054.0:3259.0:3259.0) (3054.0:3259.0:3259.0))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LCD_E_OBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3036.4:3241.2:3241.2) (3036.4:3241.2:3241.2))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LCD_RS_OBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (2989.1:3193.4:3193.4) (2989.1:3193.4:3193.4))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LCD_RW_OBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3014.6:3219.2:3219.2) (3014.6:3219.2:3219.2))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LED_OBUF\[0\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (2939.9:3143.8:3143.8) (2939.9:3143.8:3143.8))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE LED_OBUF\[0\]_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LED_OBUF\[1\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (2931.3:3135.1:3135.1) (2931.3:3135.1:3135.1))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LED_OBUF\[2\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (2948.6:3152.5:3152.5) (2948.6:3152.5:3152.5))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LED_OBUF\[3\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (2947.3:3151.2:3151.2) (2947.3:3151.2:3151.2))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LED_OBUF\[4\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (2954.3:3158.2:3158.2) (2954.3:3158.2:3158.2))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LED_OBUF\[5\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (2948.6:3152.5:3152.5) (2948.6:3152.5:3152.5))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LED_OBUF\[6\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (2930.0:3133.7:3133.7) (2930.0:3133.7:3133.7))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE LED_OBUF\[7\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (2919.7:3123.3:3123.3) (2919.7:3123.3:3123.3))
    )
  )
)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE SW_IBUF\[0\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (689.8:820.9:820.9) (689.8:820.9:820.9))
    )
  )
)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE SW_IBUF\[1\]_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (672.6:803.5:803.5) (672.6:803.5:803.5))
    )
  )
)
(CELL 
  (CELLTYPE "BUFG")
  (INSTANCE clk_BUFG_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (72.0:79.0:79.0) (72.0:79.0:79.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE clock_gen/LCD_E_OBUF_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE clock_gen/counter_100\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/counter_100\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE clock_gen/counter_100\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I1 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I0 O (91.0:113.0:113.0) (91.0:113.0:113.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/counter_100\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_100_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_100_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_100_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_100_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "CARRY4")
  (INSTANCE clock_gen/counter_10K0_carry)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH CYINIT O[0] (296.0:378.0:378.0) (296.0:378.0:378.0))
      (IOPATH CI O[0] (106.0:167.0:167.0) (106.0:167.0:167.0))
      (IOPATH S[0] O[0] (129.0:171.0:171.0) (129.0:171.0:171.0))
      (IOPATH S[1] O[1] (117.0:155.0:155.0) (117.0:155.0:155.0))
      (IOPATH S[0] O[1] (215.0:284.0:284.0) (215.0:284.0:284.0))
      (IOPATH CYINIT O[1] (357.0:456.0:456.0) (357.0:456.0:456.0))
      (IOPATH CI O[1] (179.0:234.0:234.0) (179.0:234.0:234.0))
      (IOPATH DI[0] O[1] (183.0:326.0:326.0) (183.0:326.0:326.0))
      (IOPATH S[2] O[2] (128.0:170.0:170.0) (128.0:170.0:170.0))
      (IOPATH S[1] O[2] (315.0:416.0:416.0) (315.0:416.0:416.0))
      (IOPATH S[0] O[2] (293.0:387.0:387.0) (293.0:387.0:387.0))
      (IOPATH DI[1] O[2] (262.0:417.0:417.0) (262.0:417.0:417.0))
      (IOPATH DI[0] O[2] (275.0:443.0:443.0) (275.0:443.0:443.0))
      (IOPATH CYINIT O[2] (357.0:456.0:456.0) (357.0:456.0:456.0))
      (IOPATH CI O[2] (144.0:193.0:193.0) (144.0:193.0:193.0))
      (IOPATH S[3] O[3] (131.0:173.0:173.0) (131.0:173.0:173.0))
      (IOPATH S[2] O[3] (187.0:248.0:248.0) (187.0:248.0:248.0))
      (IOPATH S[1] O[3] (352.0:465.0:465.0) (352.0:465.0:465.0))
      (IOPATH S[0] O[3] (329.0:435.0:435.0) (329.0:435.0:435.0))
      (IOPATH DI[2] O[3] (205.0:345.0:345.0) (205.0:345.0:345.0))
      (IOPATH DI[1] O[3] (298.0:465.0:465.0) (298.0:465.0:465.0))
      (IOPATH DI[0] O[3] (311.0:491.0:491.0) (311.0:491.0:491.0))
      (IOPATH CYINIT O[3] (394.0:503.0:503.0) (394.0:503.0:503.0))
      (IOPATH CI O[3] (190.0:250.0:250.0) (190.0:250.0:250.0))
      (IOPATH CYINIT CO[0] (327.0:447.0:447.0) (327.0:447.0:447.0))
      (IOPATH CI CO[0] (135.0:218.0:218.0) (135.0:218.0:218.0))
      (IOPATH S[0] CO[0] (191.0:252.0:252.0) (191.0:252.0:252.0))
      (IOPATH DI[0] CO[0] (187.0:330.0:330.0) (187.0:330.0:330.0))
      (IOPATH S[1] CO[1] (267.0:353.0:353.0) (267.0:353.0:353.0))
      (IOPATH S[0] CO[1] (245.0:323.0:323.0) (245.0:323.0:323.0))
      (IOPATH DI[1] CO[1] (213.0:354.0:354.0) (213.0:354.0:354.0))
      (IOPATH DI[0] CO[1] (227.0:380.0:380.0) (227.0:380.0:380.0))
      (IOPATH CYINIT CO[1] (303.0:406.0:406.0) (303.0:406.0:406.0))
      (IOPATH CI CO[1] (94.0:136.0:136.0) (94.0:136.0:136.0))
      (IOPATH S[2] CO[2] (168.0:222.0:222.0) (168.0:222.0:222.0))
      (IOPATH S[1] CO[2] (313.0:414.0:414.0) (313.0:414.0:414.0))
      (IOPATH S[0] CO[2] (290.0:384.0:384.0) (290.0:384.0:384.0))
      (IOPATH DI[2] CO[2] (164.0:292.0:292.0) (164.0:292.0:292.0))
      (IOPATH DI[1] CO[2] (261.0:415.0:415.0) (261.0:415.0:415.0))
      (IOPATH DI[0] CO[2] (272.0:440.0:440.0) (272.0:440.0:440.0))
      (IOPATH CYINIT CO[2] (362.0:472.0:472.0) (362.0:472.0:472.0))
      (IOPATH CI CO[2] (139.0:191.0:191.0) (139.0:191.0:191.0))
      (IOPATH S[3] CO[3] (202.0:266.0:266.0) (202.0:266.0:266.0))
      (IOPATH S[2] CO[3] (203.0:268.0:268.0) (203.0:268.0:268.0))
      (IOPATH S[1] CO[3] (292.0:386.0:386.0) (292.0:386.0:386.0))
      (IOPATH S[0] CO[3] (272.0:360.0:360.0) (272.0:360.0:360.0))
      (IOPATH DI[3] CO[3] (170.0:292.0:292.0) (170.0:292.0:292.0))
      (IOPATH DI[2] CO[3] (167.0:298.0:298.0) (167.0:298.0:298.0))
      (IOPATH DI[1] CO[3] (240.0:386.0:386.0) (240.0:386.0:386.0))
      (IOPATH DI[0] CO[3] (250.0:411.0:411.0) (250.0:411.0:411.0))
      (IOPATH CYINIT CO[3] (357.0:444.0:444.0) (357.0:444.0:444.0))
      (IOPATH CI CO[3] (73.0:92.0:92.0) (73.0:92.0:92.0))
    )
  )
)
(CELL 
  (CELLTYPE "CARRY4")
  (INSTANCE clock_gen/counter_10K0_carry__0)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH CYINIT O[0] (296.0:378.0:378.0) (296.0:378.0:378.0))
      (IOPATH CI O[0] (106.0:167.0:167.0) (106.0:167.0:167.0))
      (IOPATH S[0] O[0] (129.0:171.0:171.0) (129.0:171.0:171.0))
      (IOPATH S[1] O[1] (117.0:155.0:155.0) (117.0:155.0:155.0))
      (IOPATH S[0] O[1] (215.0:284.0:284.0) (215.0:284.0:284.0))
      (IOPATH CYINIT O[1] (357.0:456.0:456.0) (357.0:456.0:456.0))
      (IOPATH CI O[1] (179.0:234.0:234.0) (179.0:234.0:234.0))
      (IOPATH DI[0] O[1] (183.0:326.0:326.0) (183.0:326.0:326.0))
      (IOPATH S[2] O[2] (128.0:170.0:170.0) (128.0:170.0:170.0))
      (IOPATH S[1] O[2] (315.0:416.0:416.0) (315.0:416.0:416.0))
      (IOPATH S[0] O[2] (293.0:387.0:387.0) (293.0:387.0:387.0))
      (IOPATH DI[1] O[2] (262.0:417.0:417.0) (262.0:417.0:417.0))
      (IOPATH DI[0] O[2] (275.0:443.0:443.0) (275.0:443.0:443.0))
      (IOPATH CYINIT O[2] (357.0:456.0:456.0) (357.0:456.0:456.0))
      (IOPATH CI O[2] (144.0:193.0:193.0) (144.0:193.0:193.0))
      (IOPATH S[3] O[3] (131.0:173.0:173.0) (131.0:173.0:173.0))
      (IOPATH S[2] O[3] (187.0:248.0:248.0) (187.0:248.0:248.0))
      (IOPATH S[1] O[3] (352.0:465.0:465.0) (352.0:465.0:465.0))
      (IOPATH S[0] O[3] (329.0:435.0:435.0) (329.0:435.0:435.0))
      (IOPATH DI[2] O[3] (205.0:345.0:345.0) (205.0:345.0:345.0))
      (IOPATH DI[1] O[3] (298.0:465.0:465.0) (298.0:465.0:465.0))
      (IOPATH DI[0] O[3] (311.0:491.0:491.0) (311.0:491.0:491.0))
      (IOPATH CYINIT O[3] (394.0:503.0:503.0) (394.0:503.0:503.0))
      (IOPATH CI O[3] (190.0:250.0:250.0) (190.0:250.0:250.0))
      (IOPATH CYINIT CO[0] (327.0:447.0:447.0) (327.0:447.0:447.0))
      (IOPATH CI CO[0] (135.0:218.0:218.0) (135.0:218.0:218.0))
      (IOPATH S[0] CO[0] (191.0:252.0:252.0) (191.0:252.0:252.0))
      (IOPATH DI[0] CO[0] (187.0:330.0:330.0) (187.0:330.0:330.0))
      (IOPATH S[1] CO[1] (267.0:353.0:353.0) (267.0:353.0:353.0))
      (IOPATH S[0] CO[1] (245.0:323.0:323.0) (245.0:323.0:323.0))
      (IOPATH DI[1] CO[1] (213.0:354.0:354.0) (213.0:354.0:354.0))
      (IOPATH DI[0] CO[1] (227.0:380.0:380.0) (227.0:380.0:380.0))
      (IOPATH CYINIT CO[1] (303.0:406.0:406.0) (303.0:406.0:406.0))
      (IOPATH CI CO[1] (94.0:136.0:136.0) (94.0:136.0:136.0))
      (IOPATH S[2] CO[2] (168.0:222.0:222.0) (168.0:222.0:222.0))
      (IOPATH S[1] CO[2] (313.0:414.0:414.0) (313.0:414.0:414.0))
      (IOPATH S[0] CO[2] (290.0:384.0:384.0) (290.0:384.0:384.0))
      (IOPATH DI[2] CO[2] (164.0:292.0:292.0) (164.0:292.0:292.0))
      (IOPATH DI[1] CO[2] (261.0:415.0:415.0) (261.0:415.0:415.0))
      (IOPATH DI[0] CO[2] (272.0:440.0:440.0) (272.0:440.0:440.0))
      (IOPATH CYINIT CO[2] (362.0:472.0:472.0) (362.0:472.0:472.0))
      (IOPATH CI CO[2] (139.0:191.0:191.0) (139.0:191.0:191.0))
      (IOPATH S[3] CO[3] (202.0:266.0:266.0) (202.0:266.0:266.0))
      (IOPATH S[2] CO[3] (203.0:268.0:268.0) (203.0:268.0:268.0))
      (IOPATH S[1] CO[3] (292.0:386.0:386.0) (292.0:386.0:386.0))
      (IOPATH S[0] CO[3] (272.0:360.0:360.0) (272.0:360.0:360.0))
      (IOPATH DI[3] CO[3] (170.0:292.0:292.0) (170.0:292.0:292.0))
      (IOPATH DI[2] CO[3] (167.0:298.0:298.0) (167.0:298.0:298.0))
      (IOPATH DI[1] CO[3] (240.0:386.0:386.0) (240.0:386.0:386.0))
      (IOPATH DI[0] CO[3] (250.0:411.0:411.0) (250.0:411.0:411.0))
      (IOPATH CYINIT CO[3] (357.0:444.0:444.0) (357.0:444.0:444.0))
      (IOPATH CI CO[3] (73.0:92.0:92.0) (73.0:92.0:92.0))
    )
  )
)
(CELL 
  (CELLTYPE "CARRY4")
  (INSTANCE clock_gen/counter_10K0_carry__1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH CYINIT O[0] (296.0:378.0:378.0) (296.0:378.0:378.0))
      (IOPATH CI O[0] (106.0:167.0:167.0) (106.0:167.0:167.0))
      (IOPATH S[0] O[0] (129.0:171.0:171.0) (129.0:171.0:171.0))
      (IOPATH S[1] O[1] (117.0:155.0:155.0) (117.0:155.0:155.0))
      (IOPATH S[0] O[1] (215.0:284.0:284.0) (215.0:284.0:284.0))
      (IOPATH CYINIT O[1] (357.0:456.0:456.0) (357.0:456.0:456.0))
      (IOPATH CI O[1] (179.0:234.0:234.0) (179.0:234.0:234.0))
      (IOPATH DI[0] O[1] (183.0:326.0:326.0) (183.0:326.0:326.0))
      (IOPATH S[2] O[2] (128.0:170.0:170.0) (128.0:170.0:170.0))
      (IOPATH S[1] O[2] (315.0:416.0:416.0) (315.0:416.0:416.0))
      (IOPATH S[0] O[2] (293.0:387.0:387.0) (293.0:387.0:387.0))
      (IOPATH DI[1] O[2] (262.0:417.0:417.0) (262.0:417.0:417.0))
      (IOPATH DI[0] O[2] (275.0:443.0:443.0) (275.0:443.0:443.0))
      (IOPATH CYINIT O[2] (357.0:456.0:456.0) (357.0:456.0:456.0))
      (IOPATH CI O[2] (144.0:193.0:193.0) (144.0:193.0:193.0))
      (IOPATH S[3] O[3] (131.0:173.0:173.0) (131.0:173.0:173.0))
      (IOPATH S[2] O[3] (187.0:248.0:248.0) (187.0:248.0:248.0))
      (IOPATH S[1] O[3] (352.0:465.0:465.0) (352.0:465.0:465.0))
      (IOPATH S[0] O[3] (329.0:435.0:435.0) (329.0:435.0:435.0))
      (IOPATH DI[2] O[3] (205.0:345.0:345.0) (205.0:345.0:345.0))
      (IOPATH DI[1] O[3] (298.0:465.0:465.0) (298.0:465.0:465.0))
      (IOPATH DI[0] O[3] (311.0:491.0:491.0) (311.0:491.0:491.0))
      (IOPATH CYINIT O[3] (394.0:503.0:503.0) (394.0:503.0:503.0))
      (IOPATH CI O[3] (190.0:250.0:250.0) (190.0:250.0:250.0))
      (IOPATH CYINIT CO[0] (327.0:447.0:447.0) (327.0:447.0:447.0))
      (IOPATH CI CO[0] (135.0:218.0:218.0) (135.0:218.0:218.0))
      (IOPATH S[0] CO[0] (191.0:252.0:252.0) (191.0:252.0:252.0))
      (IOPATH DI[0] CO[0] (187.0:330.0:330.0) (187.0:330.0:330.0))
      (IOPATH S[1] CO[1] (267.0:353.0:353.0) (267.0:353.0:353.0))
      (IOPATH S[0] CO[1] (245.0:323.0:323.0) (245.0:323.0:323.0))
      (IOPATH DI[1] CO[1] (213.0:354.0:354.0) (213.0:354.0:354.0))
      (IOPATH DI[0] CO[1] (227.0:380.0:380.0) (227.0:380.0:380.0))
      (IOPATH CYINIT CO[1] (303.0:406.0:406.0) (303.0:406.0:406.0))
      (IOPATH CI CO[1] (94.0:136.0:136.0) (94.0:136.0:136.0))
      (IOPATH S[2] CO[2] (168.0:222.0:222.0) (168.0:222.0:222.0))
      (IOPATH S[1] CO[2] (313.0:414.0:414.0) (313.0:414.0:414.0))
      (IOPATH S[0] CO[2] (290.0:384.0:384.0) (290.0:384.0:384.0))
      (IOPATH DI[2] CO[2] (164.0:292.0:292.0) (164.0:292.0:292.0))
      (IOPATH DI[1] CO[2] (261.0:415.0:415.0) (261.0:415.0:415.0))
      (IOPATH DI[0] CO[2] (272.0:440.0:440.0) (272.0:440.0:440.0))
      (IOPATH CYINIT CO[2] (362.0:472.0:472.0) (362.0:472.0:472.0))
      (IOPATH CI CO[2] (139.0:191.0:191.0) (139.0:191.0:191.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE clock_gen/counter_10K\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE clock_gen/counter_10K\[12\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE clock_gen/counter_10K\[12\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/counter_10K\[12\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[10\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[11\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[12\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[8\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10K_reg\[9\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE clock_gen/counter_10\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/counter_10\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE clock_gen/counter_10\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE clock_gen/counter_10\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/counter_10\[3\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I2 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I1 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_10_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE clock_gen/counter_1K\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE clock_gen/counter_1K\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (90.0:112.0:112.0) (90.0:112.0:112.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE clock_gen/counter_1K\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/counter_1K\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/counter_1K\[3\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I2 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I1 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_1K_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_1K_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_1K_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_1K_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE clock_gen/counter_1\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/counter_1\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE clock_gen/counter_1\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I1 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I0 O (91.0:113.0:113.0) (91.0:113.0:113.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE clock_gen/counter_1\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/counter_1\[3\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/counter_1\[3\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I2 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I1 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_1_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_1_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_1_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/counter_1_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE clock_gen/current_sample\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/en_10_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/en_1_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/en_1_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I2 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I1 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE clock_gen/en_1_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I2 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I1 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/en_1_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE clock_gen/heartbeat_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (90.0:112.0:112.0) (90.0:112.0:112.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE clock_gen/i_clk_10K_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE clock_gen/i_clk_10K_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE dcf_gen/LED_OBUF\[1\]_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE dcf_gen/current_pos\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE dcf_gen/current_pos\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/current_pos\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/current_pos\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/current_pos\[4\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/current_pos\[5\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE dcf_gen/current_pos_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE dcf_gen/current_pos_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE dcf_gen/current_pos_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE dcf_gen/current_pos_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE dcf_gen/current_pos_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE dcf_gen/current_pos_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE dcf_gen/current_sample\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE dcf_gen/current_sample\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE dcf_gen/current_sample\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE dcf_gen/current_sample\[3\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/current_sample\[3\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE dcf_gen/current_sample_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE dcf_gen/current_sample_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE dcf_gen/current_sample_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE dcf_gen/current_sample_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge S) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE dcf_gen/current_time\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE dcf_gen/current_time\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (90.0:112.0:112.0) (90.0:112.0:112.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE dcf_gen/current_time\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE dcf_gen/current_time\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE dcf_gen/current_time_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE dcf_gen/current_time_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE dcf_gen/current_time_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE dcf_gen/current_time_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/dcf_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE dcf_gen/dcf_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I2 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I1 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE dcf_gen/dcf_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/dcf_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE dcf_gen/dcf_i_5)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE dcf_gen/dcf_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_10)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE dcf_gen/parity_i_11)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_12)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE dcf_gen/parity_i_13)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_14)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE dcf_gen/parity_i_15)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (90.0:112.0:112.0) (90.0:112.0:112.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE dcf_gen/parity_i_16)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I2 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I1 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE dcf_gen/parity_i_17)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I3 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I2 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I1 O (80.0:100.0:100.0) (80.0:100.0:100.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_18)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE dcf_gen/parity_i_19)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I3 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I2 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I1 O (80.0:100.0:100.0) (80.0:100.0:100.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_20)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_21)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_22)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_23)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE dcf_gen/parity_i_24)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (90.0:112.0:112.0) (90.0:112.0:112.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_25)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE dcf_gen/parity_i_26)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I3 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I2 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I1 O (80.0:100.0:100.0) (80.0:100.0:100.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE dcf_gen/parity_i_27)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I1 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I0 O (91.0:113.0:113.0) (91.0:113.0:113.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE dcf_gen/parity_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_5)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE dcf_gen/parity_i_6)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I3 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I2 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I1 O (80.0:100.0:100.0) (80.0:100.0:100.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE dcf_gen/parity_i_7)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (90.0:112.0:112.0) (90.0:112.0:112.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE dcf_gen/parity_i_8)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I3 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I2 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I1 O (80.0:100.0:100.0) (80.0:100.0:100.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE dcf_gen/parity_i_9)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE dcf_gen/parity_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE heartbeat_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE reset_counter\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE reset_counter\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (90.0:112.0:112.0) (90.0:112.0:112.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE reset_counter\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE reset_counter\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE reset_counter\[3\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I2 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I1 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE reset_counter_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE reset_counter_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE reset_counter_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE reset_counter_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE reset_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE reset_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I3 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I2 O (80.0:100.0:100.0) (80.0:100.0:100.0))
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (90.0:112.0:112.0) (90.0:112.0:112.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_5)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I1 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I0 O (91.0:113.0:113.0) (91.0:113.0:113.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/enable_enable_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/enable_enable_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/enable_enable_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/enable_enable_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/enable_enable_i_5)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE top/clock_module/lcd_contr_module/enable_enable_i_6)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (90.0:112.0:112.0) (90.0:112.0:112.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/enable_enable_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (negedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (negedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (negedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (negedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (negedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (negedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LDCE")
  (INSTANCE top/clock_module/lcd_contr_module/lcd_rs_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH (posedge CLR) Q (476.0:593.0:593.0))
      (IOPATH G Q (284.0:354.0:354.0) (284.0:354.0:354.0))
      (IOPATH GE Q (303.0:378.0:378.0) (303.0:378.0:378.0))
      (IOPATH D Q (160.0:200.0:200.0) (160.0:200.0:200.0))
    )
  )
    (TIMINGCHECK
      (RECREM (negedge CLR) (negedge G) (200.0:249.0:249.0) (-184.0:-184.0:-184.0))
      (SETUPHOLD (posedge D) (negedge G) (-98.0:-80.0:-80.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (negedge G) (-98.0:-80.0:-80.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge GE) (negedge G) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge GE) (negedge G) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
    )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE top/clock_module/lcd_contr_module/lcd_rs_reg_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE top/clock_module/lcd_contr_module/ram_inst/ram\[45\]\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE top/clock_module/lcd_contr_module/ram_inst/ram\[46\]\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (90.0:112.0:112.0) (90.0:112.0:112.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/ram_inst/ram_reg\[45\]\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/ram_inst/ram_reg\[46\]\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I3 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I2 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I1 O (80.0:100.0:100.0) (80.0:100.0:100.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[3\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I0 O (90.0:112.0:112.0) (90.0:112.0:112.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[4\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I2 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I1 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[4\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[5\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[6\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I4 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I3 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[7\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I1 O (78.0:97.0:97.0) (78.0:97.0:97.0))
      (IOPATH I0 O (78.0:97.0:97.0) (78.0:97.0:97.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[7\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I3 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I2 O (80.0:100.0:100.0) (80.0:100.0:100.0))
      (IOPATH I1 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[7\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I3 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I2 O (91.0:113.0:113.0) (91.0:113.0:113.0))
      (IOPATH I1 O (80.0:100.0:100.0) (80.0:100.0:100.0))
      (IOPATH I0 O (80.0:100.0:100.0) (80.0:100.0:100.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr\[7\]_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (82.0:102.0:102.0) (82.0:102.0:102.0))
      (IOPATH I1 O (90.0:112.0:112.0) (90.0:112.0:112.0))
      (IOPATH I0 O (91.0:113.0:113.0) (91.0:113.0:113.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE top/clock_module/lcd_contr_module/read_addr_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (220.0:275.0:275.0) (220.0:275.0:275.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (63.0:78.0:78.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge D) (posedge C) (-67.0:-55.0:-55.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
      (SETUPHOLD (negedge R) (posedge C) (317.0:395.0:395.0) (-33.0:-33.0:-33.0))
    )
)
(CELL 
    (CELLTYPE "hardware")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
      (INTERCONNECT BTND_IBUF_inst/O reset_i_1/I4 (542.7:571.2:571.2) (542.7:571.2:571.2))
      (INTERCONNECT BTND_IBUF_inst/O reset_counter_reg\[0\]/R (597.7:640.2:640.2) (597.7:640.2:640.2))
      (INTERCONNECT BTND_IBUF_inst/O reset_counter_reg\[1\]/R (597.7:640.2:640.2) (597.7:640.2:640.2))
      (INTERCONNECT BTND_IBUF_inst/O reset_counter_reg\[2\]/R (597.7:640.2:640.2) (597.7:640.2:640.2))
      (INTERCONNECT BTND_IBUF_inst/O reset_counter_reg\[3\]/R (597.7:640.2:640.2) (597.7:640.2:640.2))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[10\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[11\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[12\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[1\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[2\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[3\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[4\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[5\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[6\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[7\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[8\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/counter_10K_reg\[9\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_BUFG_inst/O clock_gen/i_clk_10K_reg/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT GCLK_IBUF_inst/O GCLK_IBUF_BUFG_inst/I (542.7:571.2:571.2) (542.7:571.2:571.2))
      (INTERCONNECT LED_OBUF\[0\]_inst_i_1/O LED_OBUF\[0\]_inst/I (543.7:572.2:572.2) (543.7:572.2:572.2))
      (INTERCONNECT SW_IBUF\[0\]_inst/O LED_OBUF\[0\]_inst_i_1/I0 (542.7:571.2:571.2) (542.7:571.2:571.2))
      (INTERCONNECT SW_IBUF\[0\]_inst/O dcf_gen/LED_OBUF\[1\]_inst_i_1/I0 (542.7:571.2:571.2) (542.7:571.2:571.2))
      (INTERCONNECT SW_IBUF\[1\]_inst/O dcf_gen/LED_OBUF\[1\]_inst_i_1/I1 (542.7:571.2:571.2) (542.7:571.2:571.2))
      (INTERCONNECT clk_BUFG_inst/O heartbeat_reg/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O reset_counter_reg\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O reset_counter_reg\[1\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O reset_counter_reg\[2\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O reset_counter_reg\[3\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O reset_reg/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_pos_reg\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_pos_reg\[1\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_pos_reg\[2\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_pos_reg\[3\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_pos_reg\[4\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_pos_reg\[5\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_sample_reg\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_sample_reg\[1\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_sample_reg\[2\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_sample_reg\[3\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_time_reg\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_time_reg\[1\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_time_reg\[2\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/current_time_reg\[3\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/dcf_reg/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O dcf_gen/parity_reg/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/enable_enable_reg/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/read_addr_reg\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/read_addr_reg\[1\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/read_addr_reg\[2\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/read_addr_reg\[3\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/read_addr_reg\[4\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/read_addr_reg\[5\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/read_addr_reg\[6\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/read_addr_reg\[7\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/ram_inst/ram_reg\[45\]\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O top/clock_module/lcd_contr_module/ram_inst/ram_reg\[46\]\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_100_reg\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_100_reg\[1\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_100_reg\[2\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_100_reg\[3\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_10_reg\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_10_reg\[1\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_10_reg\[2\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_10_reg\[3\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_1K_reg\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_1K_reg\[1\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_1K_reg\[2\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_1K_reg\[3\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_1_reg\[0\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_1_reg\[1\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_1_reg\[2\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/counter_1_reg\[3\]/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/en_10_reg/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clk_BUFG_inst/O clock_gen/en_1_reg/C (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT clock_gen/LCD_E_OBUF_inst_i_1/O LCD_E_OBUF_inst/I (543.7:572.2:572.2) (543.7:572.2:572.2))
      (INTERCONNECT clock_gen/counter_100\[0\]_i_1/O clock_gen/counter_100_reg\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_100\[1\]_i_1/O clock_gen/counter_100_reg\[1\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_100\[2\]_i_1/O clock_gen/counter_100_reg\[2\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_100\[3\]_i_1/O clock_gen/counter_100_reg\[3\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_100_reg\[0\]/Q clock_gen/counter_100\[0\]_i_1/I0 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_100_reg\[0\]/Q clock_gen/counter_100\[1\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_100_reg\[0\]/Q clock_gen/counter_100\[2\]_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_100_reg\[0\]/Q clock_gen/counter_100\[3\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_100_reg\[0\]/Q clock_gen/counter_10\[3\]_i_1/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT clock_gen/counter_100_reg\[0\]/Q clock_gen/counter_1\[3\]_i_3/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_100_reg\[1\]/Q clock_gen/counter_100\[2\]_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_100_reg\[1\]/Q clock_gen/counter_1\[3\]_i_3/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_100_reg\[1\]/Q clock_gen/counter_100\[1\]_i_1/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_100_reg\[1\]/Q clock_gen/counter_100\[3\]_i_1/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_100_reg\[1\]/Q clock_gen/counter_10\[3\]_i_1/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_100_reg\[2\]/Q clock_gen/counter_1\[3\]_i_3/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_100_reg\[2\]/Q clock_gen/counter_100\[2\]_i_1/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_100_reg\[2\]/Q clock_gen/counter_100\[1\]_i_1/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_100_reg\[2\]/Q clock_gen/counter_100\[3\]_i_1/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_100_reg\[2\]/Q clock_gen/counter_10\[3\]_i_1/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_100_reg\[3\]/Q clock_gen/counter_100\[1\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_100_reg\[3\]/Q clock_gen/counter_100\[3\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_100_reg\[3\]/Q clock_gen/counter_10\[3\]_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_100_reg\[3\]/Q clock_gen/counter_1\[3\]_i_3/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_10K0_carry/CO[3] clock_gen/counter_10K0_carry__0/CI (6.7:7.0:7.0) (6.7:7.0:7.0))
      (INTERCONNECT clock_gen/counter_10K0_carry/O[3] clock_gen/counter_10K_reg\[4\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K0_carry/O[2] clock_gen/counter_10K_reg\[3\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K0_carry/O[1] clock_gen/counter_10K_reg\[2\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K0_carry/O[0] clock_gen/counter_10K_reg\[1\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K0_carry__0/CO[3] clock_gen/counter_10K0_carry__1/CI (0.0:0.0:0.0) (0.0:0.0:0.0))
      (INTERCONNECT clock_gen/counter_10K0_carry__0/O[3] clock_gen/counter_10K_reg\[8\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K0_carry__0/O[2] clock_gen/counter_10K_reg\[7\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K0_carry__0/O[1] clock_gen/counter_10K_reg\[6\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K0_carry__0/O[0] clock_gen/counter_10K_reg\[5\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K0_carry__1/O[3] clock_gen/counter_10K_reg\[12\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K0_carry__1/O[2] clock_gen/counter_10K_reg\[11\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K0_carry__1/O[1] clock_gen/counter_10K_reg\[10\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K0_carry__1/O[0] clock_gen/counter_10K_reg\[9\]/D (44.0:55.0:55.0) (44.0:55.0:55.0))
      (INTERCONNECT clock_gen/counter_10K\[0\]_i_1/O clock_gen/counter_10K_reg\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[10\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[11\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[12\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[1\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[2\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[3\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[4\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[5\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[6\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[7\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[8\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_1/O clock_gen/counter_10K_reg\[9\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_2/O clock_gen/counter_10K\[12\]_i_1/I0 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_2/O clock_gen/i_clk_10K_i_1/I0 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_3/O clock_gen/counter_10K\[12\]_i_1/I1 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT clock_gen/counter_10K\[12\]_i_3/O clock_gen/i_clk_10K_i_1/I1 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[0\]/Q clock_gen/counter_10K0_carry/CYINIT (289.1:320.0:320.0) (289.1:320.0:320.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[0\]/Q clock_gen/counter_10K\[0\]_i_1/I0 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[0\]/Q clock_gen/counter_10K\[12\]_i_1/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[0\]/Q clock_gen/i_clk_10K_i_1/I4 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[10\]/Q clock_gen/counter_10K\[12\]_i_2/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[10\]/Q clock_gen/counter_10K0_carry__1/S[1] (649.6:701.0:701.0) (649.6:701.0:701.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[11\]/Q clock_gen/counter_10K\[12\]_i_3/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[11\]/Q clock_gen/counter_10K0_carry__1/S[2] (642.1:694.0:694.0) (642.1:694.0:694.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[12\]/Q clock_gen/counter_10K\[12\]_i_3/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[12\]/Q clock_gen/counter_10K0_carry__1/S[3] (447.3:489.0:489.0) (447.3:489.0:489.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[1\]/Q clock_gen/counter_10K\[12\]_i_3/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[1\]/Q clock_gen/counter_10K0_carry/S[0] (439.8:481.0:481.0) (439.8:481.0:481.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[2\]/Q clock_gen/counter_10K\[12\]_i_2/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[2\]/Q clock_gen/counter_10K0_carry/S[1] (649.6:701.0:701.0) (649.6:701.0:701.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[3\]/Q clock_gen/counter_10K\[12\]_i_2/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[3\]/Q clock_gen/counter_10K0_carry/S[2] (642.1:694.0:694.0) (642.1:694.0:694.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[4\]/Q clock_gen/counter_10K\[12\]_i_1/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[4\]/Q clock_gen/i_clk_10K_i_1/I2 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[4\]/Q clock_gen/counter_10K0_carry/S[3] (447.3:489.0:489.0) (447.3:489.0:489.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[5\]/Q clock_gen/counter_10K\[12\]_i_2/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[5\]/Q clock_gen/counter_10K0_carry__0/S[0] (439.8:481.0:481.0) (439.8:481.0:481.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[6\]/Q clock_gen/counter_10K\[12\]_i_2/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[6\]/Q clock_gen/counter_10K0_carry__0/S[1] (649.6:701.0:701.0) (649.6:701.0:701.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[7\]/Q clock_gen/counter_10K\[12\]_i_2/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[7\]/Q clock_gen/counter_10K0_carry__0/S[2] (642.1:694.0:694.0) (642.1:694.0:694.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[8\]/Q clock_gen/counter_10K\[12\]_i_3/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[8\]/Q clock_gen/counter_10K0_carry__0/S[3] (447.3:489.0:489.0) (447.3:489.0:489.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[9\]/Q clock_gen/counter_10K\[12\]_i_1/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[9\]/Q clock_gen/i_clk_10K_i_1/I3 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT clock_gen/counter_10K_reg\[9\]/Q clock_gen/counter_10K0_carry__1/S[0] (439.8:481.0:481.0) (439.8:481.0:481.0))
      (INTERCONNECT clock_gen/counter_10\[0\]_i_1/O clock_gen/counter_10_reg\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_10\[1\]_i_1/O clock_gen/counter_10_reg\[1\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_10\[2\]_i_1/O clock_gen/counter_10_reg\[2\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_10\[3\]_i_1/O clock_gen/counter_10_reg\[0\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_10\[3\]_i_1/O clock_gen/counter_10_reg\[1\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_10\[3\]_i_1/O clock_gen/counter_10_reg\[2\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_10\[3\]_i_1/O clock_gen/counter_10_reg\[3\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_10\[3\]_i_2/O clock_gen/counter_10_reg\[3\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_10_reg\[0\]/Q clock_gen/counter_10\[0\]_i_1/I0 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_10_reg\[0\]/Q clock_gen/counter_10\[1\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_10_reg\[0\]/Q clock_gen/counter_10\[2\]_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_10_reg\[0\]/Q clock_gen/counter_10\[3\]_i_2/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_10_reg\[0\]/Q clock_gen/en_1_i_2/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_10_reg\[0\]/Q clock_gen/counter_1\[3\]_i_1/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_10_reg\[1\]/Q clock_gen/counter_10\[2\]_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_10_reg\[1\]/Q clock_gen/en_1_i_2/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_10_reg\[1\]/Q clock_gen/counter_10\[1\]_i_1/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_10_reg\[1\]/Q clock_gen/counter_10\[3\]_i_2/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_10_reg\[1\]/Q clock_gen/counter_1\[3\]_i_1/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT clock_gen/counter_10_reg\[2\]/Q clock_gen/en_1_i_2/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_10_reg\[2\]/Q clock_gen/counter_1\[3\]_i_1/I1 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT clock_gen/counter_10_reg\[2\]/Q clock_gen/counter_10\[2\]_i_1/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_10_reg\[2\]/Q clock_gen/counter_10\[1\]_i_1/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_10_reg\[2\]/Q clock_gen/counter_10\[3\]_i_2/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_10_reg\[3\]/Q clock_gen/counter_10\[1\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_10_reg\[3\]/Q clock_gen/counter_10\[3\]_i_2/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_10_reg\[3\]/Q clock_gen/en_1_i_2/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_10_reg\[3\]/Q clock_gen/counter_1\[3\]_i_1/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_1K\[0\]_i_1/O clock_gen/counter_1K_reg\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_1K\[1\]_i_1/O clock_gen/counter_1K_reg\[1\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_1K\[2\]_i_1/O clock_gen/counter_1K_reg\[2\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_1/O clock_gen/counter_100_reg\[0\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_1/O clock_gen/counter_100_reg\[1\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_1/O clock_gen/counter_100_reg\[2\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_1/O clock_gen/counter_100_reg\[3\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_1/O clock_gen/counter_10\[3\]_i_1/I0 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_1/O clock_gen/counter_1\[3\]_i_1/I0 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_1/O clock_gen/en_1_i_1/I0 (439.9:463.0:463.0) (439.9:463.0:463.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_1/O clock_gen/counter_1K_reg\[0\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_1/O clock_gen/counter_1K_reg\[1\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_1/O clock_gen/counter_1K_reg\[2\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_1/O clock_gen/counter_1K_reg\[3\]/R (601.4:644.0:644.0) (601.4:644.0:644.0))
      (INTERCONNECT clock_gen/counter_1K\[3\]_i_2/O clock_gen/counter_1K_reg\[3\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[0\]/Q clock_gen/counter_1K\[0\]_i_1/I0 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[0\]/Q clock_gen/counter_1K\[1\]_i_1/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[0\]/Q clock_gen/counter_1K\[2\]_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[0\]/Q clock_gen/counter_1K\[3\]_i_2/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[0\]/Q clock_gen/counter_1K\[3\]_i_1/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[1\]/Q clock_gen/counter_1K\[3\]_i_2/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[1\]/Q clock_gen/counter_1K\[1\]_i_1/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[1\]/Q clock_gen/counter_1K\[2\]_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[1\]/Q clock_gen/counter_1K\[3\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[2\]/Q clock_gen/counter_1K\[3\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[2\]/Q clock_gen/counter_1K\[2\]_i_1/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[2\]/Q clock_gen/counter_1K\[3\]_i_2/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[3\]/Q clock_gen/counter_1K\[3\]_i_1/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_1K_reg\[3\]/Q clock_gen/counter_1K\[3\]_i_2/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_1\[0\]_i_1/O clock_gen/counter_1_reg\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_1\[1\]_i_1/O clock_gen/counter_1_reg\[1\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_1\[2\]_i_1/O clock_gen/counter_1_reg\[2\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_1\[3\]_i_1/O clock_gen/counter_1_reg\[0\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_1\[3\]_i_1/O clock_gen/counter_1_reg\[1\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_1\[3\]_i_1/O clock_gen/counter_1_reg\[2\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_1\[3\]_i_1/O clock_gen/counter_1_reg\[3\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/counter_1\[3\]_i_1/O clock_gen/en_10_reg/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_1\[3\]_i_2/O clock_gen/counter_1_reg\[3\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/counter_1\[3\]_i_3/O clock_gen/en_1_i_1/I3 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT clock_gen/counter_1\[3\]_i_3/O clock_gen/counter_1\[3\]_i_1/I5 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT clock_gen/counter_1_reg\[0\]/Q clock_gen/counter_1\[0\]_i_1/I0 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_1_reg\[0\]/Q clock_gen/counter_1\[1\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_1_reg\[0\]/Q clock_gen/counter_1\[2\]_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_1_reg\[0\]/Q clock_gen/counter_1\[3\]_i_2/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_1_reg\[0\]/Q clock_gen/en_1_i_3/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_1_reg\[1\]/Q clock_gen/counter_1\[2\]_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_1_reg\[1\]/Q clock_gen/en_1_i_3/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_1_reg\[1\]/Q clock_gen/counter_1\[1\]_i_1/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_1_reg\[1\]/Q clock_gen/counter_1\[3\]_i_2/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/counter_1_reg\[2\]/Q clock_gen/en_1_i_3/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT clock_gen/counter_1_reg\[2\]/Q clock_gen/counter_1\[2\]_i_1/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_1_reg\[2\]/Q clock_gen/counter_1\[1\]_i_1/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_1_reg\[2\]/Q clock_gen/counter_1\[3\]_i_2/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT clock_gen/counter_1_reg\[3\]/Q clock_gen/counter_1\[1\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_1_reg\[3\]/Q clock_gen/counter_1\[3\]_i_2/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT clock_gen/counter_1_reg\[3\]/Q clock_gen/en_1_i_3/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/current_sample\[3\]_i_1/O dcf_gen/current_sample_reg\[0\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/current_sample\[3\]_i_1/O dcf_gen/current_sample_reg\[1\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/current_sample\[3\]_i_1/O dcf_gen/current_sample_reg\[2\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/current_sample\[3\]_i_1/O dcf_gen/current_sample_reg\[3\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT clock_gen/en_10_reg/Q dcf_gen/current_time_reg\[0\]/CE (402.9:460.0:460.0) (402.9:460.0:460.0))
      (INTERCONNECT clock_gen/en_10_reg/Q dcf_gen/current_time_reg\[1\]/CE (402.9:460.0:460.0) (402.9:460.0:460.0))
      (INTERCONNECT clock_gen/en_10_reg/Q dcf_gen/current_time_reg\[2\]/CE (402.9:460.0:460.0) (402.9:460.0:460.0))
      (INTERCONNECT clock_gen/en_10_reg/Q dcf_gen/current_time_reg\[3\]/CE (402.9:460.0:460.0) (402.9:460.0:460.0))
      (INTERCONNECT clock_gen/en_10_reg/Q dcf_gen/parity_i_6/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT clock_gen/en_1_i_1/O clock_gen/en_1_reg/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/en_1_i_2/O clock_gen/en_1_i_1/I1 (485.5:511.0:511.0) (485.5:511.0:511.0))
      (INTERCONNECT clock_gen/en_1_i_3/O clock_gen/en_1_i_1/I2 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT clock_gen/en_1_reg/Q dcf_gen/current_pos_reg\[0\]/CE (402.9:460.0:460.0) (402.9:460.0:460.0))
      (INTERCONNECT clock_gen/en_1_reg/Q dcf_gen/current_pos_reg\[1\]/CE (402.9:460.0:460.0) (402.9:460.0:460.0))
      (INTERCONNECT clock_gen/en_1_reg/Q dcf_gen/current_pos_reg\[2\]/CE (402.9:460.0:460.0) (402.9:460.0:460.0))
      (INTERCONNECT clock_gen/en_1_reg/Q dcf_gen/current_pos_reg\[3\]/CE (402.9:460.0:460.0) (402.9:460.0:460.0))
      (INTERCONNECT clock_gen/en_1_reg/Q dcf_gen/current_pos_reg\[4\]/CE (402.9:460.0:460.0) (402.9:460.0:460.0))
      (INTERCONNECT clock_gen/en_1_reg/Q dcf_gen/current_pos_reg\[5\]/CE (402.9:460.0:460.0) (402.9:460.0:460.0))
      (INTERCONNECT clock_gen/en_1_reg/Q dcf_gen/current_time_reg\[0\]/R (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT clock_gen/en_1_reg/Q dcf_gen/current_time_reg\[1\]/R (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT clock_gen/en_1_reg/Q dcf_gen/current_time_reg\[2\]/R (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT clock_gen/en_1_reg/Q dcf_gen/current_time_reg\[3\]/R (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT clock_gen/en_1_reg/Q clock_gen/current_sample\[3\]_i_1/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/en_1_reg/Q clock_gen/heartbeat_i_1/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/heartbeat_i_1/O heartbeat_reg/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/i_clk_10K_i_1/O clock_gen/i_clk_10K_reg/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT clock_gen/i_clk_10K_reg/Q clk_BUFG_inst/I (636.7:689.2:689.2) (636.7:689.2:689.2))
      (INTERCONNECT clock_gen/i_clk_10K_reg/Q clock_gen/LCD_E_OBUF_inst_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT clock_gen/i_clk_10K_reg/Q clock_gen/i_clk_10K_i_1/I5 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/LED_OBUF\[1\]_inst_i_1/O LED_OBUF\[1\]_inst/I (543.7:572.2:572.2) (543.7:572.2:572.2))
      (INTERCONNECT dcf_gen/current_pos\[0\]_i_1/O dcf_gen/current_pos_reg\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_pos\[1\]_i_1/O dcf_gen/current_pos_reg\[1\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_pos\[2\]_i_1/O dcf_gen/current_pos_reg\[2\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_pos\[3\]_i_1/O dcf_gen/current_pos_reg\[3\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_pos\[4\]_i_1/O dcf_gen/current_pos_reg\[4\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_pos\[5\]_i_1/O dcf_gen/current_pos_reg\[5\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/current_pos\[0\]_i_1/I0 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/current_pos\[1\]_i_1/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/current_pos\[2\]_i_1/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/current_pos\[3\]_i_1/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/current_pos\[4\]_i_1/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/current_pos\[5\]_i_1/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/current_sample\[3\]_i_3/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_19/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_26/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_18/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_2/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_20/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_8/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_12/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/dcf_i_5/I4 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_22/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_23/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_25/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_14/I5 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[0\]/Q dcf_gen/parity_i_21/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/dcf_i_4/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_16/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_18/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_20/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/current_pos\[1\]_i_1/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/current_pos\[2\]_i_1/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/current_pos\[3\]_i_1/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/current_pos\[4\]_i_1/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/current_pos\[5\]_i_1/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/current_sample\[3\]_i_3/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_10/I2 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_2/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_9/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_21/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_8/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_12/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_13/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_14/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_22/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[1\]/Q dcf_gen/parity_i_25/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/parity_i_15/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/parity_i_8/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/dcf_i_4/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/parity_i_11/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/parity_i_16/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/parity_i_20/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/parity_i_9/I1 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/current_pos\[2\]_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/current_pos\[3\]_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/current_pos\[4\]_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/current_pos\[5\]_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/current_sample\[3\]_i_3/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/parity_i_13/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/parity_i_2/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[2\]/Q dcf_gen/parity_i_10/I5 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/parity_i_11/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/parity_i_2/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/parity_i_4/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/parity_i_7/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/parity_i_15/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/dcf_i_4/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/parity_i_13/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/parity_i_16/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/parity_i_10/I4 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/current_pos\[2\]_i_1/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/current_pos\[3\]_i_1/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/current_pos\[4\]_i_1/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/current_pos\[5\]_i_1/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/current_sample\[3\]_i_3/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[3\]/Q dcf_gen/parity_i_9/I5 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/dcf_i_3/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/parity_i_4/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/parity_i_5/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/parity_i_7/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/parity_i_8/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/parity_i_11/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/current_pos\[2\]_i_1/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/current_pos\[3\]_i_1/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/current_pos\[4\]_i_1/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/current_pos\[5\]_i_1/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/current_sample\[3\]_i_3/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[4\]/Q dcf_gen/parity_i_2/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[5\]/Q dcf_gen/parity_i_3/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[5\]/Q dcf_gen/parity_i_5/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[5\]/Q dcf_gen/dcf_i_3/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[5\]/Q dcf_gen/parity_i_4/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[5\]/Q dcf_gen/current_pos\[2\]_i_1/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[5\]/Q dcf_gen/current_pos\[3\]_i_1/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[5\]/Q dcf_gen/current_pos\[4\]_i_1/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[5\]/Q dcf_gen/current_pos\[5\]_i_1/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[5\]/Q dcf_gen/current_sample\[3\]_i_3/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_pos_reg\[5\]/Q dcf_gen/parity_i_2/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample\[0\]_i_1/O dcf_gen/current_sample_reg\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_sample\[1\]_i_1/O dcf_gen/current_sample_reg\[1\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_sample\[2\]_i_1/O dcf_gen/current_sample_reg\[2\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_sample\[3\]_i_2/O dcf_gen/current_sample_reg\[3\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_sample\[3\]_i_3/O clock_gen/current_sample\[3\]_i_1/I1 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/current_sample\[3\]_i_3/O dcf_gen/dcf_i_2/I3 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_21/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_24/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_25/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/dcf_i_5/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_17/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_22/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_26/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_27/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_14/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_18/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_19/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_23/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/current_sample\[0\]_i_1/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/current_sample\[1\]_i_1/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/current_sample\[2\]_i_1/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/current_sample\[3\]_i_2/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[0\]/Q dcf_gen/parity_i_20/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/current_sample\[0\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/dcf_i_5/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/parity_i_17/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/parity_i_21/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/parity_i_23/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/parity_i_24/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/parity_i_25/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/current_sample\[1\]_i_1/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/current_sample\[2\]_i_1/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/current_sample\[3\]_i_2/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/parity_i_22/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/parity_i_27/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/parity_i_18/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/parity_i_19/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[1\]/Q dcf_gen/parity_i_26/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/parity_i_12/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/parity_i_22/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/parity_i_23/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/parity_i_27/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/current_sample\[0\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/current_sample\[1\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/current_sample\[2\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/current_sample\[3\]_i_2/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/dcf_i_5/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/parity_i_17/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/parity_i_21/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/parity_i_26/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/parity_i_25/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/parity_i_19/I4 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/parity_i_20/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[2\]/Q dcf_gen/parity_i_18/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/current_sample\[1\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/current_sample\[2\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/current_sample\[3\]_i_2/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/parity_i_19/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/current_sample\[0\]_i_1/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/parity_i_12/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/parity_i_25/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/dcf_i_5/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/parity_i_14/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/parity_i_17/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/parity_i_20/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/parity_i_22/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/parity_i_23/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/parity_i_18/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/parity_i_21/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_sample_reg\[3\]/Q dcf_gen/parity_i_26/I4 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_time\[0\]_i_1/O dcf_gen/current_time_reg\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_time\[1\]_i_1/O dcf_gen/current_time_reg\[1\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_time\[2\]_i_1/O dcf_gen/current_time_reg\[2\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_time\[3\]_i_1/O dcf_gen/current_time_reg\[3\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/current_time_reg\[0\]/Q dcf_gen/current_time\[0\]_i_1/I0 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_time_reg\[0\]/Q dcf_gen/current_time\[1\]_i_1/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_time_reg\[0\]/Q dcf_gen/current_time\[2\]_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_time_reg\[0\]/Q dcf_gen/current_time\[3\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_time_reg\[0\]/Q dcf_gen/parity_i_6/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_time_reg\[0\]/Q dcf_gen/dcf_i_1/I5 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/current_time_reg\[1\]/Q dcf_gen/current_time\[3\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_time_reg\[1\]/Q dcf_gen/current_time\[1\]_i_1/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_time_reg\[1\]/Q dcf_gen/current_time\[2\]_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_time_reg\[1\]/Q dcf_gen/dcf_i_2/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_time_reg\[1\]/Q dcf_gen/parity_i_6/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_time_reg\[2\]/Q dcf_gen/dcf_i_2/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT dcf_gen/current_time_reg\[2\]/Q dcf_gen/current_time\[2\]_i_1/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_time_reg\[2\]/Q dcf_gen/current_time\[3\]_i_1/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/current_time_reg\[2\]/Q dcf_gen/parity_i_6/I4 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_time_reg\[3\]/Q dcf_gen/dcf_i_2/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT dcf_gen/current_time_reg\[3\]/Q dcf_gen/current_time\[3\]_i_1/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/current_time_reg\[3\]/Q dcf_gen/parity_i_6/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT dcf_gen/dcf_i_1/O dcf_gen/dcf_reg/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/dcf_i_2/O dcf_gen/dcf_i_1/I0 (439.9:463.0:463.0) (439.9:463.0:463.0))
      (INTERCONNECT dcf_gen/dcf_i_3/O dcf_gen/dcf_i_1/I1 (798.0:840.0:840.0) (798.0:840.0:840.0))
      (INTERCONNECT dcf_gen/dcf_i_4/O dcf_gen/dcf_i_1/I2 (485.5:511.0:511.0) (485.5:511.0:511.0))
      (INTERCONNECT dcf_gen/dcf_i_5/O dcf_gen/dcf_i_4/I3 (485.5:511.0:511.0) (485.5:511.0:511.0))
      (INTERCONNECT dcf_gen/dcf_i_5/O dcf_gen/parity_i_16/I3 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/dcf_reg/Q dcf_gen/LED_OBUF\[1\]_inst_i_1/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/parity_i_1/O dcf_gen/parity_reg/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT dcf_gen/parity_i_10/O dcf_gen/parity_i_3/I4 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_11/O dcf_gen/parity_i_12/I5 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_11/O dcf_gen/parity_i_3/I5 (439.9:463.0:463.0) (439.9:463.0:463.0))
      (INTERCONNECT dcf_gen/parity_i_12/O dcf_gen/parity_i_4/I3 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_13/O dcf_gen/parity_i_5/I2 (485.5:511.0:511.0) (485.5:511.0:511.0))
      (INTERCONNECT dcf_gen/parity_i_13/O dcf_gen/dcf_i_4/I5 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_14/O dcf_gen/parity_i_5/I3 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT dcf_gen/parity_i_14/O dcf_gen/dcf_i_4/I4 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT dcf_gen/parity_i_15/O dcf_gen/parity_i_5/I4 (439.9:463.0:463.0) (439.9:463.0:463.0))
      (INTERCONNECT dcf_gen/parity_i_16/O dcf_gen/parity_i_5/I5 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_17/O dcf_gen/parity_i_8/I4 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_18/O dcf_gen/parity_i_9/I0 (485.5:511.0:511.0) (485.5:511.0:511.0))
      (INTERCONNECT dcf_gen/parity_i_19/O dcf_gen/parity_i_9/I3 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT dcf_gen/parity_i_2/O dcf_gen/parity_i_1/I0 (798.0:840.0:840.0) (798.0:840.0:840.0))
      (INTERCONNECT dcf_gen/parity_i_20/O dcf_gen/parity_i_9/I4 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_21/O dcf_gen/parity_i_10/I0 (485.5:511.0:511.0) (485.5:511.0:511.0))
      (INTERCONNECT dcf_gen/parity_i_22/O dcf_gen/parity_i_10/I1 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT dcf_gen/parity_i_23/O dcf_gen/parity_i_10/I3 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_24/O dcf_gen/parity_i_12/I1 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT dcf_gen/parity_i_25/O dcf_gen/parity_i_13/I0 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT dcf_gen/parity_i_26/O dcf_gen/parity_i_13/I1 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_27/O dcf_gen/parity_i_14/I0 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_3/O dcf_gen/parity_i_1/I1 (485.5:511.0:511.0) (485.5:511.0:511.0))
      (INTERCONNECT dcf_gen/parity_i_3/O dcf_gen/dcf_i_1/I4 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_4/O dcf_gen/parity_i_1/I2 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT dcf_gen/parity_i_4/O dcf_gen/dcf_i_1/I3 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT dcf_gen/parity_i_5/O dcf_gen/parity_i_1/I3 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT dcf_gen/parity_i_6/O dcf_gen/parity_i_1/I4 (439.9:463.0:463.0) (439.9:463.0:463.0))
      (INTERCONNECT dcf_gen/parity_i_7/O dcf_gen/parity_i_3/I1 (798.0:840.0:840.0) (798.0:840.0:840.0))
      (INTERCONNECT dcf_gen/parity_i_8/O dcf_gen/parity_i_3/I2 (485.5:511.0:511.0) (485.5:511.0:511.0))
      (INTERCONNECT dcf_gen/parity_i_9/O dcf_gen/parity_i_3/I3 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT dcf_gen/parity_reg/Q dcf_gen/parity_i_14/I1 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/parity_reg/Q dcf_gen/parity_i_17/I4 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT dcf_gen/parity_reg/Q dcf_gen/parity_i_1/I5 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT dcf_gen/parity_reg/Q dcf_gen/parity_i_23/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT heartbeat_reg/Q LED_OBUF\[0\]_inst_i_1/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT heartbeat_reg/Q clock_gen/heartbeat_i_1/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT reset_counter\[0\]_i_1/O reset_counter_reg\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT reset_counter\[1\]_i_1/O reset_counter_reg\[1\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT reset_counter\[2\]_i_1/O reset_counter_reg\[2\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT reset_counter\[3\]_i_1/O reset_counter_reg\[0\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT reset_counter\[3\]_i_1/O reset_counter_reg\[1\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT reset_counter\[3\]_i_1/O reset_counter_reg\[2\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT reset_counter\[3\]_i_1/O reset_counter_reg\[3\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT reset_counter\[3\]_i_2/O reset_counter_reg\[3\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT reset_counter_reg\[0\]/Q reset_counter\[0\]_i_1/I0 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT reset_counter_reg\[0\]/Q reset_counter\[1\]_i_1/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT reset_counter_reg\[0\]/Q reset_counter\[2\]_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT reset_counter_reg\[0\]/Q reset_counter\[3\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT reset_counter_reg\[0\]/Q reset_counter\[3\]_i_2/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT reset_counter_reg\[0\]/Q reset_i_1/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT reset_counter_reg\[1\]/Q reset_counter\[3\]_i_2/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT reset_counter_reg\[1\]/Q reset_counter\[1\]_i_1/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT reset_counter_reg\[1\]/Q reset_counter\[2\]_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT reset_counter_reg\[1\]/Q reset_counter\[3\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT reset_counter_reg\[1\]/Q reset_i_1/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT reset_counter_reg\[2\]/Q reset_i_1/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT reset_counter_reg\[2\]/Q reset_counter\[2\]_i_1/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT reset_counter_reg\[2\]/Q reset_counter\[3\]_i_2/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT reset_counter_reg\[2\]/Q reset_counter\[3\]_i_1/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT reset_counter_reg\[3\]/Q reset_i_1/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT reset_counter_reg\[3\]/Q reset_counter\[3\]_i_1/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT reset_counter_reg\[3\]/Q reset_counter\[3\]_i_2/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT reset_i_1/O reset_reg/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT reset_reg/Q clock_gen/LCD_E_OBUF_inst_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT reset_reg/Q dcf_gen/current_pos_reg\[2\]/R (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT reset_reg/Q dcf_gen/current_sample_reg\[0\]/R (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT reset_reg/Q dcf_gen/current_pos_reg\[0\]/S (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT reset_reg/Q dcf_gen/current_pos_reg\[1\]/S (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT reset_reg/Q dcf_gen/current_pos_reg\[3\]/S (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT reset_reg/Q dcf_gen/current_pos_reg\[4\]/S (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT reset_reg/Q dcf_gen/current_pos_reg\[5\]/S (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT reset_reg/Q dcf_gen/current_sample_reg\[1\]/S (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT reset_reg/Q dcf_gen/current_sample_reg\[2\]/S (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT reset_reg/Q dcf_gen/current_sample_reg\[3\]/S (358.5:404.0:404.0) (358.5:404.0:404.0))
      (INTERCONNECT reset_reg/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT reset_reg/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[1\]_i_1/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT reset_reg/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_1/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT reset_reg/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_1/I5 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT reset_reg/Q top/clock_module/lcd_contr_module/ram_inst/ram\[45\]\[0\]_i_1/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT reset_reg/Q top/clock_module/lcd_contr_module/ram_inst/ram\[46\]\[0\]_i_1/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_1/O top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_2/O top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_1/I2 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_3/O top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_2/I0 (485.5:511.0:511.0) (485.5:511.0:511.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_3/O top/clock_module/lcd_contr_module/enable_enable_i_5/I1 (485.5:511.0:511.0) (485.5:511.0:511.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_4/O top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_2/I2 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_4/O top/clock_module/lcd_contr_module/enable_enable_i_5/I2 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[1\]_i_1/O top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_1/O top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_2/O top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_1/I1 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_2/O top/clock_module/lcd_contr_module/FSM_sequential_state\[1\]_i_1/I1 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_2/O top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_1/I1 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_3/O top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_2/I0 (485.5:511.0:511.0) (485.5:511.0:511.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_4/O top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_2/I1 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_4/O top/clock_module/lcd_contr_module/enable_enable_i_3/I2 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_5/O top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_2/I2 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_1/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[2\]_i_1/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[4\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[6\]_i_1/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_4/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/lcd_rs_reg_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[1\]_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[0\]_i_1/I2 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[1\]_i_1/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[3\]_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/enable_enable_i_1/I3 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/enable_enable_i_2/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[5\]_i_1/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_2/I4 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_2/I4 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[0\]/Q top/clock_module/lcd_contr_module/enable_enable_i_5/I4 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[1\]_i_1/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[0\]_i_1/I0 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[1\]_i_1/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[3\]_i_1/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[4\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[5\]_i_1/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[6\]_i_1/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_3/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/enable_enable_i_1/I2 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/lcd_rs_reg_i_1/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[2\]_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_4/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_1/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_1/I4 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/enable_enable_i_2/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[1\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_2/I5 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/lcd_rs_reg/D (417.1:479.0:479.0) (417.1:479.0:479.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_1/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/enable_enable_i_5/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/lcd_rs_reg_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[0\]_i_1/I1 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[1\]_i_1/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[2\]_i_1/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[3\]_i_1/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_4/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[5\]_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_1/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_1/I3 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_2/I3 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[1\]_i_1/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_2/I3 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[4\]_i_1/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/enable_enable_i_1/I4 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/FSM_sequential_state_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[6\]_i_1/I5 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_1/O LCD_DATA_OBUF\[1\]_inst/I (543.7:572.2:572.2) (543.7:572.2:572.2))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_2/O top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_2/I0 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_2/O top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_2/I1 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_2/O top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_1/I3 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_2/O top/clock_module/lcd_contr_module/enable_enable_i_5/I5 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_2/O top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_4/I0 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_3/O top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_1/I5 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_1/O LCD_DATA_OBUF\[2\]_inst/I (543.7:572.2:572.2) (543.7:572.2:572.2))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_2/O top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_1/I0 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_1/O LCD_DATA_OBUF\[3\]_inst/I (543.7:572.2:572.2) (543.7:572.2:572.2))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_2/O top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_1/I2 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_1/O LCD_DATA_OBUF\[4\]_inst/I (543.7:572.2:572.2) (543.7:572.2:572.2))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_2/O top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_1/I2 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_1/O LCD_DATA_OBUF\[5\]_inst/I (543.7:572.2:572.2) (543.7:572.2:572.2))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_2/O top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_1/I0 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_1/O LCD_DATA_OBUF\[6\]_inst/I (543.7:572.2:572.2) (543.7:572.2:572.2))
      (INTERCONNECT top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_2/O top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_1/I2 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/enable_enable_i_1/O top/clock_module/lcd_contr_module/enable_enable_reg/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/enable_enable_i_2/O top/clock_module/lcd_contr_module/enable_enable_i_1/I0 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/enable_enable_i_3/O top/clock_module/lcd_contr_module/enable_enable_i_1/I1 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/enable_enable_i_4/O top/clock_module/lcd_contr_module/enable_enable_i_2/I0 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/enable_enable_i_5/O top/clock_module/lcd_contr_module/enable_enable_i_2/I5 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/enable_enable_i_6/O top/clock_module/lcd_contr_module/enable_enable_i_3/I3 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/enable_enable_reg/Q clock_gen/LCD_E_OBUF_inst_i_1/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/enable_enable_reg/Q top/clock_module/lcd_contr_module/enable_enable_i_1/I5 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/lcd_rs_reg/Q LCD_RS_OBUF_inst/I (543.7:572.2:572.2) (543.7:572.2:572.2))
      (INTERCONNECT top/clock_module/lcd_contr_module/lcd_rs_reg_i_1/O top/clock_module/lcd_contr_module/lcd_rs_reg/G (439.0:584.0:584.0) (439.0:584.0:584.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_1/O LCD_DATA_OBUF\[0\]_inst/I (543.7:572.2:572.2) (543.7:572.2:572.2))
      (INTERCONNECT top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_2/O top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_1/I4 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_3/O top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_1/I5 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_4/O top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_3/I0 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/ram_inst/ram\[45\]\[0\]_i_1/O top/clock_module/lcd_contr_module/ram_inst/ram_reg\[45\]\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/ram_inst/ram\[46\]\[0\]_i_1/O top/clock_module/lcd_contr_module/ram_inst/ram_reg\[46\]\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/ram_inst/ram_reg\[45\]\[0\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_2/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/ram_inst/ram_reg\[45\]\[0\]/Q top/clock_module/lcd_contr_module/ram_inst/ram\[45\]\[0\]_i_1/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/ram_inst/ram_reg\[46\]\[0\]/Q top/clock_module/lcd_contr_module/ram_inst/ram\[46\]\[0\]_i_1/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/ram_inst/ram_reg\[46\]\[0\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_4/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[0\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[0\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[1\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[1\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[2\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[2\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[3\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[3\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[3\]_i_2/O top/clock_module/lcd_contr_module/read_addr\[3\]_i_1/I5 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[4\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[4\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[4\]_i_2/O top/clock_module/lcd_contr_module/read_addr\[4\]_i_1/I2 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[5\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[5\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[6\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[6\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[0\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[1\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[2\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[3\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[4\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[5\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[6\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_1/O top/clock_module/lcd_contr_module/read_addr_reg\[7\]/CE (409.2:451.0:451.0) (409.2:451.0:451.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_2/O top/clock_module/lcd_contr_module/read_addr_reg\[7\]/D (64.0:80.0:80.0) (64.0:80.0:80.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_3/O top/clock_module/lcd_contr_module/read_addr\[5\]_i_1/I0 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_3/O top/clock_module/lcd_contr_module/read_addr\[7\]_i_2/I1 (270.8:285.0:285.0) (270.8:285.0:285.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_3/O top/clock_module/lcd_contr_module/read_addr\[6\]_i_1/I2 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr\[7\]_i_4/O top/clock_module/lcd_contr_module/read_addr\[7\]_i_2/I3 (286.0:301.0:301.0) (286.0:301.0:301.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_4/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_3/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_2/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/enable_enable_i_3/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_5/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_1/I1 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[3\]_i_2/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[4\]_i_2/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_3/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[0\]_i_1/I3 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[2\]_i_1/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_1/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_2/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/read_addr\[1\]_i_1/I4 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_2/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/enable_enable_i_4/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_2/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[0\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_4/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_5/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_1/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_2/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[3\]_i_2/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_2/I1 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/enable_enable_i_3/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_3/I2 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[4\]_i_2/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_3/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_2/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_1/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[1\]_i_1/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_3/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_1/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/enable_enable_i_4/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/read_addr\[2\]_i_1/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_2/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_3/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_2/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[1\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_4/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_4/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[4\]_i_2/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_3/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_3/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_1/I1 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_2/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_3/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_1/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_2/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/enable_enable_i_4/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_2/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[3\]_i_1/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_2/I5 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/read_addr\[2\]_i_1/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_1/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_3/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_2/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[2\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_4/I5 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_3/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_2/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_4/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_1/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_3/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_1/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_2/I2 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_2/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_2/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/enable_enable_i_4/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/read_addr\[3\]_i_1/I3 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/read_addr\[4\]_i_2/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_2/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_3/I4 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_1/I5 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_1/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[3\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_3/I1 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_2/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/enable_enable_i_4/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/enable_enable_i_6/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_3/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_4/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_2/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_2/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_3/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_1/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_1/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_3/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_2/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_2/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/read_addr\[4\]_i_2/I4 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_1/I5 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_1/I0 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[4\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_3/I5 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_2/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_2/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_2/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/enable_enable_i_4/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/enable_enable_i_6/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[2\]_inst_i_2/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_2/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/enable_enable_i_5/I3 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/read_addr\[6\]_i_1/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_3/I4 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/read_addr\[5\]_i_1/I4 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[0\]_i_2/I5 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_3/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_2/I5 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_4/I1 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_1/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[5\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_3/I3 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[6\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_3/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[6\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[6\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[6\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_1/I0 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[6\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_2/I0 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[6\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_2/I1 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[6\]/Q top/clock_module/lcd_contr_module/enable_enable_i_2/I1 (742.3:797.0:797.0) (742.3:797.0:797.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[6\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_2/I3 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[6\]/Q top/clock_module/lcd_contr_module/read_addr\[6\]_i_1/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[6\]/Q top/clock_module/lcd_contr_module/enable_enable_i_3/I5 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[6\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_2/I2 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[7\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[1\]_inst_i_2/I0 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[7\]/Q top/clock_module/lcd_contr_module/FSM_sequential_state\[2\]_i_3/I1 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[7\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[3\]_inst_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[7\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[4\]_inst_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[7\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[6\]_inst_i_1/I1 (373.6:409.0:409.0) (373.6:409.0:409.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[7\]/Q top/clock_module/lcd_contr_module/enable_enable_i_2/I2 (639.7:689.0:689.0) (639.7:689.0:689.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[7\]/Q top/clock_module/lcd_contr_module/LCD_DATA_OBUF\[5\]_inst_i_2/I4 (279.6:310.0:310.0) (279.6:310.0:310.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[7\]/Q top/clock_module/lcd_contr_module/enable_enable_i_3/I4 (518.0:561.0:561.0) (518.0:561.0:561.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[7\]/Q top/clock_module/lcd_contr_module/read_addr\[7\]_i_2/I4 (575.0:621.0:621.0) (575.0:621.0:621.0))
      (INTERCONNECT top/clock_module/lcd_contr_module/read_addr_reg\[7\]/Q top/clock_module/lcd_contr_module/ram_inst/LCD_DATA_OBUF\[0\]_inst_i_2/I1 (639.7:689.0:689.0) (639.7:689.0:689.0))
      )
    )
)
)
