// Seed: 2868169001
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri0 id_6
);
  tri0 id_8;
  assign id_8 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wor id_7
);
  assign id_1 = id_0;
  wire id_9;
  if (1) begin
    tri1 id_10 = 1;
  end
  wire id_11;
  module_0(
      id_6, id_5, id_4, id_6, id_4, id_7, id_1
  );
  wire id_12;
endmodule
