git clone --depth 1 --no-tags https://github.com/DhamuDynamic/File_Operations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611595277
git clone --depth 1 --no-tags https://github.com/REevee0/VerilogPWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610441362
git clone --depth 1 --no-tags https://github.com/douglasojesus/bars-code-identifier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611313637
git clone --depth 1 --no-tags https://github.com/Omkar-vichare/4-bit-Carry-Select-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611883253
git clone --depth 1 --no-tags https://github.com/Voidcharacter/Bidirectional-Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610092908
git clone --depth 1 --no-tags https://github.com/FoolgryGamer/cloud_stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609439047
git clone --depth 1 --no-tags https://github.com/rynertan/16bitalu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610107000
git clone --depth 1 --no-tags https://github.com/Hadlay-Zhang/SnakeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609972835
git clone --depth 1 --no-tags https://github.com/nibitoff/Functional-circuitry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606892347
git clone --depth 1 --no-tags https://github.com/chlee911/verilog_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607733964
git clone --depth 1 --no-tags https://github.com/aanurag24/PLATE_LISCENCE_DETECTOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608176157
git clone --depth 1 --no-tags https://github.com/selhatinenc/verilog_hacettepe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607529680
git clone --depth 1 --no-tags https://github.com/Krishnachaitanya-422/1-x-3-Router-rtl-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607024474
git clone --depth 1 --no-tags https://github.com/yams-yams/cs4341-part2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606990343
git clone --depth 1 --no-tags https://github.com/Ashrockzzz2003/VeriLog_MIPS_Amrita.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605653266
git clone --depth 1 --no-tags https://github.com/Perumaltuty/Verilog_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606294214
git clone --depth 1 --no-tags https://github.com/linh97abc/xilinx_ipcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606373476
git clone --depth 1 --no-tags https://github.com/juancamilobonet2/digitales_LM04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610909895
git clone --depth 1 --no-tags https://github.com/StoeanAndrei/base2_to_base3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610936861
git clone --depth 1 --no-tags https://github.com/boraoztekesin/combinational-circuits-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610874631
git clone --depth 1 --no-tags https://github.com/X-matly/Digital-Logic-and-Computer-Composition-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611540096
git clone --depth 1 --no-tags https://github.com/erquezada/Digital-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609674371
git clone --depth 1 --no-tags https://github.com/Miggie101/intro-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609361293
git clone --depth 1 --no-tags https://github.com/mahmoudBM3/RISC-V-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610432078
git clone --depth 1 --no-tags https://github.com/LudwigChen1997/1-2-HexTo7Segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609839274
git clone --depth 1 --no-tags https://github.com/ThomasPDye/scaling-potato.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610261958
git clone --depth 1 --no-tags https://github.com/decsnow/B38DF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610192721
git clone --depth 1 --no-tags https://github.com/jinjindd/Synchronous_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610292303
git clone --depth 1 --no-tags https://github.com/CZunal/elevator_control_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609787846
git clone --depth 1 --no-tags https://github.com/BuiKhoa140/1D_Convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604574574
git clone --depth 1 --no-tags https://github.com/hanklong99/ECE260B_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605425462
git clone --depth 1 --no-tags https://github.com/ghota97/rram_crossbar_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608028855
git clone --depth 1 --no-tags https://github.com/hataehyeok/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610909333
git clone --depth 1 --no-tags https://github.com/AidenPetersen/ReRAM_Crossbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606067352
git clone --depth 1 --no-tags https://github.com/kneerudi/ECE571-Fall-2022-fnlproj-niko-kathy-aalap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606604766
git clone --depth 1 --no-tags https://github.com/Jadit19/computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604465262
git clone --depth 1 --no-tags https://github.com/MRVNC94666/DIC2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604578980
git clone --depth 1 --no-tags https://github.com/ulasdnz/CSE3038-Computer-Organization-Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604802483
git clone --depth 1 --no-tags https://github.com/drew-griffin/PID_motor_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604958549
git clone --depth 1 --no-tags https://github.com/1-Wei/Image_Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607176706
git clone --depth 1 --no-tags https://github.com/Flora77/cnn_fpga_3-3-3kernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607147833
git clone --depth 1 --no-tags https://github.com/adithya16pillai/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606996101
git clone --depth 1 --no-tags https://github.com/heyshouzi/ic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607057366
git clone --depth 1 --no-tags https://github.com/linuspauling1/Digital-Logic-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607063142
git clone --depth 1 --no-tags https://github.com/russtintolentino24/Advanced-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607073358
git clone --depth 1 --no-tags https://github.com/rolandking/pocket-example-basicassets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606677037
git clone --depth 1 --no-tags https://github.com/thanavignesh/verilog_test_programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606991014
git clone --depth 1 --no-tags https://github.com/samhertzfeldt/552-final-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609386353
git clone --depth 1 --no-tags https://github.com/shra114/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609434763
git clone --depth 1 --no-tags https://github.com/SaifBattah/2-digit_BCD_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609858923
git clone --depth 1 --no-tags https://github.com/saitama0300/cs755-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606339444
git clone --depth 1 --no-tags https://github.com/sirinL/sha3_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608977382
git clone --depth 1 --no-tags https://github.com/Sped0n/dds_njust.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610050345
git clone --depth 1 --no-tags https://github.com/mathai-rg/tn9k_pwm_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610154180
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab04-SingleCycleDatapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604944167
git clone --depth 1 --no-tags https://github.com/vaishaliyadav06/A-digital-Alarm-Clock-using-Verilog-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611739810
git clone --depth 1 --no-tags https://github.com/alvaroags/Sistemas-L-gicos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610331153
git clone --depth 1 --no-tags https://github.com/RitwikRishabh/Cardinal-Bidirectional-Ring-NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610162158
git clone --depth 1 --no-tags https://github.com/gagana-05/Term-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610130514
git clone --depth 1 --no-tags https://github.com/kunnu210697/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611450362
git clone --depth 1 --no-tags https://github.com/Fanlug/Dinic-Non-Recursive-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611486276
git clone --depth 1 --no-tags https://github.com/Varun23952/TimedMultiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611564545
git clone --depth 1 --no-tags https://github.com/Daniel7-28/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605735408
git clone --depth 1 --no-tags https://github.com/GVTK7/UART-Serail-communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607695008
git clone --depth 1 --no-tags https://github.com/aanurag24/DAC_CONVERTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608174676
git clone --depth 1 --no-tags https://github.com/StoeanAndrei/process_image.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610938158
git clone --depth 1 --no-tags https://github.com/Shamsa-Hafeez1/-5-stage-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610756985
git clone --depth 1 --no-tags https://github.com/Quinton-Mincy/FPGA-Development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611788256
git clone --depth 1 --no-tags https://github.com/vmetodiev/sCORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610670060
git clone --depth 1 --no-tags https://github.com/senl7n/UoM_stump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610456064
git clone --depth 1 --no-tags https://github.com/NotTheEndOfTheWorld/Experiments-in-Digital-and-Logical-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611305103
git clone --depth 1 --no-tags https://github.com/I4N4P/SDUP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611373993
git clone --depth 1 --no-tags https://github.com/teobiton/RVME2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605991526
git clone --depth 1 --no-tags https://github.com/iremcngz/Logic-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606767410
git clone --depth 1 --no-tags https://github.com/Tarrgaryeen/Qin-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607505189
git clone --depth 1 --no-tags https://github.com/aswaniar/digital_flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608478681
git clone --depth 1 --no-tags https://github.com/kjsablan/VGA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608317859
git clone --depth 1 --no-tags https://github.com/anita0007/Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608987418
git clone --depth 1 --no-tags https://github.com/gbeatty3/ee477-final-project-George-Tim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608836168
git clone --depth 1 --no-tags https://github.com/valmyr/cadence_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607052802
git clone --depth 1 --no-tags https://github.com/Ambika14-3/Vivado-Automation-Tool-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606451780
git clone --depth 1 --no-tags https://github.com/nazari02105/Digital-System-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605505097
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605228468
git clone --depth 1 --no-tags https://github.com/efabless/caravel_test-9a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605268189
git clone --depth 1 --no-tags https://github.com/Ruben304/ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605275956
git clone --depth 1 --no-tags https://github.com/anarghyakinila88/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604869502
git clone --depth 1 --no-tags https://github.com/SeunOjuoko/VerilogTrafficLightSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604725862
git clone --depth 1 --no-tags https://github.com/SahanViduranga98/SystemBusProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605039007
git clone --depth 1 --no-tags https://github.com/sicajc/local_binary_pattern_ICC2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605860496
git clone --depth 1 --no-tags https://github.com/JuanfraTr/digital-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606268072
git clone --depth 1 --no-tags https://github.com/tybliddell/CS6110_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606574521
git clone --depth 1 --no-tags https://github.com/Sumguy31/tpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607424855
git clone --depth 1 --no-tags https://github.com/alu0100977554/CPU-monociclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609538653
git clone --depth 1 --no-tags https://github.com/Peter-van-Tol/EMCO5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609538071
git clone --depth 1 --no-tags https://github.com/TDIE/RTL_Single_Clock_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609363035
git clone --depth 1 --no-tags https://github.com/FernandoWelzel/digital-miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609489835
git clone --depth 1 --no-tags https://github.com/atondwalkar/HetSys_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609316600
