// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_layer_norm2_Pipeline_var_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        mean,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_4_address1,
        x_4_ce1,
        x_4_q1,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_5_address1,
        x_5_ce1,
        x_5_q1,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_6_address1,
        x_6_ce1,
        x_6_q1,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_7_address1,
        x_7_ce1,
        x_7_q1,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_8_address1,
        x_8_ce1,
        x_8_q1,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_9_address1,
        x_9_ce1,
        x_9_q1,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_10_address1,
        x_10_ce1,
        x_10_q1,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_11_address1,
        x_11_ce1,
        x_11_q1,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_12_address1,
        x_12_ce1,
        x_12_q1,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_13_address1,
        x_13_ce1,
        x_13_q1,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_14_address1,
        x_14_ce1,
        x_14_q1,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_15_address1,
        x_15_ce1,
        x_15_q1,
        add95_3179_out,
        add95_3179_out_ap_vld,
        add95_3077_out,
        add95_3077_out_ap_vld,
        add95_2975_out,
        add95_2975_out_ap_vld,
        add95_2873_out,
        add95_2873_out_ap_vld,
        add95_2771_out,
        add95_2771_out_ap_vld,
        add95_2669_out,
        add95_2669_out_ap_vld,
        add95_2567_out,
        add95_2567_out_ap_vld,
        add95_2465_out,
        add95_2465_out_ap_vld,
        add95_2363_out,
        add95_2363_out_ap_vld,
        add95_2261_out,
        add95_2261_out_ap_vld,
        add95_2159_out,
        add95_2159_out_ap_vld,
        add95_2057_out,
        add95_2057_out_ap_vld,
        add95_1955_out,
        add95_1955_out_ap_vld,
        add95_1853_out,
        add95_1853_out_ap_vld,
        add95_1751_out,
        add95_1751_out_ap_vld,
        add95_1649_out,
        add95_1649_out_ap_vld,
        add95_1547_out,
        add95_1547_out_ap_vld,
        add95_1445_out,
        add95_1445_out_ap_vld,
        add95_1343_out,
        add95_1343_out_ap_vld,
        add95_1241_out,
        add95_1241_out_ap_vld,
        add95_1139_out,
        add95_1139_out_ap_vld,
        add95_1037_out,
        add95_1037_out_ap_vld,
        add95_935_out,
        add95_935_out_ap_vld,
        add95_833_out,
        add95_833_out_ap_vld,
        add95_731_out,
        add95_731_out_ap_vld,
        add95_629_out,
        add95_629_out_ap_vld,
        add95_527_out,
        add95_527_out_ap_vld,
        add95_425_out,
        add95_425_out_ap_vld,
        add95_323_out,
        add95_323_out_ap_vld,
        add95_221_out,
        add95_221_out_ap_vld,
        add95_119_out,
        add95_119_out_ap_vld,
        add9517_out,
        add9517_out_ap_vld,
        grp_fu_543_p_din0,
        grp_fu_543_p_din1,
        grp_fu_543_p_opcode,
        grp_fu_543_p_dout0,
        grp_fu_543_p_ce,
        grp_fu_1416_p_din0,
        grp_fu_1416_p_din1,
        grp_fu_1416_p_opcode,
        grp_fu_1416_p_dout0,
        grp_fu_1416_p_ce,
        grp_fu_1420_p_din0,
        grp_fu_1420_p_din1,
        grp_fu_1420_p_opcode,
        grp_fu_1420_p_dout0,
        grp_fu_1420_p_ce,
        grp_fu_1424_p_din0,
        grp_fu_1424_p_din1,
        grp_fu_1424_p_opcode,
        grp_fu_1424_p_dout0,
        grp_fu_1424_p_ce,
        grp_fu_1428_p_din0,
        grp_fu_1428_p_din1,
        grp_fu_1428_p_opcode,
        grp_fu_1428_p_dout0,
        grp_fu_1428_p_ce,
        grp_fu_1432_p_din0,
        grp_fu_1432_p_din1,
        grp_fu_1432_p_opcode,
        grp_fu_1432_p_dout0,
        grp_fu_1432_p_ce,
        grp_fu_1436_p_din0,
        grp_fu_1436_p_din1,
        grp_fu_1436_p_opcode,
        grp_fu_1436_p_dout0,
        grp_fu_1436_p_ce,
        grp_fu_1440_p_din0,
        grp_fu_1440_p_din1,
        grp_fu_1440_p_opcode,
        grp_fu_1440_p_dout0,
        grp_fu_1440_p_ce,
        grp_fu_1444_p_din0,
        grp_fu_1444_p_din1,
        grp_fu_1444_p_opcode,
        grp_fu_1444_p_dout0,
        grp_fu_1444_p_ce,
        grp_fu_1448_p_din0,
        grp_fu_1448_p_din1,
        grp_fu_1448_p_opcode,
        grp_fu_1448_p_dout0,
        grp_fu_1448_p_ce,
        grp_fu_1452_p_din0,
        grp_fu_1452_p_din1,
        grp_fu_1452_p_opcode,
        grp_fu_1452_p_dout0,
        grp_fu_1452_p_ce,
        grp_fu_1460_p_din0,
        grp_fu_1460_p_din1,
        grp_fu_1460_p_opcode,
        grp_fu_1460_p_dout0,
        grp_fu_1460_p_ce,
        grp_fu_1464_p_din0,
        grp_fu_1464_p_din1,
        grp_fu_1464_p_opcode,
        grp_fu_1464_p_dout0,
        grp_fu_1464_p_ce,
        grp_fu_1468_p_din0,
        grp_fu_1468_p_din1,
        grp_fu_1468_p_opcode,
        grp_fu_1468_p_dout0,
        grp_fu_1468_p_ce,
        grp_fu_1472_p_din0,
        grp_fu_1472_p_din1,
        grp_fu_1472_p_opcode,
        grp_fu_1472_p_dout0,
        grp_fu_1472_p_ce,
        grp_fu_1476_p_din0,
        grp_fu_1476_p_din1,
        grp_fu_1476_p_opcode,
        grp_fu_1476_p_dout0,
        grp_fu_1476_p_ce,
        grp_fu_1480_p_din0,
        grp_fu_1480_p_din1,
        grp_fu_1480_p_opcode,
        grp_fu_1480_p_dout0,
        grp_fu_1480_p_ce,
        grp_fu_1484_p_din0,
        grp_fu_1484_p_din1,
        grp_fu_1484_p_opcode,
        grp_fu_1484_p_dout0,
        grp_fu_1484_p_ce,
        grp_fu_1488_p_din0,
        grp_fu_1488_p_din1,
        grp_fu_1488_p_opcode,
        grp_fu_1488_p_dout0,
        grp_fu_1488_p_ce,
        grp_fu_1492_p_din0,
        grp_fu_1492_p_din1,
        grp_fu_1492_p_opcode,
        grp_fu_1492_p_dout0,
        grp_fu_1492_p_ce,
        grp_fu_1496_p_din0,
        grp_fu_1496_p_din1,
        grp_fu_1496_p_opcode,
        grp_fu_1496_p_dout0,
        grp_fu_1496_p_ce,
        grp_fu_1456_p_din0,
        grp_fu_1456_p_din1,
        grp_fu_1456_p_opcode,
        grp_fu_1456_p_dout0,
        grp_fu_1456_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [11:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
input  [31:0] mean;
output  [11:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [11:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [11:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [11:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [11:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [11:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [11:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [11:0] x_4_address1;
output   x_4_ce1;
input  [31:0] x_4_q1;
output  [11:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [11:0] x_5_address1;
output   x_5_ce1;
input  [31:0] x_5_q1;
output  [11:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [11:0] x_6_address1;
output   x_6_ce1;
input  [31:0] x_6_q1;
output  [11:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [11:0] x_7_address1;
output   x_7_ce1;
input  [31:0] x_7_q1;
output  [11:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [11:0] x_8_address1;
output   x_8_ce1;
input  [31:0] x_8_q1;
output  [11:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [11:0] x_9_address1;
output   x_9_ce1;
input  [31:0] x_9_q1;
output  [11:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [11:0] x_10_address1;
output   x_10_ce1;
input  [31:0] x_10_q1;
output  [11:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [11:0] x_11_address1;
output   x_11_ce1;
input  [31:0] x_11_q1;
output  [11:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [11:0] x_12_address1;
output   x_12_ce1;
input  [31:0] x_12_q1;
output  [11:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [11:0] x_13_address1;
output   x_13_ce1;
input  [31:0] x_13_q1;
output  [11:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [11:0] x_14_address1;
output   x_14_ce1;
input  [31:0] x_14_q1;
output  [11:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [11:0] x_15_address1;
output   x_15_ce1;
input  [31:0] x_15_q1;
output  [31:0] add95_3179_out;
output   add95_3179_out_ap_vld;
output  [31:0] add95_3077_out;
output   add95_3077_out_ap_vld;
output  [31:0] add95_2975_out;
output   add95_2975_out_ap_vld;
output  [31:0] add95_2873_out;
output   add95_2873_out_ap_vld;
output  [31:0] add95_2771_out;
output   add95_2771_out_ap_vld;
output  [31:0] add95_2669_out;
output   add95_2669_out_ap_vld;
output  [31:0] add95_2567_out;
output   add95_2567_out_ap_vld;
output  [31:0] add95_2465_out;
output   add95_2465_out_ap_vld;
output  [31:0] add95_2363_out;
output   add95_2363_out_ap_vld;
output  [31:0] add95_2261_out;
output   add95_2261_out_ap_vld;
output  [31:0] add95_2159_out;
output   add95_2159_out_ap_vld;
output  [31:0] add95_2057_out;
output   add95_2057_out_ap_vld;
output  [31:0] add95_1955_out;
output   add95_1955_out_ap_vld;
output  [31:0] add95_1853_out;
output   add95_1853_out_ap_vld;
output  [31:0] add95_1751_out;
output   add95_1751_out_ap_vld;
output  [31:0] add95_1649_out;
output   add95_1649_out_ap_vld;
output  [31:0] add95_1547_out;
output   add95_1547_out_ap_vld;
output  [31:0] add95_1445_out;
output   add95_1445_out_ap_vld;
output  [31:0] add95_1343_out;
output   add95_1343_out_ap_vld;
output  [31:0] add95_1241_out;
output   add95_1241_out_ap_vld;
output  [31:0] add95_1139_out;
output   add95_1139_out_ap_vld;
output  [31:0] add95_1037_out;
output   add95_1037_out_ap_vld;
output  [31:0] add95_935_out;
output   add95_935_out_ap_vld;
output  [31:0] add95_833_out;
output   add95_833_out_ap_vld;
output  [31:0] add95_731_out;
output   add95_731_out_ap_vld;
output  [31:0] add95_629_out;
output   add95_629_out_ap_vld;
output  [31:0] add95_527_out;
output   add95_527_out_ap_vld;
output  [31:0] add95_425_out;
output   add95_425_out_ap_vld;
output  [31:0] add95_323_out;
output   add95_323_out_ap_vld;
output  [31:0] add95_221_out;
output   add95_221_out_ap_vld;
output  [31:0] add95_119_out;
output   add95_119_out_ap_vld;
output  [31:0] add9517_out;
output   add9517_out_ap_vld;
output  [31:0] grp_fu_543_p_din0;
output  [31:0] grp_fu_543_p_din1;
output  [1:0] grp_fu_543_p_opcode;
input  [31:0] grp_fu_543_p_dout0;
output   grp_fu_543_p_ce;
output  [31:0] grp_fu_1416_p_din0;
output  [31:0] grp_fu_1416_p_din1;
output  [1:0] grp_fu_1416_p_opcode;
input  [31:0] grp_fu_1416_p_dout0;
output   grp_fu_1416_p_ce;
output  [31:0] grp_fu_1420_p_din0;
output  [31:0] grp_fu_1420_p_din1;
output  [1:0] grp_fu_1420_p_opcode;
input  [31:0] grp_fu_1420_p_dout0;
output   grp_fu_1420_p_ce;
output  [31:0] grp_fu_1424_p_din0;
output  [31:0] grp_fu_1424_p_din1;
output  [1:0] grp_fu_1424_p_opcode;
input  [31:0] grp_fu_1424_p_dout0;
output   grp_fu_1424_p_ce;
output  [31:0] grp_fu_1428_p_din0;
output  [31:0] grp_fu_1428_p_din1;
output  [1:0] grp_fu_1428_p_opcode;
input  [31:0] grp_fu_1428_p_dout0;
output   grp_fu_1428_p_ce;
output  [31:0] grp_fu_1432_p_din0;
output  [31:0] grp_fu_1432_p_din1;
output  [1:0] grp_fu_1432_p_opcode;
input  [31:0] grp_fu_1432_p_dout0;
output   grp_fu_1432_p_ce;
output  [31:0] grp_fu_1436_p_din0;
output  [31:0] grp_fu_1436_p_din1;
output  [1:0] grp_fu_1436_p_opcode;
input  [31:0] grp_fu_1436_p_dout0;
output   grp_fu_1436_p_ce;
output  [31:0] grp_fu_1440_p_din0;
output  [31:0] grp_fu_1440_p_din1;
output  [1:0] grp_fu_1440_p_opcode;
input  [31:0] grp_fu_1440_p_dout0;
output   grp_fu_1440_p_ce;
output  [31:0] grp_fu_1444_p_din0;
output  [31:0] grp_fu_1444_p_din1;
output  [1:0] grp_fu_1444_p_opcode;
input  [31:0] grp_fu_1444_p_dout0;
output   grp_fu_1444_p_ce;
output  [31:0] grp_fu_1448_p_din0;
output  [31:0] grp_fu_1448_p_din1;
output  [1:0] grp_fu_1448_p_opcode;
input  [31:0] grp_fu_1448_p_dout0;
output   grp_fu_1448_p_ce;
output  [31:0] grp_fu_1452_p_din0;
output  [31:0] grp_fu_1452_p_din1;
output  [1:0] grp_fu_1452_p_opcode;
input  [31:0] grp_fu_1452_p_dout0;
output   grp_fu_1452_p_ce;
output  [31:0] grp_fu_1460_p_din0;
output  [31:0] grp_fu_1460_p_din1;
output  [1:0] grp_fu_1460_p_opcode;
input  [31:0] grp_fu_1460_p_dout0;
output   grp_fu_1460_p_ce;
output  [31:0] grp_fu_1464_p_din0;
output  [31:0] grp_fu_1464_p_din1;
output  [1:0] grp_fu_1464_p_opcode;
input  [31:0] grp_fu_1464_p_dout0;
output   grp_fu_1464_p_ce;
output  [31:0] grp_fu_1468_p_din0;
output  [31:0] grp_fu_1468_p_din1;
output  [1:0] grp_fu_1468_p_opcode;
input  [31:0] grp_fu_1468_p_dout0;
output   grp_fu_1468_p_ce;
output  [31:0] grp_fu_1472_p_din0;
output  [31:0] grp_fu_1472_p_din1;
output  [1:0] grp_fu_1472_p_opcode;
input  [31:0] grp_fu_1472_p_dout0;
output   grp_fu_1472_p_ce;
output  [31:0] grp_fu_1476_p_din0;
output  [31:0] grp_fu_1476_p_din1;
output  [1:0] grp_fu_1476_p_opcode;
input  [31:0] grp_fu_1476_p_dout0;
output   grp_fu_1476_p_ce;
output  [31:0] grp_fu_1480_p_din0;
output  [31:0] grp_fu_1480_p_din1;
output  [1:0] grp_fu_1480_p_opcode;
input  [31:0] grp_fu_1480_p_dout0;
output   grp_fu_1480_p_ce;
output  [31:0] grp_fu_1484_p_din0;
output  [31:0] grp_fu_1484_p_din1;
output  [1:0] grp_fu_1484_p_opcode;
input  [31:0] grp_fu_1484_p_dout0;
output   grp_fu_1484_p_ce;
output  [31:0] grp_fu_1488_p_din0;
output  [31:0] grp_fu_1488_p_din1;
output  [1:0] grp_fu_1488_p_opcode;
input  [31:0] grp_fu_1488_p_dout0;
output   grp_fu_1488_p_ce;
output  [31:0] grp_fu_1492_p_din0;
output  [31:0] grp_fu_1492_p_din1;
output  [1:0] grp_fu_1492_p_opcode;
input  [31:0] grp_fu_1492_p_dout0;
output   grp_fu_1492_p_ce;
output  [31:0] grp_fu_1496_p_din0;
output  [31:0] grp_fu_1496_p_din1;
output  [1:0] grp_fu_1496_p_opcode;
input  [31:0] grp_fu_1496_p_dout0;
output   grp_fu_1496_p_ce;
output  [31:0] grp_fu_1456_p_din0;
output  [31:0] grp_fu_1456_p_din1;
output  [1:0] grp_fu_1456_p_opcode;
input  [31:0] grp_fu_1456_p_dout0;
output   grp_fu_1456_p_ce;

reg ap_idle;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_4_ce0;
reg x_4_ce1;
reg x_5_ce0;
reg x_5_ce1;
reg x_6_ce0;
reg x_6_ce1;
reg x_7_ce0;
reg x_7_ce1;
reg x_8_ce0;
reg x_8_ce1;
reg x_9_ce0;
reg x_9_ce1;
reg x_10_ce0;
reg x_10_ce1;
reg x_11_ce0;
reg x_11_ce1;
reg x_12_ce0;
reg x_12_ce1;
reg x_13_ce0;
reg x_13_ce1;
reg x_14_ce0;
reg x_14_ce1;
reg x_15_ce0;
reg x_15_ce1;
reg add95_3179_out_ap_vld;
reg add95_3077_out_ap_vld;
reg add95_2975_out_ap_vld;
reg add95_2873_out_ap_vld;
reg add95_2771_out_ap_vld;
reg add95_2669_out_ap_vld;
reg add95_2567_out_ap_vld;
reg add95_2465_out_ap_vld;
reg add95_2363_out_ap_vld;
reg add95_2261_out_ap_vld;
reg add95_2159_out_ap_vld;
reg add95_2057_out_ap_vld;
reg add95_1955_out_ap_vld;
reg add95_1853_out_ap_vld;
reg add95_1751_out_ap_vld;
reg add95_1649_out_ap_vld;
reg add95_1547_out_ap_vld;
reg add95_1445_out_ap_vld;
reg add95_1343_out_ap_vld;
reg add95_1241_out_ap_vld;
reg add95_1139_out_ap_vld;
reg add95_1037_out_ap_vld;
reg add95_935_out_ap_vld;
reg add95_833_out_ap_vld;
reg add95_731_out_ap_vld;
reg add95_629_out_ap_vld;
reg add95_527_out_ap_vld;
reg add95_425_out_ap_vld;
reg add95_323_out_ap_vld;
reg add95_221_out_ap_vld;
reg add95_119_out_ap_vld;
reg add9517_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_state15_pp0_stage2_iter4;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln367_reg_1975;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln367_fu_1198_p2;
reg   [0:0] icmp_ln367_reg_1975_pp0_iter1_reg;
reg   [0:0] icmp_ln367_reg_1975_pp0_iter2_reg;
reg   [0:0] icmp_ln367_reg_1975_pp0_iter3_reg;
reg   [0:0] icmp_ln367_reg_1975_pp0_iter4_reg;
reg   [31:0] x_0_load_reg_2139;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_state14_pp0_stage1_iter4;
wire    ap_block_state17_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] x_1_load_reg_2144;
reg   [31:0] x_2_load_reg_2149;
reg   [31:0] x_3_load_reg_2154;
reg   [31:0] x_4_load_reg_2159;
reg   [31:0] x_5_load_reg_2164;
reg   [31:0] x_6_load_reg_2169;
reg   [31:0] x_7_load_reg_2174;
reg   [31:0] x_8_load_reg_2179;
reg   [31:0] x_9_load_reg_2184;
reg   [31:0] x_10_load_reg_2189;
reg   [31:0] x_11_load_reg_2194;
reg   [31:0] x_12_load_reg_2199;
reg   [31:0] x_13_load_reg_2204;
reg   [31:0] x_14_load_reg_2209;
reg   [31:0] x_15_load_reg_2214;
reg   [31:0] x_0_load_6_reg_2219;
reg   [31:0] x_1_load_6_reg_2224;
reg   [31:0] x_2_load_6_reg_2229;
reg   [31:0] x_3_load_6_reg_2234;
reg   [31:0] x_4_load_6_reg_2239;
reg   [31:0] x_5_load_6_reg_2244;
reg   [31:0] x_6_load_6_reg_2249;
reg   [31:0] x_7_load_6_reg_2254;
reg   [31:0] x_8_load_6_reg_2259;
reg   [31:0] x_9_load_6_reg_2264;
reg   [31:0] x_10_load_6_reg_2269;
reg   [31:0] x_11_load_6_reg_2274;
reg   [31:0] x_12_load_6_reg_2279;
reg   [31:0] x_13_load_6_reg_2284;
reg   [31:0] x_14_load_6_reg_2289;
reg   [31:0] x_15_load_6_reg_2294;
reg   [31:0] diff_reg_2299;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] diff_1_reg_2305;
reg   [31:0] diff_2_reg_2311;
reg   [31:0] diff_3_reg_2317;
reg   [31:0] diff_4_reg_2323;
reg   [31:0] diff_5_reg_2329;
reg   [31:0] diff_6_reg_2335;
reg   [31:0] diff_7_reg_2341;
reg   [31:0] diff_8_reg_2347;
reg   [31:0] diff_9_reg_2353;
reg   [31:0] diff_10_reg_2359;
reg   [31:0] diff_11_reg_2365;
reg   [31:0] diff_12_reg_2371;
reg   [31:0] diff_13_reg_2377;
reg   [31:0] diff_14_reg_2383;
reg   [31:0] diff_15_reg_2389;
reg   [31:0] diff_16_reg_2395;
reg   [31:0] diff_17_reg_2401;
reg   [31:0] diff_18_reg_2407;
reg   [31:0] diff_19_reg_2413;
reg   [31:0] diff_20_reg_2419;
reg   [31:0] diff_21_reg_2425;
reg   [31:0] diff_22_reg_2431;
reg   [31:0] diff_23_reg_2437;
reg   [31:0] diff_24_reg_2443;
reg   [31:0] diff_25_reg_2449;
reg   [31:0] diff_26_reg_2455;
reg   [31:0] diff_27_reg_2461;
reg   [31:0] diff_28_reg_2467;
reg   [31:0] diff_29_reg_2473;
reg   [31:0] diff_30_reg_2479;
reg   [31:0] diff_31_reg_2485;
wire   [31:0] grp_fu_986_p2;
reg   [31:0] mul_reg_2491;
wire   [31:0] grp_fu_990_p2;
reg   [31:0] mul_1_reg_2496;
wire   [31:0] grp_fu_994_p2;
reg   [31:0] mul_2_reg_2501;
wire   [31:0] grp_fu_998_p2;
reg   [31:0] mul_3_reg_2506;
wire   [31:0] grp_fu_1002_p2;
reg   [31:0] mul_4_reg_2511;
wire   [31:0] grp_fu_1006_p2;
reg   [31:0] mul_5_reg_2516;
wire   [31:0] grp_fu_1010_p2;
reg   [31:0] mul_6_reg_2521;
wire   [31:0] grp_fu_1014_p2;
reg   [31:0] mul_7_reg_2526;
wire   [31:0] grp_fu_1018_p2;
reg   [31:0] mul_8_reg_2531;
wire   [31:0] grp_fu_1022_p2;
reg   [31:0] mul_9_reg_2536;
wire   [31:0] grp_fu_1026_p2;
reg   [31:0] mul_10_reg_2541;
reg   [31:0] mul_11_reg_2601;
reg   [31:0] mul_12_reg_2606;
reg   [31:0] mul_13_reg_2611;
reg   [31:0] mul_14_reg_2616;
reg   [31:0] mul_15_reg_2621;
reg   [31:0] mul_16_reg_2626;
reg   [31:0] mul_17_reg_2631;
reg   [31:0] mul_18_reg_2636;
reg   [31:0] mul_19_reg_2641;
reg   [31:0] mul_20_reg_2646;
reg   [31:0] mul_21_reg_2651;
reg   [31:0] mul_22_reg_2711;
reg   [31:0] mul_23_reg_2716;
reg   [31:0] mul_24_reg_2721;
reg   [31:0] mul_25_reg_2726;
reg   [31:0] mul_26_reg_2731;
reg   [31:0] mul_27_reg_2736;
reg   [31:0] mul_28_reg_2741;
reg   [31:0] mul_29_reg_2746;
reg   [31:0] mul_30_reg_2751;
reg   [31:0] mul_s_reg_2756;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln377_fu_1214_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln377_1_fu_1240_p1;
reg   [31:0] add9517_fu_136;
reg   [31:0] ap_sig_allocacmp_add9517_load;
wire    ap_loop_init;
wire    ap_block_pp0_stage1;
reg   [31:0] add95_119_fu_140;
reg   [31:0] ap_sig_allocacmp_add95_119_load;
reg   [31:0] add95_221_fu_144;
reg   [31:0] ap_sig_allocacmp_add95_221_load;
reg   [31:0] add95_323_fu_148;
reg   [31:0] ap_sig_allocacmp_add95_323_load;
reg   [31:0] add95_425_fu_152;
reg   [31:0] ap_sig_allocacmp_add95_425_load;
reg   [31:0] add95_527_fu_156;
reg   [31:0] ap_sig_allocacmp_add95_527_load;
reg   [31:0] add95_629_fu_160;
reg   [31:0] ap_sig_allocacmp_add95_629_load;
reg   [31:0] add95_731_fu_164;
reg   [31:0] ap_sig_allocacmp_add95_731_load;
reg   [31:0] add95_833_fu_168;
reg   [31:0] ap_sig_allocacmp_add95_833_load;
reg   [31:0] add95_935_fu_172;
reg   [31:0] ap_sig_allocacmp_add95_935_load;
reg   [31:0] add95_1037_fu_176;
reg   [31:0] ap_sig_allocacmp_add95_1037_load;
reg   [31:0] add95_1139_fu_180;
reg   [31:0] ap_sig_allocacmp_add95_1139_load;
reg   [31:0] add95_1241_fu_184;
reg   [31:0] ap_sig_allocacmp_add95_1241_load;
reg   [31:0] add95_1343_fu_188;
reg   [31:0] ap_sig_allocacmp_add95_1343_load;
reg   [31:0] add95_1445_fu_192;
reg   [31:0] ap_sig_allocacmp_add95_1445_load;
reg   [31:0] add95_1547_fu_196;
reg   [31:0] ap_sig_allocacmp_add95_1547_load;
reg   [31:0] add95_1649_fu_200;
reg   [31:0] ap_sig_allocacmp_add95_1649_load;
reg   [31:0] add95_1751_fu_204;
reg   [31:0] ap_sig_allocacmp_add95_1751_load;
reg   [31:0] add95_1853_fu_208;
reg   [31:0] ap_sig_allocacmp_add95_1853_load;
reg   [31:0] add95_1955_fu_212;
reg   [31:0] ap_sig_allocacmp_add95_1955_load;
reg   [31:0] add95_2057_fu_216;
reg   [31:0] ap_sig_allocacmp_add95_2057_load;
reg   [31:0] add95_2159_fu_220;
reg   [31:0] ap_sig_allocacmp_add95_2159_load;
reg   [31:0] add95_2261_fu_224;
reg   [31:0] ap_sig_allocacmp_add95_2261_load;
reg   [31:0] add95_2363_fu_228;
reg   [31:0] ap_sig_allocacmp_add95_2363_load;
reg   [31:0] add95_2465_fu_232;
reg   [31:0] ap_sig_allocacmp_add95_2465_load;
reg   [31:0] add95_2567_fu_236;
reg   [31:0] ap_sig_allocacmp_add95_2567_load;
reg   [31:0] add95_2669_fu_240;
reg   [31:0] ap_sig_allocacmp_add95_2669_load;
reg   [31:0] add95_2771_fu_244;
reg   [31:0] ap_sig_allocacmp_add95_2771_load;
reg   [31:0] add95_2873_fu_248;
reg   [31:0] ap_sig_allocacmp_add95_2873_load;
reg   [31:0] add95_2975_fu_252;
reg   [31:0] ap_sig_allocacmp_add95_2975_load;
reg   [31:0] add95_3077_fu_256;
reg   [31:0] ap_sig_allocacmp_add95_3077_load;
reg   [31:0] add95_3179_fu_260;
reg   [31:0] ap_sig_allocacmp_add95_3179_load;
reg   [15:0] idx_fu_264;
wire   [15:0] add_ln367_fu_1260_p2;
reg   [15:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_898_p0;
reg   [31:0] grp_fu_898_p1;
wire    ap_block_pp0_stage2;
reg   [31:0] grp_fu_902_p0;
reg   [31:0] grp_fu_902_p1;
reg   [31:0] grp_fu_906_p0;
reg   [31:0] grp_fu_906_p1;
reg   [31:0] grp_fu_910_p0;
reg   [31:0] grp_fu_910_p1;
reg   [31:0] grp_fu_914_p0;
reg   [31:0] grp_fu_914_p1;
reg   [31:0] grp_fu_918_p0;
reg   [31:0] grp_fu_918_p1;
reg   [31:0] grp_fu_922_p0;
reg   [31:0] grp_fu_922_p1;
reg   [31:0] grp_fu_926_p0;
reg   [31:0] grp_fu_926_p1;
reg   [31:0] grp_fu_930_p0;
reg   [31:0] grp_fu_930_p1;
reg   [31:0] grp_fu_934_p0;
reg   [31:0] grp_fu_934_p1;
reg   [31:0] grp_fu_938_p0;
reg   [31:0] grp_fu_938_p1;
reg   [31:0] grp_fu_942_p0;
reg   [31:0] grp_fu_942_p1;
reg   [31:0] grp_fu_946_p0;
reg   [31:0] grp_fu_946_p1;
reg   [31:0] grp_fu_950_p0;
reg   [31:0] grp_fu_950_p1;
reg   [31:0] grp_fu_954_p0;
reg   [31:0] grp_fu_954_p1;
reg   [31:0] grp_fu_958_p0;
reg   [31:0] grp_fu_958_p1;
reg   [31:0] grp_fu_962_p0;
reg   [31:0] grp_fu_962_p1;
reg   [31:0] grp_fu_966_p0;
reg   [31:0] grp_fu_966_p1;
reg   [31:0] grp_fu_970_p0;
reg   [31:0] grp_fu_970_p1;
reg   [31:0] grp_fu_974_p0;
reg   [31:0] grp_fu_974_p1;
reg   [31:0] grp_fu_978_p0;
reg   [31:0] grp_fu_978_p1;
reg   [31:0] grp_fu_986_p0;
reg   [31:0] grp_fu_986_p1;
reg   [31:0] grp_fu_990_p0;
reg   [31:0] grp_fu_990_p1;
reg   [31:0] grp_fu_994_p0;
reg   [31:0] grp_fu_994_p1;
reg   [31:0] grp_fu_998_p0;
reg   [31:0] grp_fu_998_p1;
reg   [31:0] grp_fu_1002_p0;
reg   [31:0] grp_fu_1002_p1;
reg   [31:0] grp_fu_1006_p0;
reg   [31:0] grp_fu_1006_p1;
reg   [31:0] grp_fu_1010_p0;
reg   [31:0] grp_fu_1010_p1;
reg   [31:0] grp_fu_1014_p0;
reg   [31:0] grp_fu_1014_p1;
reg   [31:0] grp_fu_1018_p0;
reg   [31:0] grp_fu_1018_p1;
reg   [31:0] grp_fu_1022_p0;
reg   [31:0] grp_fu_1022_p1;
reg   [31:0] grp_fu_1026_p0;
reg   [31:0] grp_fu_1026_p1;
wire   [11:0] lshr_ln5_fu_1204_p4;
wire   [11:0] or_ln377_fu_1234_p2;
reg   [1:0] grp_fu_898_opcode;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage0_00001;
reg   [1:0] grp_fu_902_opcode;
reg   [1:0] grp_fu_906_opcode;
reg   [1:0] grp_fu_910_opcode;
reg   [1:0] grp_fu_914_opcode;
reg   [1:0] grp_fu_918_opcode;
reg   [1:0] grp_fu_922_opcode;
reg   [1:0] grp_fu_926_opcode;
reg   [1:0] grp_fu_930_opcode;
reg   [1:0] grp_fu_934_opcode;
reg   [1:0] grp_fu_938_opcode;
reg   [1:0] grp_fu_942_opcode;
reg   [1:0] grp_fu_946_opcode;
reg   [1:0] grp_fu_950_opcode;
reg   [1:0] grp_fu_954_opcode;
reg   [1:0] grp_fu_958_opcode;
reg   [1:0] grp_fu_962_opcode;
reg   [1:0] grp_fu_966_opcode;
reg   [1:0] grp_fu_970_opcode;
reg   [1:0] grp_fu_974_opcode;
reg   [1:0] grp_fu_978_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter4_stage1;
reg    ap_idle_pp0_0to3;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_986_p0),
    .din1(grp_fu_986_p1),
    .ce(1'b1),
    .dout(grp_fu_986_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_990_p0),
    .din1(grp_fu_990_p1),
    .ce(1'b1),
    .dout(grp_fu_990_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_994_p0),
    .din1(grp_fu_994_p1),
    .ce(1'b1),
    .dout(grp_fu_994_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_998_p0),
    .din1(grp_fu_998_p1),
    .ce(1'b1),
    .dout(grp_fu_998_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1002_p0),
    .din1(grp_fu_1002_p1),
    .ce(1'b1),
    .dout(grp_fu_1002_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1006_p0),
    .din1(grp_fu_1006_p1),
    .ce(1'b1),
    .dout(grp_fu_1006_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1010_p0),
    .din1(grp_fu_1010_p1),
    .ce(1'b1),
    .dout(grp_fu_1010_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1014_p0),
    .din1(grp_fu_1014_p1),
    .ce(1'b1),
    .dout(grp_fu_1014_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1018_p0),
    .din1(grp_fu_1018_p1),
    .ce(1'b1),
    .dout(grp_fu_1018_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1022_p0),
    .din1(grp_fu_1022_p1),
    .ce(1'b1),
    .dout(grp_fu_1022_p2)
);

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1026_p0),
    .din1(grp_fu_1026_p1),
    .ce(1'b1),
    .dout(grp_fu_1026_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add9517_fu_136 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add9517_fu_136 <= grp_fu_1456_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add95_1037_fu_176 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add95_1037_fu_176 <= grp_fu_1496_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_1139_fu_180 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1139_fu_180 <= grp_fu_543_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add95_119_fu_140 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add95_119_fu_140 <= grp_fu_1460_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_1241_fu_184 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1241_fu_184 <= grp_fu_1416_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_1343_fu_188 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1343_fu_188 <= grp_fu_1420_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_1445_fu_192 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1445_fu_192 <= grp_fu_1424_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_1547_fu_196 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1547_fu_196 <= grp_fu_1428_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_1649_fu_200 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1649_fu_200 <= grp_fu_1432_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_1751_fu_204 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1751_fu_204 <= grp_fu_1436_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_1853_fu_208 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1853_fu_208 <= grp_fu_1440_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_1955_fu_212 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1955_fu_212 <= grp_fu_1444_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_2057_fu_216 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2057_fu_216 <= grp_fu_1448_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_2159_fu_220 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2159_fu_220 <= grp_fu_1452_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add95_221_fu_144 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add95_221_fu_144 <= grp_fu_1464_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_2261_fu_224 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2261_fu_224 <= grp_fu_1460_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_2363_fu_228 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2363_fu_228 <= grp_fu_1464_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_2465_fu_232 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2465_fu_232 <= grp_fu_1468_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_2567_fu_236 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2567_fu_236 <= grp_fu_1472_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_2669_fu_240 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2669_fu_240 <= grp_fu_1476_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_2771_fu_244 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2771_fu_244 <= grp_fu_1480_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_2873_fu_248 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2873_fu_248 <= grp_fu_1484_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_2975_fu_252 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2975_fu_252 <= grp_fu_1488_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_3077_fu_256 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_3077_fu_256 <= grp_fu_1492_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add95_3179_fu_260 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_3179_fu_260 <= grp_fu_1496_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add95_323_fu_148 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add95_323_fu_148 <= grp_fu_1468_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add95_425_fu_152 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add95_425_fu_152 <= grp_fu_1472_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add95_527_fu_156 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add95_527_fu_156 <= grp_fu_1476_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add95_629_fu_160 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add95_629_fu_160 <= grp_fu_1480_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add95_731_fu_164 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add95_731_fu_164 <= grp_fu_1484_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add95_833_fu_168 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add95_833_fu_168 <= grp_fu_1488_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add95_935_fu_172 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            add95_935_fu_172 <= grp_fu_1492_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage1) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage1) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage1) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage1) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln367_fu_1198_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_264 <= add_ln367_fu_1260_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_264 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        diff_10_reg_2359 <= grp_fu_1452_p_dout0;
        diff_11_reg_2365 <= grp_fu_1460_p_dout0;
        diff_12_reg_2371 <= grp_fu_1464_p_dout0;
        diff_13_reg_2377 <= grp_fu_1468_p_dout0;
        diff_14_reg_2383 <= grp_fu_1472_p_dout0;
        diff_15_reg_2389 <= grp_fu_1476_p_dout0;
        diff_16_reg_2395 <= grp_fu_1480_p_dout0;
        diff_17_reg_2401 <= grp_fu_1484_p_dout0;
        diff_18_reg_2407 <= grp_fu_1488_p_dout0;
        diff_19_reg_2413 <= grp_fu_1492_p_dout0;
        diff_1_reg_2305 <= grp_fu_1416_p_dout0;
        diff_20_reg_2419 <= grp_fu_1496_p_dout0;
        diff_2_reg_2311 <= grp_fu_1420_p_dout0;
        diff_3_reg_2317 <= grp_fu_1424_p_dout0;
        diff_4_reg_2323 <= grp_fu_1428_p_dout0;
        diff_5_reg_2329 <= grp_fu_1432_p_dout0;
        diff_6_reg_2335 <= grp_fu_1436_p_dout0;
        diff_7_reg_2341 <= grp_fu_1440_p_dout0;
        diff_8_reg_2347 <= grp_fu_1444_p_dout0;
        diff_9_reg_2353 <= grp_fu_1448_p_dout0;
        diff_reg_2299 <= grp_fu_543_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        diff_21_reg_2425 <= grp_fu_543_p_dout0;
        diff_22_reg_2431 <= grp_fu_1416_p_dout0;
        diff_23_reg_2437 <= grp_fu_1420_p_dout0;
        diff_24_reg_2443 <= grp_fu_1424_p_dout0;
        diff_25_reg_2449 <= grp_fu_1428_p_dout0;
        diff_26_reg_2455 <= grp_fu_1432_p_dout0;
        diff_27_reg_2461 <= grp_fu_1436_p_dout0;
        diff_28_reg_2467 <= grp_fu_1440_p_dout0;
        diff_29_reg_2473 <= grp_fu_1444_p_dout0;
        diff_30_reg_2479 <= grp_fu_1448_p_dout0;
        diff_31_reg_2485 <= grp_fu_1452_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln367_reg_1975 <= icmp_ln367_fu_1198_p2;
        icmp_ln367_reg_1975_pp0_iter1_reg <= icmp_ln367_reg_1975;
        icmp_ln367_reg_1975_pp0_iter2_reg <= icmp_ln367_reg_1975_pp0_iter1_reg;
        icmp_ln367_reg_1975_pp0_iter3_reg <= icmp_ln367_reg_1975_pp0_iter2_reg;
        icmp_ln367_reg_1975_pp0_iter4_reg <= icmp_ln367_reg_1975_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_10_reg_2541 <= grp_fu_1026_p2;
        mul_1_reg_2496 <= grp_fu_990_p2;
        mul_2_reg_2501 <= grp_fu_994_p2;
        mul_3_reg_2506 <= grp_fu_998_p2;
        mul_4_reg_2511 <= grp_fu_1002_p2;
        mul_5_reg_2516 <= grp_fu_1006_p2;
        mul_6_reg_2521 <= grp_fu_1010_p2;
        mul_7_reg_2526 <= grp_fu_1014_p2;
        mul_8_reg_2531 <= grp_fu_1018_p2;
        mul_9_reg_2536 <= grp_fu_1022_p2;
        mul_reg_2491 <= grp_fu_986_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_11_reg_2601 <= grp_fu_986_p2;
        mul_12_reg_2606 <= grp_fu_990_p2;
        mul_13_reg_2611 <= grp_fu_994_p2;
        mul_14_reg_2616 <= grp_fu_998_p2;
        mul_15_reg_2621 <= grp_fu_1002_p2;
        mul_16_reg_2626 <= grp_fu_1006_p2;
        mul_17_reg_2631 <= grp_fu_1010_p2;
        mul_18_reg_2636 <= grp_fu_1014_p2;
        mul_19_reg_2641 <= grp_fu_1018_p2;
        mul_20_reg_2646 <= grp_fu_1022_p2;
        mul_21_reg_2651 <= grp_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_22_reg_2711 <= grp_fu_986_p2;
        mul_23_reg_2716 <= grp_fu_990_p2;
        mul_24_reg_2721 <= grp_fu_994_p2;
        mul_25_reg_2726 <= grp_fu_998_p2;
        mul_26_reg_2731 <= grp_fu_1002_p2;
        mul_27_reg_2736 <= grp_fu_1006_p2;
        mul_28_reg_2741 <= grp_fu_1010_p2;
        mul_29_reg_2746 <= grp_fu_1014_p2;
        mul_30_reg_2751 <= grp_fu_1018_p2;
        mul_s_reg_2756 <= grp_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_0_load_6_reg_2219 <= x_0_q0;
        x_0_load_reg_2139 <= x_0_q1;
        x_10_load_6_reg_2269 <= x_10_q0;
        x_10_load_reg_2189 <= x_10_q1;
        x_11_load_6_reg_2274 <= x_11_q0;
        x_11_load_reg_2194 <= x_11_q1;
        x_12_load_6_reg_2279 <= x_12_q0;
        x_12_load_reg_2199 <= x_12_q1;
        x_13_load_6_reg_2284 <= x_13_q0;
        x_13_load_reg_2204 <= x_13_q1;
        x_14_load_6_reg_2289 <= x_14_q0;
        x_14_load_reg_2209 <= x_14_q1;
        x_15_load_6_reg_2294 <= x_15_q0;
        x_15_load_reg_2214 <= x_15_q1;
        x_1_load_6_reg_2224 <= x_1_q0;
        x_1_load_reg_2144 <= x_1_q1;
        x_2_load_6_reg_2229 <= x_2_q0;
        x_2_load_reg_2149 <= x_2_q1;
        x_3_load_6_reg_2234 <= x_3_q0;
        x_3_load_reg_2154 <= x_3_q1;
        x_4_load_6_reg_2239 <= x_4_q0;
        x_4_load_reg_2159 <= x_4_q1;
        x_5_load_6_reg_2244 <= x_5_q0;
        x_5_load_reg_2164 <= x_5_q1;
        x_6_load_6_reg_2249 <= x_6_q0;
        x_6_load_reg_2169 <= x_6_q1;
        x_7_load_6_reg_2254 <= x_7_q0;
        x_7_load_reg_2174 <= x_7_q1;
        x_8_load_6_reg_2259 <= x_8_q0;
        x_8_load_reg_2179 <= x_8_q1;
        x_9_load_6_reg_2264 <= x_9_q0;
        x_9_load_reg_2184 <= x_9_q1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add9517_out_ap_vld = 1'b1;
    end else begin
        add9517_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1037_out_ap_vld = 1'b1;
    end else begin
        add95_1037_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1139_out_ap_vld = 1'b1;
    end else begin
        add95_1139_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_119_out_ap_vld = 1'b1;
    end else begin
        add95_119_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1241_out_ap_vld = 1'b1;
    end else begin
        add95_1241_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1343_out_ap_vld = 1'b1;
    end else begin
        add95_1343_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1445_out_ap_vld = 1'b1;
    end else begin
        add95_1445_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1547_out_ap_vld = 1'b1;
    end else begin
        add95_1547_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1649_out_ap_vld = 1'b1;
    end else begin
        add95_1649_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1751_out_ap_vld = 1'b1;
    end else begin
        add95_1751_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1853_out_ap_vld = 1'b1;
    end else begin
        add95_1853_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_1955_out_ap_vld = 1'b1;
    end else begin
        add95_1955_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2057_out_ap_vld = 1'b1;
    end else begin
        add95_2057_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2159_out_ap_vld = 1'b1;
    end else begin
        add95_2159_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_221_out_ap_vld = 1'b1;
    end else begin
        add95_221_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2261_out_ap_vld = 1'b1;
    end else begin
        add95_2261_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2363_out_ap_vld = 1'b1;
    end else begin
        add95_2363_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2465_out_ap_vld = 1'b1;
    end else begin
        add95_2465_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2567_out_ap_vld = 1'b1;
    end else begin
        add95_2567_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2669_out_ap_vld = 1'b1;
    end else begin
        add95_2669_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2771_out_ap_vld = 1'b1;
    end else begin
        add95_2771_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2873_out_ap_vld = 1'b1;
    end else begin
        add95_2873_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_2975_out_ap_vld = 1'b1;
    end else begin
        add95_2975_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_3077_out_ap_vld = 1'b1;
    end else begin
        add95_3077_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_3179_out_ap_vld = 1'b1;
    end else begin
        add95_3179_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_323_out_ap_vld = 1'b1;
    end else begin
        add95_323_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_425_out_ap_vld = 1'b1;
    end else begin
        add95_425_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_527_out_ap_vld = 1'b1;
    end else begin
        add95_527_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_629_out_ap_vld = 1'b1;
    end else begin
        add95_629_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_731_out_ap_vld = 1'b1;
    end else begin
        add95_731_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_833_out_ap_vld = 1'b1;
    end else begin
        add95_833_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add95_935_out_ap_vld = 1'b1;
    end else begin
        add95_935_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln367_reg_1975 == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln367_reg_1975_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter4_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add9517_load = grp_fu_1456_p_dout0;
    end else begin
        ap_sig_allocacmp_add9517_load = add9517_fu_136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add95_1037_load = grp_fu_1496_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_1037_load = add95_1037_fu_176;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_1139_load = grp_fu_543_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_1139_load = add95_1139_fu_180;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add95_119_load = grp_fu_1460_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_119_load = add95_119_fu_140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_1241_load = grp_fu_1416_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_1241_load = add95_1241_fu_184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_1343_load = grp_fu_1420_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_1343_load = add95_1343_fu_188;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_1445_load = grp_fu_1424_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_1445_load = add95_1445_fu_192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_1547_load = grp_fu_1428_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_1547_load = add95_1547_fu_196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_1649_load = grp_fu_1432_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_1649_load = add95_1649_fu_200;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_1751_load = grp_fu_1436_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_1751_load = add95_1751_fu_204;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_1853_load = grp_fu_1440_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_1853_load = add95_1853_fu_208;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_1955_load = grp_fu_1444_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_1955_load = add95_1955_fu_212;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_2057_load = grp_fu_1448_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_2057_load = add95_2057_fu_216;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_2159_load = grp_fu_1452_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_2159_load = add95_2159_fu_220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add95_221_load = grp_fu_1464_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_221_load = add95_221_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_2261_load = grp_fu_1460_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_2261_load = add95_2261_fu_224;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_2363_load = grp_fu_1464_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_2363_load = add95_2363_fu_228;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_2465_load = grp_fu_1468_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_2465_load = add95_2465_fu_232;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_2567_load = grp_fu_1472_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_2567_load = add95_2567_fu_236;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_2669_load = grp_fu_1476_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_2669_load = add95_2669_fu_240;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_2771_load = grp_fu_1480_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_2771_load = add95_2771_fu_244;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_2873_load = grp_fu_1484_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_2873_load = add95_2873_fu_248;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_2975_load = grp_fu_1488_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_2975_load = add95_2975_fu_252;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_3077_load = grp_fu_1492_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_3077_load = add95_3077_fu_256;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add95_3179_load = grp_fu_1496_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_3179_load = add95_3179_fu_260;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add95_323_load = grp_fu_1468_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_323_load = add95_323_fu_148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add95_425_load = grp_fu_1472_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_425_load = add95_425_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add95_527_load = grp_fu_1476_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_527_load = add95_527_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add95_629_load = grp_fu_1480_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_629_load = add95_629_fu_160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add95_731_load = grp_fu_1484_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_731_load = add95_731_fu_164;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add95_833_load = grp_fu_1488_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_833_load = add95_833_fu_168;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add95_935_load = grp_fu_1492_p_dout0;
    end else begin
        ap_sig_allocacmp_add95_935_load = add95_935_fu_172;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_264;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1002_p0 = diff_26_reg_2455;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1002_p0 = diff_15_reg_2389;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1002_p0 = diff_4_reg_2323;
        end else begin
            grp_fu_1002_p0 = 'bx;
        end
    end else begin
        grp_fu_1002_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1002_p1 = diff_26_reg_2455;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1002_p1 = diff_15_reg_2389;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1002_p1 = diff_4_reg_2323;
        end else begin
            grp_fu_1002_p1 = 'bx;
        end
    end else begin
        grp_fu_1002_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1006_p0 = diff_27_reg_2461;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1006_p0 = diff_16_reg_2395;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1006_p0 = diff_5_reg_2329;
        end else begin
            grp_fu_1006_p0 = 'bx;
        end
    end else begin
        grp_fu_1006_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1006_p1 = diff_27_reg_2461;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1006_p1 = diff_16_reg_2395;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1006_p1 = diff_5_reg_2329;
        end else begin
            grp_fu_1006_p1 = 'bx;
        end
    end else begin
        grp_fu_1006_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1010_p0 = diff_28_reg_2467;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1010_p0 = diff_17_reg_2401;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1010_p0 = diff_6_reg_2335;
        end else begin
            grp_fu_1010_p0 = 'bx;
        end
    end else begin
        grp_fu_1010_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1010_p1 = diff_28_reg_2467;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1010_p1 = diff_17_reg_2401;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1010_p1 = diff_6_reg_2335;
        end else begin
            grp_fu_1010_p1 = 'bx;
        end
    end else begin
        grp_fu_1010_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1014_p0 = diff_29_reg_2473;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1014_p0 = diff_18_reg_2407;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1014_p0 = diff_7_reg_2341;
        end else begin
            grp_fu_1014_p0 = 'bx;
        end
    end else begin
        grp_fu_1014_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1014_p1 = diff_29_reg_2473;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1014_p1 = diff_18_reg_2407;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1014_p1 = diff_7_reg_2341;
        end else begin
            grp_fu_1014_p1 = 'bx;
        end
    end else begin
        grp_fu_1014_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1018_p0 = diff_30_reg_2479;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1018_p0 = diff_19_reg_2413;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1018_p0 = diff_8_reg_2347;
        end else begin
            grp_fu_1018_p0 = 'bx;
        end
    end else begin
        grp_fu_1018_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1018_p1 = diff_30_reg_2479;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1018_p1 = diff_19_reg_2413;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1018_p1 = diff_8_reg_2347;
        end else begin
            grp_fu_1018_p1 = 'bx;
        end
    end else begin
        grp_fu_1018_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1022_p0 = diff_31_reg_2485;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1022_p0 = diff_20_reg_2419;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1022_p0 = diff_9_reg_2353;
        end else begin
            grp_fu_1022_p0 = 'bx;
        end
    end else begin
        grp_fu_1022_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1022_p1 = diff_31_reg_2485;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1022_p1 = diff_20_reg_2419;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1022_p1 = diff_9_reg_2353;
        end else begin
            grp_fu_1022_p1 = 'bx;
        end
    end else begin
        grp_fu_1022_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1026_p0 = diff_21_reg_2425;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1026_p0 = diff_10_reg_2359;
        end else begin
            grp_fu_1026_p0 = 'bx;
        end
    end else begin
        grp_fu_1026_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1026_p1 = diff_21_reg_2425;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1026_p1 = diff_10_reg_2359;
        end else begin
            grp_fu_1026_p1 = 'bx;
        end
    end else begin
        grp_fu_1026_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_898_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_898_opcode = 2'd0;
    end else begin
        grp_fu_898_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_898_p0 = ap_sig_allocacmp_add95_1139_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_898_p0 = x_5_load_6_reg_2244;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_898_p0 = x_0_load_reg_2139;
    end else begin
        grp_fu_898_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_898_p1 = mul_11_reg_2601;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_898_p1 = mean;
    end else begin
        grp_fu_898_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_902_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_902_opcode = 2'd0;
    end else begin
        grp_fu_902_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_902_p0 = ap_sig_allocacmp_add95_1241_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_902_p0 = x_6_load_6_reg_2249;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_902_p0 = x_1_load_reg_2144;
    end else begin
        grp_fu_902_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_902_p1 = mul_12_reg_2606;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_902_p1 = mean;
    end else begin
        grp_fu_902_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_906_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_906_opcode = 2'd0;
    end else begin
        grp_fu_906_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_906_p0 = ap_sig_allocacmp_add95_1343_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_906_p0 = x_7_load_6_reg_2254;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_906_p0 = x_2_load_reg_2149;
    end else begin
        grp_fu_906_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_906_p1 = mul_13_reg_2611;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_906_p1 = mean;
    end else begin
        grp_fu_906_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_910_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_910_opcode = 2'd0;
    end else begin
        grp_fu_910_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_910_p0 = ap_sig_allocacmp_add95_1445_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_910_p0 = x_8_load_6_reg_2259;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_910_p0 = x_3_load_reg_2154;
    end else begin
        grp_fu_910_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_910_p1 = mul_14_reg_2616;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_910_p1 = mean;
    end else begin
        grp_fu_910_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_914_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_914_opcode = 2'd0;
    end else begin
        grp_fu_914_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_914_p0 = ap_sig_allocacmp_add95_1547_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_914_p0 = x_9_load_6_reg_2264;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_914_p0 = x_4_load_reg_2159;
    end else begin
        grp_fu_914_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_914_p1 = mul_15_reg_2621;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_914_p1 = mean;
    end else begin
        grp_fu_914_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_918_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_918_opcode = 2'd0;
    end else begin
        grp_fu_918_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_918_p0 = ap_sig_allocacmp_add95_1649_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_918_p0 = x_10_load_6_reg_2269;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_918_p0 = x_5_load_reg_2164;
    end else begin
        grp_fu_918_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_918_p1 = mul_16_reg_2626;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_918_p1 = mean;
    end else begin
        grp_fu_918_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_922_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_922_opcode = 2'd0;
    end else begin
        grp_fu_922_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_922_p0 = ap_sig_allocacmp_add95_1751_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_922_p0 = x_11_load_6_reg_2274;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_922_p0 = x_6_load_reg_2169;
    end else begin
        grp_fu_922_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_922_p1 = mul_17_reg_2631;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_922_p1 = mean;
    end else begin
        grp_fu_922_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_926_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_926_opcode = 2'd0;
    end else begin
        grp_fu_926_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_926_p0 = ap_sig_allocacmp_add95_1853_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_926_p0 = x_12_load_6_reg_2279;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_926_p0 = x_7_load_reg_2174;
    end else begin
        grp_fu_926_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_926_p1 = mul_18_reg_2636;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_926_p1 = mean;
    end else begin
        grp_fu_926_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_930_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_930_opcode = 2'd0;
    end else begin
        grp_fu_930_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_930_p0 = ap_sig_allocacmp_add95_1955_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_930_p0 = x_13_load_6_reg_2284;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_930_p0 = x_8_load_reg_2179;
    end else begin
        grp_fu_930_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_930_p1 = mul_19_reg_2641;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_930_p1 = mean;
    end else begin
        grp_fu_930_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_934_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_934_opcode = 2'd0;
    end else begin
        grp_fu_934_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_934_p0 = ap_sig_allocacmp_add95_2057_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_934_p0 = x_14_load_6_reg_2289;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_934_p0 = x_9_load_reg_2184;
    end else begin
        grp_fu_934_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_934_p1 = mul_20_reg_2646;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_934_p1 = mean;
    end else begin
        grp_fu_934_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_938_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_938_opcode = 2'd0;
    end else begin
        grp_fu_938_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_938_p0 = ap_sig_allocacmp_add95_2159_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_938_p0 = x_15_load_6_reg_2294;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_938_p0 = x_10_load_reg_2189;
    end else begin
        grp_fu_938_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_938_p1 = mul_21_reg_2651;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_938_p1 = mean;
    end else begin
        grp_fu_938_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_942_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_942_opcode = 2'd0;
    end else begin
        grp_fu_942_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_942_p0 = ap_sig_allocacmp_add95_2261_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_942_p0 = ap_sig_allocacmp_add95_119_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_942_p0 = x_11_load_reg_2194;
    end else begin
        grp_fu_942_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_942_p1 = mul_22_reg_2711;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_942_p1 = mul_1_reg_2496;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_942_p1 = mean;
    end else begin
        grp_fu_942_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_946_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_946_opcode = 2'd0;
    end else begin
        grp_fu_946_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_946_p0 = ap_sig_allocacmp_add95_2363_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_946_p0 = ap_sig_allocacmp_add95_221_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_946_p0 = x_12_load_reg_2199;
    end else begin
        grp_fu_946_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_946_p1 = mul_23_reg_2716;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_946_p1 = mul_2_reg_2501;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_946_p1 = mean;
    end else begin
        grp_fu_946_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_950_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_950_opcode = 2'd0;
    end else begin
        grp_fu_950_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_950_p0 = ap_sig_allocacmp_add95_2465_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_950_p0 = ap_sig_allocacmp_add95_323_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_950_p0 = x_13_load_reg_2204;
    end else begin
        grp_fu_950_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_950_p1 = mul_24_reg_2721;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_950_p1 = mul_3_reg_2506;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_950_p1 = mean;
    end else begin
        grp_fu_950_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_954_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_954_opcode = 2'd0;
    end else begin
        grp_fu_954_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_954_p0 = ap_sig_allocacmp_add95_2567_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_954_p0 = ap_sig_allocacmp_add95_425_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_954_p0 = x_14_load_reg_2209;
    end else begin
        grp_fu_954_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_954_p1 = mul_25_reg_2726;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_954_p1 = mul_4_reg_2511;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_954_p1 = mean;
    end else begin
        grp_fu_954_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_958_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_958_opcode = 2'd0;
    end else begin
        grp_fu_958_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_958_p0 = ap_sig_allocacmp_add95_2669_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_958_p0 = ap_sig_allocacmp_add95_527_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_958_p0 = x_15_load_reg_2214;
    end else begin
        grp_fu_958_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_958_p1 = mul_26_reg_2731;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_958_p1 = mul_5_reg_2516;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_958_p1 = mean;
    end else begin
        grp_fu_958_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_962_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_962_opcode = 2'd0;
    end else begin
        grp_fu_962_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_962_p0 = ap_sig_allocacmp_add95_2771_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_962_p0 = ap_sig_allocacmp_add95_629_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_962_p0 = x_0_load_6_reg_2219;
    end else begin
        grp_fu_962_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_962_p1 = mul_27_reg_2736;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_962_p1 = mul_6_reg_2521;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_962_p1 = mean;
    end else begin
        grp_fu_962_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_966_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_966_opcode = 2'd0;
    end else begin
        grp_fu_966_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_966_p0 = ap_sig_allocacmp_add95_2873_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_966_p0 = ap_sig_allocacmp_add95_731_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_966_p0 = x_1_load_6_reg_2224;
    end else begin
        grp_fu_966_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_966_p1 = mul_28_reg_2741;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_966_p1 = mul_7_reg_2526;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_966_p1 = mean;
    end else begin
        grp_fu_966_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_970_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_970_opcode = 2'd0;
    end else begin
        grp_fu_970_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_970_p0 = ap_sig_allocacmp_add95_2975_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_970_p0 = ap_sig_allocacmp_add95_833_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_970_p0 = x_2_load_6_reg_2229;
    end else begin
        grp_fu_970_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_970_p1 = mul_29_reg_2746;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_970_p1 = mul_8_reg_2531;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_970_p1 = mean;
    end else begin
        grp_fu_970_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_974_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_974_opcode = 2'd0;
    end else begin
        grp_fu_974_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_974_p0 = ap_sig_allocacmp_add95_3077_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_974_p0 = ap_sig_allocacmp_add95_935_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_974_p0 = x_3_load_6_reg_2234;
    end else begin
        grp_fu_974_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_974_p1 = mul_30_reg_2751;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_974_p1 = mul_9_reg_2536;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_974_p1 = mean;
    end else begin
        grp_fu_974_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln367_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_978_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_978_opcode = 2'd0;
    end else begin
        grp_fu_978_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_978_p0 = ap_sig_allocacmp_add95_3179_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_978_p0 = ap_sig_allocacmp_add95_1037_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_978_p0 = x_4_load_6_reg_2239;
    end else begin
        grp_fu_978_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_978_p1 = mul_s_reg_2756;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_978_p1 = mul_10_reg_2541;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_978_p1 = mean;
    end else begin
        grp_fu_978_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_986_p0 = diff_22_reg_2431;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_986_p0 = diff_11_reg_2365;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_986_p0 = diff_reg_2299;
        end else begin
            grp_fu_986_p0 = 'bx;
        end
    end else begin
        grp_fu_986_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_986_p1 = diff_22_reg_2431;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_986_p1 = diff_11_reg_2365;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_986_p1 = diff_reg_2299;
        end else begin
            grp_fu_986_p1 = 'bx;
        end
    end else begin
        grp_fu_986_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_990_p0 = diff_23_reg_2437;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_990_p0 = diff_12_reg_2371;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_990_p0 = diff_1_reg_2305;
        end else begin
            grp_fu_990_p0 = 'bx;
        end
    end else begin
        grp_fu_990_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_990_p1 = diff_23_reg_2437;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_990_p1 = diff_12_reg_2371;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_990_p1 = diff_1_reg_2305;
        end else begin
            grp_fu_990_p1 = 'bx;
        end
    end else begin
        grp_fu_990_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_994_p0 = diff_24_reg_2443;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_994_p0 = diff_13_reg_2377;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_994_p0 = diff_2_reg_2311;
        end else begin
            grp_fu_994_p0 = 'bx;
        end
    end else begin
        grp_fu_994_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_994_p1 = diff_24_reg_2443;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_994_p1 = diff_13_reg_2377;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_994_p1 = diff_2_reg_2311;
        end else begin
            grp_fu_994_p1 = 'bx;
        end
    end else begin
        grp_fu_994_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_998_p0 = diff_25_reg_2449;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_998_p0 = diff_14_reg_2383;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_998_p0 = diff_3_reg_2317;
        end else begin
            grp_fu_998_p0 = 'bx;
        end
    end else begin
        grp_fu_998_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_998_p1 = diff_25_reg_2449;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_998_p1 = diff_14_reg_2383;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_998_p1 = diff_3_reg_2317;
        end else begin
            grp_fu_998_p1 = 'bx;
        end
    end else begin
        grp_fu_998_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce1 = 1'b1;
    end else begin
        x_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce1 = 1'b1;
    end else begin
        x_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce1 = 1'b1;
    end else begin
        x_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce1 = 1'b1;
    end else begin
        x_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce1 = 1'b1;
    end else begin
        x_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce1 = 1'b1;
    end else begin
        x_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce1 = 1'b1;
    end else begin
        x_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce1 = 1'b1;
    end else begin
        x_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce1 = 1'b1;
    end else begin
        x_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce1 = 1'b1;
    end else begin
        x_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce1 = 1'b1;
    end else begin
        x_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce1 = 1'b1;
    end else begin
        x_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter4_stage1) & (ap_idle_pp0_0to3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add9517_out = add9517_fu_136;

assign add95_1037_out = add95_1037_fu_176;

assign add95_1139_out = add95_1139_fu_180;

assign add95_119_out = add95_119_fu_140;

assign add95_1241_out = add95_1241_fu_184;

assign add95_1343_out = add95_1343_fu_188;

assign add95_1445_out = add95_1445_fu_192;

assign add95_1547_out = add95_1547_fu_196;

assign add95_1649_out = add95_1649_fu_200;

assign add95_1751_out = add95_1751_fu_204;

assign add95_1853_out = add95_1853_fu_208;

assign add95_1955_out = add95_1955_fu_212;

assign add95_2057_out = add95_2057_fu_216;

assign add95_2159_out = add95_2159_fu_220;

assign add95_221_out = add95_221_fu_144;

assign add95_2261_out = add95_2261_fu_224;

assign add95_2363_out = add95_2363_fu_228;

assign add95_2465_out = add95_2465_fu_232;

assign add95_2567_out = add95_2567_fu_236;

assign add95_2669_out = add95_2669_fu_240;

assign add95_2771_out = add95_2771_fu_244;

assign add95_2873_out = add95_2873_fu_248;

assign add95_2975_out = add95_2975_fu_252;

assign add95_3077_out = add95_3077_fu_256;

assign add95_3179_out = add95_3179_fu_260;

assign add95_323_out = add95_323_fu_148;

assign add95_425_out = add95_425_fu_152;

assign add95_527_out = add95_527_fu_156;

assign add95_629_out = add95_629_fu_160;

assign add95_731_out = add95_731_fu_164;

assign add95_833_out = add95_833_fu_168;

assign add95_935_out = add95_935_fu_172;

assign add_ln367_fu_1260_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign grp_fu_1416_p_ce = 1'b1;

assign grp_fu_1416_p_din0 = grp_fu_902_p0;

assign grp_fu_1416_p_din1 = grp_fu_902_p1;

assign grp_fu_1416_p_opcode = grp_fu_902_opcode;

assign grp_fu_1420_p_ce = 1'b1;

assign grp_fu_1420_p_din0 = grp_fu_906_p0;

assign grp_fu_1420_p_din1 = grp_fu_906_p1;

assign grp_fu_1420_p_opcode = grp_fu_906_opcode;

assign grp_fu_1424_p_ce = 1'b1;

assign grp_fu_1424_p_din0 = grp_fu_910_p0;

assign grp_fu_1424_p_din1 = grp_fu_910_p1;

assign grp_fu_1424_p_opcode = grp_fu_910_opcode;

assign grp_fu_1428_p_ce = 1'b1;

assign grp_fu_1428_p_din0 = grp_fu_914_p0;

assign grp_fu_1428_p_din1 = grp_fu_914_p1;

assign grp_fu_1428_p_opcode = grp_fu_914_opcode;

assign grp_fu_1432_p_ce = 1'b1;

assign grp_fu_1432_p_din0 = grp_fu_918_p0;

assign grp_fu_1432_p_din1 = grp_fu_918_p1;

assign grp_fu_1432_p_opcode = grp_fu_918_opcode;

assign grp_fu_1436_p_ce = 1'b1;

assign grp_fu_1436_p_din0 = grp_fu_922_p0;

assign grp_fu_1436_p_din1 = grp_fu_922_p1;

assign grp_fu_1436_p_opcode = grp_fu_922_opcode;

assign grp_fu_1440_p_ce = 1'b1;

assign grp_fu_1440_p_din0 = grp_fu_926_p0;

assign grp_fu_1440_p_din1 = grp_fu_926_p1;

assign grp_fu_1440_p_opcode = grp_fu_926_opcode;

assign grp_fu_1444_p_ce = 1'b1;

assign grp_fu_1444_p_din0 = grp_fu_930_p0;

assign grp_fu_1444_p_din1 = grp_fu_930_p1;

assign grp_fu_1444_p_opcode = grp_fu_930_opcode;

assign grp_fu_1448_p_ce = 1'b1;

assign grp_fu_1448_p_din0 = grp_fu_934_p0;

assign grp_fu_1448_p_din1 = grp_fu_934_p1;

assign grp_fu_1448_p_opcode = grp_fu_934_opcode;

assign grp_fu_1452_p_ce = 1'b1;

assign grp_fu_1452_p_din0 = grp_fu_938_p0;

assign grp_fu_1452_p_din1 = grp_fu_938_p1;

assign grp_fu_1452_p_opcode = grp_fu_938_opcode;

assign grp_fu_1456_p_ce = 1'b1;

assign grp_fu_1456_p_din0 = ap_sig_allocacmp_add9517_load;

assign grp_fu_1456_p_din1 = mul_reg_2491;

assign grp_fu_1456_p_opcode = 2'd0;

assign grp_fu_1460_p_ce = 1'b1;

assign grp_fu_1460_p_din0 = grp_fu_942_p0;

assign grp_fu_1460_p_din1 = grp_fu_942_p1;

assign grp_fu_1460_p_opcode = grp_fu_942_opcode;

assign grp_fu_1464_p_ce = 1'b1;

assign grp_fu_1464_p_din0 = grp_fu_946_p0;

assign grp_fu_1464_p_din1 = grp_fu_946_p1;

assign grp_fu_1464_p_opcode = grp_fu_946_opcode;

assign grp_fu_1468_p_ce = 1'b1;

assign grp_fu_1468_p_din0 = grp_fu_950_p0;

assign grp_fu_1468_p_din1 = grp_fu_950_p1;

assign grp_fu_1468_p_opcode = grp_fu_950_opcode;

assign grp_fu_1472_p_ce = 1'b1;

assign grp_fu_1472_p_din0 = grp_fu_954_p0;

assign grp_fu_1472_p_din1 = grp_fu_954_p1;

assign grp_fu_1472_p_opcode = grp_fu_954_opcode;

assign grp_fu_1476_p_ce = 1'b1;

assign grp_fu_1476_p_din0 = grp_fu_958_p0;

assign grp_fu_1476_p_din1 = grp_fu_958_p1;

assign grp_fu_1476_p_opcode = grp_fu_958_opcode;

assign grp_fu_1480_p_ce = 1'b1;

assign grp_fu_1480_p_din0 = grp_fu_962_p0;

assign grp_fu_1480_p_din1 = grp_fu_962_p1;

assign grp_fu_1480_p_opcode = grp_fu_962_opcode;

assign grp_fu_1484_p_ce = 1'b1;

assign grp_fu_1484_p_din0 = grp_fu_966_p0;

assign grp_fu_1484_p_din1 = grp_fu_966_p1;

assign grp_fu_1484_p_opcode = grp_fu_966_opcode;

assign grp_fu_1488_p_ce = 1'b1;

assign grp_fu_1488_p_din0 = grp_fu_970_p0;

assign grp_fu_1488_p_din1 = grp_fu_970_p1;

assign grp_fu_1488_p_opcode = grp_fu_970_opcode;

assign grp_fu_1492_p_ce = 1'b1;

assign grp_fu_1492_p_din0 = grp_fu_974_p0;

assign grp_fu_1492_p_din1 = grp_fu_974_p1;

assign grp_fu_1492_p_opcode = grp_fu_974_opcode;

assign grp_fu_1496_p_ce = 1'b1;

assign grp_fu_1496_p_din0 = grp_fu_978_p0;

assign grp_fu_1496_p_din1 = grp_fu_978_p1;

assign grp_fu_1496_p_opcode = grp_fu_978_opcode;

assign grp_fu_543_p_ce = 1'b1;

assign grp_fu_543_p_din0 = grp_fu_898_p0;

assign grp_fu_543_p_din1 = grp_fu_898_p1;

assign grp_fu_543_p_opcode = grp_fu_898_opcode;

assign icmp_ln367_fu_1198_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln5_fu_1204_p4 = {{ap_sig_allocacmp_i[15:4]}};

assign or_ln377_fu_1234_p2 = (lshr_ln5_fu_1204_p4 | 12'd1);

assign x_0_address0 = zext_ln377_1_fu_1240_p1;

assign x_0_address1 = zext_ln377_fu_1214_p1;

assign x_10_address0 = zext_ln377_1_fu_1240_p1;

assign x_10_address1 = zext_ln377_fu_1214_p1;

assign x_11_address0 = zext_ln377_1_fu_1240_p1;

assign x_11_address1 = zext_ln377_fu_1214_p1;

assign x_12_address0 = zext_ln377_1_fu_1240_p1;

assign x_12_address1 = zext_ln377_fu_1214_p1;

assign x_13_address0 = zext_ln377_1_fu_1240_p1;

assign x_13_address1 = zext_ln377_fu_1214_p1;

assign x_14_address0 = zext_ln377_1_fu_1240_p1;

assign x_14_address1 = zext_ln377_fu_1214_p1;

assign x_15_address0 = zext_ln377_1_fu_1240_p1;

assign x_15_address1 = zext_ln377_fu_1214_p1;

assign x_1_address0 = zext_ln377_1_fu_1240_p1;

assign x_1_address1 = zext_ln377_fu_1214_p1;

assign x_2_address0 = zext_ln377_1_fu_1240_p1;

assign x_2_address1 = zext_ln377_fu_1214_p1;

assign x_3_address0 = zext_ln377_1_fu_1240_p1;

assign x_3_address1 = zext_ln377_fu_1214_p1;

assign x_4_address0 = zext_ln377_1_fu_1240_p1;

assign x_4_address1 = zext_ln377_fu_1214_p1;

assign x_5_address0 = zext_ln377_1_fu_1240_p1;

assign x_5_address1 = zext_ln377_fu_1214_p1;

assign x_6_address0 = zext_ln377_1_fu_1240_p1;

assign x_6_address1 = zext_ln377_fu_1214_p1;

assign x_7_address0 = zext_ln377_1_fu_1240_p1;

assign x_7_address1 = zext_ln377_fu_1214_p1;

assign x_8_address0 = zext_ln377_1_fu_1240_p1;

assign x_8_address1 = zext_ln377_fu_1214_p1;

assign x_9_address0 = zext_ln377_1_fu_1240_p1;

assign x_9_address1 = zext_ln377_fu_1214_p1;

assign zext_ln377_1_fu_1240_p1 = or_ln377_fu_1234_p2;

assign zext_ln377_fu_1214_p1 = lshr_ln5_fu_1204_p4;

endmodule //activation_accelerator_float_layer_norm2_Pipeline_var_blocks
