FILE_TYPE=VERILOG_MAP;
PRIMITIVE 'SCHOTTKY';
    DEFAULT_MODEL=DIODE;
    UPPER_CASE=TRUE;
    MODEL 'DIODE';
        PIN_MAP
            'CAT'='(K)';
            'AN'='(A)';
        END_PIN;
    END_MODEL;
END_PRIMITIVE;
END.
