Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 22:18:58 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper_csn
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                        Path #1                                                                                                                                                                                                                                        |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 3.572 |                     0.000 |
| Path Delay                |                     0.534 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                37.684 |                     0.690 |
| Logic Delay               | 0.094(18%)                | 10.806(29%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.095(14%)                |
| Net Delay                 | 0.440(82%)                | 26.878(71%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.595(86%)                |
| Clock Skew                |                    -0.525 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -0.027 |                    -0.952 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -34.147 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 22% x 15%                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 3% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1099 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    92 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    92 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    44 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1693]/C   | sr_p.sr_1[1692]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | sr_1[830]/C               |
| End Point Pin             | sr_p.sr_1[1692]/D         | sr_1[830]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | delay_block[0][830]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                        Path #2                                                                                                                                                                                                                                        |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 3.572 |                     0.000 |
| Path Delay                |                     0.534 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                37.443 |                     0.595 |
| Logic Delay               | 0.094(18%)                | 10.726(29%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.096(17%)                |
| Net Delay                 | 0.440(82%)                | 26.717(71%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.499(83%)                |
| Clock Skew                |                    -0.525 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -0.268 |                    -0.654 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -34.147 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 22% x 15%                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 2% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1099 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    92 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    92 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    44 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1693]/C   | sr_p.sr_1[1692]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | sr_1[831]/C               |
| End Point Pin             | sr_p.sr_1[1692]/D         | sr_1[831]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | delay_block[0][831]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                        Path #3                                                                                                                                                                                                                                        |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 3.572 |                     0.000 |
| Path Delay                |                     0.534 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                37.496 |                     0.667 |
| Logic Delay               | 0.094(18%)                | 10.802(29%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.096(15%)                |
| Net Delay                 | 0.440(82%)                | 26.694(71%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.571(85%)                |
| Clock Skew                |                    -0.525 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -0.213 |                    -0.719 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -34.145 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 22% x 15%                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 2% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1099 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    92 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    92 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    44 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1693]/C   | sr_p.sr_1[1692]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | sr_1[829]/C               |
| End Point Pin             | sr_p.sr_1[1692]/D         | sr_1[829]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | delay_block[0][829]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                      Path #4                                                                                                                                                                                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.534 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                           37.414 |                     0.473 |
| Logic Delay               | 0.094(18%)                | 10.996(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0.095(21%)                |
| Net Delay                 | 0.440(82%)                | 26.418(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0.378(79%)                |
| Clock Skew                |                    -0.525 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                           -0.293 |                    -0.675 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -34.143 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 26% x 15%                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                             1097 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               91 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               91 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1693]/C   | sr_p.sr_1[1692]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                | sr_1[915]/C               |
| End Point Pin             | sr_p.sr_1[1692]/D         | sr_1[915]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | delay_block[0][915]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                              Path #5                                                                                                                                                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                             3.572 |                     0.000 |
| Path Delay                |                     0.534 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            37.274 |                     0.635 |
| Logic Delay               | 0.094(18%)                | 10.457(29%)                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 0.096(16%)                |
| Net Delay                 | 0.440(82%)                | 26.817(71%)                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 0.539(84%)                |
| Clock Skew                |                    -0.525 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            -0.430 |                    -0.659 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                           -34.140 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 38% x 12%                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 2)                                                                                                                                                                                                                                                                                                                                                                                                                                                            | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                               990 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                      | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                88 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                88 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                               | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                               | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                              | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                              | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                42 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1693]/C   | sr_p.sr_1[1692]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                 | sr_1[1350]/C              |
| End Point Pin             | sr_p.sr_1[1692]/D         | sr_1[1350]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                      | delay_block[0][1350]/D    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                      Path #6                                                                                                                                                                                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.534 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                           37.526 |                     0.636 |
| Logic Delay               | 0.094(18%)                | 10.884(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0.096(16%)                |
| Net Delay                 | 0.440(82%)                | 26.642(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0.540(84%)                |
| Clock Skew                |                    -0.525 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                           -0.178 |                    -0.818 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -34.140 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 26% x 15%                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                             1097 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               91 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               91 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1693]/C   | sr_p.sr_1[1692]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                | sr_1[903]/C               |
| End Point Pin             | sr_p.sr_1[1692]/D         | sr_1[903]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | delay_block[0][903]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                 Path #7                                                                                                                                                                                                                                |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                  3.572 |                     0.000 |
| Path Delay                |                     0.534 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 37.301 |                     0.853 |
| Logic Delay               | 0.094(18%)                | 11.098(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0.096(12%)                |
| Net Delay                 | 0.440(82%)                | 26.203(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0.757(88%)                |
| Clock Skew                |                    -0.525 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 -0.400 |                    -0.717 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                -34.137 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 38% x 15%                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                   1135 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                           | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                     89 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                     89 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                     43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1693]/C   | sr_p.sr_1[1692]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                      | sr_1[1945]/C              |
| End Point Pin             | sr_p.sr_1[1692]/D         | sr_1[1945]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                           | delay_block[0][1945]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                 Path #8                                                                                                                                                                                                                                |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                  3.572 |                     0.000 |
| Path Delay                |                     0.534 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 37.301 |                     0.468 |
| Logic Delay               | 0.094(18%)                | 11.097(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0.097(21%)                |
| Net Delay                 | 0.440(82%)                | 26.204(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0.371(79%)                |
| Clock Skew                |                    -0.525 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 -0.400 |                    -0.720 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                -34.137 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 38% x 15%                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                   1135 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                           | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                     89 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                     89 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                     43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1693]/C   | sr_p.sr_1[1692]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                      | sr_1[1958]/C              |
| End Point Pin             | sr_p.sr_1[1692]/D         | sr_1[1958]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                           | delay_block[0][1958]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                        Path #9                                                                                                                                                                                                                                        |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 3.572 |                     0.000 |
| Path Delay                |                     0.534 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                37.665 |                     0.555 |
| Logic Delay               | 0.094(18%)                | 10.870(29%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.095(18%)                |
| Net Delay                 | 0.440(82%)                | 26.795(71%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.460(82%)                |
| Clock Skew                |                    -0.525 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -0.035 |                    -0.930 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -34.136 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 22% x 14%                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  1097 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    92 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    92 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    44 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1693]/C   | sr_p.sr_1[1692]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | sr_1[817]/C               |
| End Point Pin             | sr_p.sr_1[1692]/D         | sr_1[817]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | delay_block[0][817]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                              Path #10                                                                                                                                                                                                                             |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                             3.572 |                     0.000 |
| Path Delay                |                     0.534 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            37.682 |                     0.367 |
| Logic Delay               | 0.094(18%)                | 10.271(28%)                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 0.096(27%)                |
| Net Delay                 | 0.440(82%)                | 27.411(72%)                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 0.271(73%)                |
| Clock Skew                |                    -0.525 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            -0.018 |                    -0.820 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                           -34.136 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 26% x 15%                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 2)                                                                                                                                                                                                                                                                                                                                                                                                                                                            | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                              1059 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                      | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                88 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                88 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                               | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                               | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                              | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                              | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                42 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1693]/C   | sr_p.sr_1[1692]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                 | sr_1[2674]/C              |
| End Point Pin             | sr_p.sr_1[1692]/D         | sr_1[2674]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                      | delay_block[0][2674]/D    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+-----+----+-----+-----+----+
| End Point Clock | Requirement | 85 | 86 |  87 |  88 | 89 |  90 |  91 | 92 |
+-----------------+-------------+----+----+-----+-----+----+-----+-----+----+
| clk             | 3.572ns     | 27 | 49 | 212 | 301 | 80 | 118 | 135 | 78 |
+-----------------+-------------+----+----+-----+-----+----+-----+-----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
|     Instance     |                              Module                              | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4     |     LUT5     |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
| (top)            |                                                      wrapper_csn | 0.78 |           4.44 |          105704 | 0(0.0%) | 213(0.2%) | 7454(8.2%) |   4376(4.8%) | 58809(64.6%) | 20122(22.1%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst        | muon_sorter_I256_O256_D000_CSN_VHDL-freq280x400retfan10000_rev_1 | 0.81 |           4.86 |           89864 | 0(0.0%) | 212(0.2%) | 7454(8.3%) |   3267(3.6%) | 58809(65.4%) | 20122(22.4%) |          0 |   0 |    0 |    0 |    0 |
|  lsfr_1          |                                                             lfsr | 0.00 |           2.09 |            3330 | 0(0.0%) | 1(100.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1       |                                                          reducer | 0.05 |           1.00 |            5547 | 0(0.0%) |   0(0.0%) |    0(0.0%) | 1109(100.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                             shift_reg_tap_3328_1 |   -^ |           4.75 |            3632 | 0(0.0%) |   0(0.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                             shift_reg_tap_4096_1 |   -^ |           1.00 |            3328 | 0(0.0%) |   0(0.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |           Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       112% | (CLEL_R_X36Y530,NULL_X327Y581)  | dut_inst(100%)                 |            0% |       3.80489 | 74%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                3 |       105% | (CLEM_X60Y558,CLEM_X64Y565)     | dut_inst(86%),wrapper_csn(13%) |            0% |       4.52679 | 91%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |       100% | (CLEL_R_X35Y410,CLEL_R_X35Y410) | dut_inst(100%)                 |            0% |             5 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                3 |       107% | (CLEL_R_X81Y503,CLEM_X85Y510)   | dut_inst(100%)                 |            0% |       4.56641 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+--------------------------------+-------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window       |           Cell Names          | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+--------------------------------+-------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                1 |           0.012% | (CLEM_X27Y470,CLEM_X27Y472)    | dut_inst(100%)                |            0% |       4.70833 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                6 |           3.069% | (CLEL_R_X32Y452,CLEM_X63Y579)  | dut_inst(97%)                 |            0% |       3.71048 | 73%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.840% | (CLEM_X33Y548,CLEM_X64Y579)    | dut_inst(93%),wrapper_csn(6%) |            0% |       3.78383 | 74%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                6 |           1.651% | (CLEL_R_X32Y516,CLEM_X63Y579)  | dut_inst(97%)                 |            0% |       3.75696 | 74%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.003% | (CLEM_X33Y450,CLEM_X35Y450)    | dut_inst(100%)                |            0% |        3.4375 | 71%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Long   |                6 |           2.698% | (CLEL_R_X32Y452,CLEM_X63Y579)  | dut_inst(97%)                 |            0% |       3.71048 | 73%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.602% | (CLEL_R_X36Y543,NULL_X393Y595) | dut_inst(96%)                 |            0% |       3.78083 | 74%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                6 |           1.462% | (CLEL_R_X32Y516,CLEM_X63Y579)  | dut_inst(97%)                 |            0% |       3.75696 | 74%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                3 |           0.265% | (CLEM_X24Y465,CLEM_X31Y480)    | dut_inst(95%)                 |            0% |       4.55534 | 87%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           3.450% | (CLEM_X30Y425,NULL_X485Y605)   | dut_inst(92%),wrapper_csn(7%) |            0% |       3.21265 | 63%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           1.642% | (CLEL_R_X32Y548,CLEM_X63Y579)  | dut_inst(94%)                 |            0% |       3.77199 | 74%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           2.315% | (CLEL_R_X32Y516,CLEM_X63Y579)  | dut_inst(97%)                 |            0% |       3.75696 | 74%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+--------------------------------+-------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+----------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names   | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+----------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        88% | (CLEL_R_X36Y464,CLEL_R_X36Y464) | dut_inst(100%) |            0% |         4.625 | 87%          | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        90% | (CLEM_X29Y463,CLEM_X29Y463)     | dut_inst(100%) |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        87% | (CLEM_X29Y460,CLEM_X29Y460)     | dut_inst(100%) |            0% |           4.5 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X44Y552,CLEM_X47Y555)     | dut_inst(100%) |            0% |       3.77679 | 72%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        87% | (CLEM_X44Y548,CLEM_X47Y551)     | dut_inst(100%) |            0% |       4.24107 | 79%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        88% | (CLEM_X44Y544,CLEM_X47Y547)     | dut_inst(100%) |            0% |       3.85268 | 74%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X44Y540,CLEM_X47Y543)     | dut_inst(100%) |            0% |         3.875 | 73%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        85% | (CLEM_X47Y550,CLEM_X47Y550)     | dut_inst(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        87% | (CLEM_X47Y547,CLEM_X47Y547)     | dut_inst(100%) |            0% |          4.25 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        85% | (CLEM_X48Y546,CLEM_X48Y546)     | dut_inst(100%) |            0% |           4.5 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        89% | (CLEM_X48Y545,CLEM_X48Y545)     | dut_inst(100%) |            0% |          3.25 | 62%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        88% | (CLEM_X48Y543,CLEM_X48Y543)     | dut_inst(100%) |            0% |           3.5 | 62%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+----------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+----------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names   | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+----------------+---------------------+
| CLEM_X47Y550   | 307             | 362          | 64%                  | dut_inst(100%) | Y                   |
| CLEM_X47Y553   | 307             | 359          | 63%                  | dut_inst(100%) | Y                   |
| CLEM_X47Y555   | 307             | 357          | 63%                  | dut_inst(100%) | Y                   |
| CLEM_X47Y552   | 307             | 360          | 63%                  | dut_inst(100%) | Y                   |
| CLEM_X47Y557   | 307             | 355          | 63%                  | dut_inst(100%) | Y                   |
| CLEM_X47Y556   | 307             | 356          | 63%                  | dut_inst(100%) | Y                   |
| CLEL_R_X45Y548 | 301             | 364          | 63%                  | dut_inst(100%) | Y                   |
| CLEM_X46Y546   | 302             | 366          | 62%                  | dut_inst(100%) | Y                   |
| CLEL_R_X46Y553 | 304             | 359          | 62%                  | dut_inst(100%) | Y                   |
| CLEL_R_X45Y550 | 301             | 362          | 62%                  | dut_inst(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+----------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+----------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names   | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+----------------+---------------------+
| CLEM_X47Y550   | 307             | 362          | 71%                  | dut_inst(100%) | Y                   |
| CLEL_R_X47Y550 | 309             | 362          | 71%                  | dut_inst(100%) | Y                   |
| CLEL_R_X46Y550 | 304             | 362          | 69%                  | dut_inst(100%) | Y                   |
| CLEM_X48Y550   | 310             | 362          | 68%                  | dut_inst(100%) | Y                   |
| CLEM_X46Y550   | 302             | 362          | 67%                  | dut_inst(100%) | Y                   |
| CLEL_R_X45Y550 | 301             | 362          | 67%                  | dut_inst(100%) | Y                   |
| CLEL_R_X48Y550 | 312             | 362          | 67%                  | dut_inst(100%) | Y                   |
| CLEM_X47Y549   | 307             | 363          | 66%                  | dut_inst(100%) | Y                   |
| CLEL_R_X46Y549 | 304             | 363          | 66%                  | dut_inst(100%) | Y                   |
| CLEM_X45Y550   | 299             | 362          | 66%                  | dut_inst(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+----------------+---------------------+


