\hypertarget{group___a_d_c___clock_prescaler}{}\doxysection{ADC\+\_\+\+Clock\+Prescaler}
\label{group___a_d_c___clock_prescaler}\index{ADC\_ClockPrescaler@{ADC\_ClockPrescaler}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga058aa1143f9f7f123362039c9efcf4cb}{ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga98bc3d5a9f7e069183a205c8458a6645}{ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV4}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_gae5cbf680825b9ccaa02bdbab9217f550}{ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV6}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga93ccda8f421de00a2aa5b0b19b665393}{ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV8}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga519de99233de22e355a7702a7dab2f06}{IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER}}(ADC\+\_\+\+CLOCK)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga058aa1143f9f7f123362039c9efcf4cb}\label{group___a_d_c___clock_prescaler_ga058aa1143f9f7f123362039c9efcf4cb}} 
\index{ADC\_ClockPrescaler@{ADC\_ClockPrescaler}!ADC\_CLOCKPRESCALER\_PCLK\_DIV2@{ADC\_CLOCKPRESCALER\_PCLK\_DIV2}}
\index{ADC\_CLOCKPRESCALER\_PCLK\_DIV2@{ADC\_CLOCKPRESCALER\_PCLK\_DIV2}!ADC\_ClockPrescaler@{ADC\_ClockPrescaler}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCKPRESCALER\_PCLK\_DIV2}{ADC\_CLOCKPRESCALER\_PCLK\_DIV2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV2~((uint32\+\_\+t)0x00000000)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00193}{193}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga98bc3d5a9f7e069183a205c8458a6645}\label{group___a_d_c___clock_prescaler_ga98bc3d5a9f7e069183a205c8458a6645}} 
\index{ADC\_ClockPrescaler@{ADC\_ClockPrescaler}!ADC\_CLOCKPRESCALER\_PCLK\_DIV4@{ADC\_CLOCKPRESCALER\_PCLK\_DIV4}}
\index{ADC\_CLOCKPRESCALER\_PCLK\_DIV4@{ADC\_CLOCKPRESCALER\_PCLK\_DIV4}!ADC\_ClockPrescaler@{ADC\_ClockPrescaler}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCKPRESCALER\_PCLK\_DIV4}{ADC\_CLOCKPRESCALER\_PCLK\_DIV4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV4~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00194}{194}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___clock_prescaler_gae5cbf680825b9ccaa02bdbab9217f550}\label{group___a_d_c___clock_prescaler_gae5cbf680825b9ccaa02bdbab9217f550}} 
\index{ADC\_ClockPrescaler@{ADC\_ClockPrescaler}!ADC\_CLOCKPRESCALER\_PCLK\_DIV6@{ADC\_CLOCKPRESCALER\_PCLK\_DIV6}}
\index{ADC\_CLOCKPRESCALER\_PCLK\_DIV6@{ADC\_CLOCKPRESCALER\_PCLK\_DIV6}!ADC\_ClockPrescaler@{ADC\_ClockPrescaler}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCKPRESCALER\_PCLK\_DIV6}{ADC\_CLOCKPRESCALER\_PCLK\_DIV6}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV6~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00195}{195}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga93ccda8f421de00a2aa5b0b19b665393}\label{group___a_d_c___clock_prescaler_ga93ccda8f421de00a2aa5b0b19b665393}} 
\index{ADC\_ClockPrescaler@{ADC\_ClockPrescaler}!ADC\_CLOCKPRESCALER\_PCLK\_DIV8@{ADC\_CLOCKPRESCALER\_PCLK\_DIV8}}
\index{ADC\_CLOCKPRESCALER\_PCLK\_DIV8@{ADC\_CLOCKPRESCALER\_PCLK\_DIV8}!ADC\_ClockPrescaler@{ADC\_ClockPrescaler}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCKPRESCALER\_PCLK\_DIV8}{ADC\_CLOCKPRESCALER\_PCLK\_DIV8}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV8~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00196}{196}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga519de99233de22e355a7702a7dab2f06}\label{group___a_d_c___clock_prescaler_ga519de99233de22e355a7702a7dab2f06}} 
\index{ADC\_ClockPrescaler@{ADC\_ClockPrescaler}!IS\_ADC\_CLOCKPRESCALER@{IS\_ADC\_CLOCKPRESCALER}}
\index{IS\_ADC\_CLOCKPRESCALER@{IS\_ADC\_CLOCKPRESCALER}!ADC\_ClockPrescaler@{ADC\_ClockPrescaler}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_CLOCKPRESCALER}{IS\_ADC\_CLOCKPRESCALER}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER(\begin{DoxyParamCaption}\item[{}]{ADC\+\_\+\+CLOCK }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                              (((ADC\_CLOCK) == \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga058aa1143f9f7f123362039c9efcf4cb}{ADC\_CLOCKPRESCALER\_PCLK\_DIV2}}) || \(\backslash\)}
\DoxyCodeLine{                                              ((ADC\_CLOCK) == \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga98bc3d5a9f7e069183a205c8458a6645}{ADC\_CLOCKPRESCALER\_PCLK\_DIV4}}) || \(\backslash\)}
\DoxyCodeLine{                                              ((ADC\_CLOCK) == \mbox{\hyperlink{group___a_d_c___clock_prescaler_gae5cbf680825b9ccaa02bdbab9217f550}{ADC\_CLOCKPRESCALER\_PCLK\_DIV6}}) || \(\backslash\)}
\DoxyCodeLine{                                              ((ADC\_CLOCK) == \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga93ccda8f421de00a2aa5b0b19b665393}{ADC\_CLOCKPRESCALER\_PCLK\_DIV8}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00197}{197}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

