Mnemonic,Old mnemonic,Extension,{cheri_base32_ext_name},{cheri_base64_ext_name},XLEN dependent encoding,funct3,major opcode,Format,{cheri_int_mode_name} mnemonic RV32,{cheri_int_mode_name} mnemonic RV64,Function,illegal insn if (1),OR illegal insn if (2),OR illegal insn if (3),illegal insn if (4),illegal insn if (5),illegal insn if (6),illegal insn if (7),illegal insn if (8)
LOAD_CAP,LC,{cheri_base_ext_name},✔,✔,,3,MISC_MEM,I-type,,,{LOAD_CAP_DESC},,,,,,,,
STORE_CAP,SC,{cheri_base_ext_name},✔,✔,,,STORE,S-type,,,{STORE_CAP_DESC},,,,,,,,,
C_LOAD_CAP_SP,C.LCSP,{rvy_zca_ext_name},✔,✔,✔,,C2,,C.FLWSP,C.FLDSP,{C_LOAD_CAP_SP_NAME_DESC},,,,,,,,,
C_STORE_CAP_SP,C.SCSP,{rvy_zca_ext_name},✔,✔,✔,,C2,,C.FSWSP,C.FSDSP,{C_STORE_CAP_SP_NAME_DESC} ,,,,,,,,,
C_LOAD_CAP,C.LC,{rvy_zca_ext_name},✔,✔,✔,,C0,,C.FLW,C.FLD,{C_LOAD_CAP_NAME_DESC},,,,,,,,,
C_STORE_CAP,C.SC,{rvy_zca_ext_name},✔,✔,✔,,C0,,C.FSW,C.FSD,{C_STORE_CAP_NAME_DESC} ,,,,,,,,,
AUIPC_CHERI,AUIPCC,{rvy_i_mod_ext_name},✔,✔,,,,AUIPC,,,{AUIPC_CHERI_DESC},,,,,,,,,
{CADD},CADD,{cheri_base_ext_name},✔,✔,,,OP,R-type,,,{CADD_DESC},,,,,,,,,
{CADDI},CADDI,{cheri_base_ext_name},✔,✔,,,OP,I-type,,,{CADDI_DESC},,,,,,,,,
{SCADDR},SCADDR,{cheri_base_ext_name},✔,✔,,,OP,R-type,,,{SCADDR_DESC},,,,,,,,,
{GCTAG},GCTAG,{cheri_base_ext_name},✔,✔,,,OP,1-src 1-dst,,,{GCTAG_DESC},,,,,,,,,
{GCPERM},GCPERM,{cheri_base_ext_name},✔,✔,,,OP,1-src 1-dst,,,{GCPERM_DESC},,,,,,,,,
{CMV},CMV,{cheri_base_ext_name},✔,✔,,,OP,1-src 1-dst,,,{CMV_DESC},,,,,,,,,
{CLRPERM},N/A,{cheri_base_ext_name},✔,✔,,,OP,R-type,,,{CLRPERM_DESC},,,,,,,,,
{GCHI_BASE},N/A,{cheri_base_ext_name},✔,✔,,,OP,R-type,,,{GCHI_BASE_DESC},,,,,,,,,
{GCHI},GCHI,{cheri_base_ext_name},✔,✔,,,OP,1-src 1-dst,,,{GCHI_DESC},,,,,,,,,
{SCHI_BASE},N/A,{cheri_base_ext_name},✔,✔,,,OP,R-type,,,{SCHI_BASE_DESC},,,,,,,,,
{SCHI},SCHI,{cheri_base_ext_name},✔,✔,,,OP,R-type,,,{SCHI_DESC},,,,,,,,,
{SCEQ},SCEQ,{cheri_base_ext_name},✔,✔,,,OP,R-type,,,{SCEQ_DESC},,,,,,,,,
{SENTRY},SENTRY,{rvy_sentry_insn_ext_name},✔,✔,,,OP,R-type,,,{SENTRY_DESC},,,,,,,,,
{SCSS},SCSS,{cheri_base_ext_name},✔,✔,,,OP,R-type,,,{SCSS_DESC},,,,,,,,,
{CBLD},CBLD,{rvy_bld_insn_ext_name},✔,✔,,,OP,R-type,,,{CBLD_DESC},,,,,,,,,
{YSUNSEAL},N/A,{cheri_base_ext_name},✔,✔,,,OP,R-type,,,{YSUNSEAL_DESC},,,,,,,,,
{SCBNDS},SCBNDS,{cheri_base_ext_name},✔,✔,,,OP,R-type,,,{SCBNDS_DESC},,,,,,,,,
{SCBNDSI},SCBNDSI,{cheri_base_ext_name},✔,✔,,,OP,I-type,,,{SCBNDSI_DESC},,,,,,,,,
{SCBNDSR},SCBNDSR,{cheri_base_ext_name},✔,✔,,,OP,R-type,,,{SCBNDSR_DESC},,,,,,,,,
{CRAM},CRAM,{cheri_base_ext_name},✔,✔,,,OP,1-src 1-dst,,,{CRAM_DESC},,,,,,,,,
{GCBASE},GCBASE,{cheri_base_ext_name},✔,✔,,,OP,1-src 1-dst,,,{GCBASE_DESC},,,,,,,,,
{GCLEN},GCLEN,{cheri_base_ext_name},✔,✔,,,OP,1-src 1-dst,,,{GCLEN_DESC},,,,,,,,,
{GCTYPE},GCTYPE,{cheri_base_ext_name},✔,✔,,,OP,1-src 1-dst,,,{GCTYPE_DESC},,,,,,,,,
{SCMODE},SCMODE,{cheri_default_ext_name},✔,✔,,,OP,1-src 1-dst,,,{SCMODE_DESC},,,,,,,,,
{GCMODE},GCMODE,{cheri_default_ext_name},✔,✔,,,OP,1-src 1-dst,,,{GCMODE_DESC},,,,,,,,,
{MODESW_CAP},MODESW.CAP,{cheri_default_ext_name},✔,✔,,,OP,no operands,,,{MODESW_CAP_DESC},,,,,,,,,
{MODESW_INT},MODESW.INT,{cheri_default_ext_name},✔,✔,,,OP,no operands,,,{MODESW_INT_DESC},,,,,,,,,
C_ADDI16SP_CAP,C.CADDI16SP,{rvy_zca_mod_ext_name},✔,✔,,,,C0,,,{C_ADDI16SP_CAP_DESC} ,,,,,,,,,
C_ADDI4SPN_CAP,C.CADDI4SPN,{rvy_zca_mod_ext_name},✔,✔,,,,C0,,,{C_ADDI4SPN_CAP_DESC},,,,,,,,,
C_MV_CAP,C.CMV,{rvy_zca_mod_ext_name},✔,✔,,,,C2,,,{C_MV_CAP_DESC},,,,,,,,,
C_JAL_CHERI,C.CJAL,{rvy_zca_mod_ext_name},✔,,,,,C2,,,{C_JAL_CHERI_DESC},MODE==D (optional),,,,,,,
JAL_CHERI,CJAL,{rvy_i_mod_ext_name},✔,✔,,,,JAL,,,{JAL_CHERI_DESC},MODE==D (optional),,,,,,,
JALR_CHERI,CJALR,{rvy_i_mod_ext_name},✔,✔,,,,JALR,,,{JALR_CHERI_DESC},MODE==D (optional),,,,,,,
C_JALR_CHERI,C.CJALR,{rvy_zca_mod_ext_name},✔,✔,,,,C2,,,{C_JALR_CHERI_DESC},MODE==D (optional),,,,,,,
C_JR_CHERI,C.CJR,{rvy_zca_mod_ext_name},✔,✔,,,,C2,,,{C_JR_CHERI_DESC},MODE==D (optional),,,,,,,
DRET_CHERI,same,Sdext,✔,✔,,,SYSTEM,,,,"Return from debug mode, sets <<ddc>> from <<dddc>> and <<pcc>> from <<dpc_y>>",MODE<D,,,,,,,,
MRET_CHERI,same,M,✔,✔,,,SYSTEM,,,,"Return from machine mode handler, sets <<pcc>> from <<mtvec_y>> , needs <<asr_perm>>","MODE<M,{pcc}.ASR==0",,,,,,,
SRET_CHERI,same,S,✔,✔,,,SYSTEM,,,,"Return from supervisor mode handler, sets <<pcc>> from <<stvec_y>>, needs <<asr_perm>>","MODE<S,{pcc}.ASR==0","mstatus.TSR==1 AND MODE==S",,,,,
CSRRW_CHERI,same,{rvy_zicsr_mod_ext_name},✔,✔,,,SYSTEM,,,,CSR write,CSR permission fault,,,,,,,,
CSRRS_CHERI,same,{rvy_zicsr_mod_ext_name},✔,✔,,,SYSTEM,,,,CSR set,CSR permission fault,,,,,,,,
CSRRC_CHERI,same,{rvy_zicsr_mod_ext_name},✔,✔,,,SYSTEM,,,,CSR clear ,CSR permission fault,,,,,,,,
CSRRWI_CHERI,same,{rvy_zicsr_mod_ext_name},✔,✔,,,SYSTEM,,,,CSR write (immediate form),CSR permission fault,,,,,,,,
CSRRSI_CHERI,same,{rvy_zicsr_mod_ext_name},✔,✔,,,SYSTEM,,,,CSR set (immediate form),CSR permission fault,,,,,,,,
CSRRCI_CHERI,same,{rvy_zicsr_mod_ext_name},✔,✔,,,SYSTEM,,,,CSR clear (immediate form),CSR permission fault,,,,,,,,
CBO_INVAL_CHERI,same,{rvy_zicbom_mod_ext_name},✔,✔,,2,MISC-MEM,,,,Cache block invalidate (implemented as clean),"MODE<M AND menvcfg.CBIE[0]==0","MODE<S AND senvcfg.CBIE[0]==0",{pcc}.ASR==0,,,,,
CBO_CLEAN_CHERI,same,{rvy_zicbom_mod_ext_name},✔,✔,,2,MISC-MEM,,,,Cache block clean,"MODE<M AND menvcfg.CBIE[0]==0","MODE<S AND senvcfg.CBIE[0]==0",,,,,,
CBO_FLUSH_CHERI,same,{rvy_zicbom_mod_ext_name},✔,✔,,2,MISC-MEM,,,,Cache block flush,"MODE<M AND menvcfg.CBIE[0]==0","MODE<S AND senvcfg.CBIE[0]==0",,,,,,
CBO_ZERO_CHERI,same,{rvy_zicboz_mod_ext_name},✔,✔,,2,MISC-MEM,,,,Cache block zero,"MODE<M AND menvcfg.CBIE[0]==0","MODE<S AND senvcfg.CBIE[0]==0",,,,,,
PREFETCH_R_CHERI,same,{rvy_zicbop_mod_ext_name},✔,✔,,,OP-IMM,,,,"Prefetch instruction cache line, always valid",,,,,,,,,
PREFETCH_W_CHERI,same,{rvy_zicbop_mod_ext_name},✔,✔,,,OP-IMM,,,,Prefetch read-only data cache line,,,,,,,,
PREFETCH_I_CHERI,same,{rvy_zicbop_mod_ext_name},✔,✔,,,OP-IMM,,,,Prefetch writable data cache line,,,,,,,,
LOAD_RES_CAP,LR.C,{rvy_zalrsc_ext_name},✔,✔,,,,AMO,,,{LOAD_RES_CAP_DESC},,,,,,,,,
STORE_COND_CAP,SC.C,{rvy_zalrsc_ext_name},✔,✔,,,,AMO,,,{STORE_COND_CAP_DESC},,,,,,,,,
AMOSWAP_CAP,AMOSWAP.C,{rvy_zaamo_ext_name},✔,✔,,,,AMO,,,{AMOSWAP_CAP_DESC},,,,,,,,,
CM_PUSH_CHERI,same,Zcmp,✔,✔,,,,C2,,,Push integer stack frame,,,,,,,,
CM_POP_CHERI,same,Zcmp,✔,✔,,,,C2,,,Pop integer stack frame,,,,,,,,
CM_POPRET_CHERI,same,Zcmp,✔,✔,,,,C2,,,Pop integer stack frame and return,,,,,,,,
CM_POPRETZ_CHERI,same,Zcmp,✔,✔,,,,C2,,,Pop integer stack frame and return zero,,,,,,,,
CM_MVSA01_CHERI,same,Zcmp,✔,✔,,,,C2,,,Move two integer registers,,,,,,,,
CM_MVA01S_CHERI,same,Zcmp,✔,✔,,,,C2,,,Move two integer registers,,,,,,,,
CM_JALT_CHERI,same,Zcmt,✔,✔,,,,C2,,,Table jump and link,,,,,,,,
CM_JT_CHERI,same,Zcmt,✔,✔,,,,C2,,,Table jump,,,,,,,,
SH1ADD_CHERI,N/A,{rvy_zba_ext_name},✔,✔,,,OP,,,,"shift and add, representability check ",,,,,,,,,
SH2ADD_CHERI,N/A,{rvy_zba_ext_name},✔,✔,,,OP,,,,"shift and add, representability check ",,,,,,,,,
SH3ADD_CHERI,N/A,{rvy_zba_ext_name},✔,✔,,,OP,,,,"shift and add, representability check ",,,,,,,,,
SH4ADD_CHERI,N/A,{rvy_zba_ext_name},,✔,,,OP,,,,"shift and add, representability check ",,,,,,,,,
SH1ADD_UW_CHERI,N/A,{rvy_zba_ext_name},,✔,,,OP,,,,"shift and add unsigned word, representability check ",,,,,,,,,
SH2ADD_UW_CHERI,N/A,{rvy_zba_ext_name},,✔,,,OP,,,,"shift and add unsigned word, representability check ",,,,,,,,,
SH3ADD_UW_CHERI,N/A,{rvy_zba_ext_name},,✔,,,OP,,,,"shift and add unsigned word, representability check ",,,,,,,,,
SH4ADD_UW_CHERI,N/A,{rvy_zba_ext_name},,✔,,,OP,,,,"shift and add unsigned word, representability check ",,,,,,,,,
HLV_CAP,HLV.C,{rvy_h_ext_name},✔,✔,,,SYSTEM,,,,Hypervisor virtual machine load capability,V=1,MODE==U AND hstatus.HU=0,,,,,,
HSV_CAP,HSV.C,{rvy_h_ext_name},✔,✔,,,SYSTEM,,,,Hypervisor virtual machine store capability,V=1,MODE==U AND hstatus.HU=0,,,,,,
{YSEAL},N/A,{cheri_seal_ext_name},✔,✔,,,OP,R-type,,,{YSEAL_DESC},,,,,,,,,
{YUNSEAL},N/A,{cheri_seal_ext_name},✔,✔,,,OP,R-type,,,{YUNSEAL_DESC},,,,,,,,,
