<?xml version="1.0" encoding="UTF-8"?>
<questel-patent-document lang="en" date-produced="20180805" produced-by="Questel" schema-version="3.23" file="US06183819B2.xml">
  <bibliographic-data lang="en">
    <publication-reference publ-desc="Granted patent as second publication">
      <document-id>
        <country>US</country>
        <doc-number>06183819</doc-number>
        <kind>B2</kind>
        <date>20010206</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>US6183819</doc-number>
      </document-id>
    </publication-reference>
    <original-publication-kind>B2</original-publication-kind>
    <application-reference is-representative="YES" family-id="21639269" extended-family-id="37353735">
      <document-id>
        <country>US</country>
        <doc-number>09241528</doc-number>
        <kind>A</kind>
        <date>19990201</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>1999US-09241528</doc-number>
      </document-id>
      <document-id data-format="questel_Uid">
        <doc-number>38164675</doc-number>
      </document-id>
    </application-reference>
    <language-of-filing>en</language-of-filing>
    <language-of-publication>en</language-of-publication>
    <priority-claims>
      <priority-claim kind="national" sequence="1">
        <country>TW</country>
        <doc-number>88100009</doc-number>
        <kind>A</kind>
        <date>19990104</date>
        <priority-active-indicator>Y</priority-active-indicator>
      </priority-claim>
      <priority-claim data-format="questel" sequence="1">
        <doc-number>1999TW-0100009</doc-number>
      </priority-claim>
    </priority-claims>
    <dates-of-public-availability>
      <publication-of-grant-date>
        <date>20010206</date>
      </publication-of-grant-date>
    </dates-of-public-availability>
    <classifications-ipcr>
      <classification-ipcr sequence="1">
        <text>H01L  21/3105      20060101A N20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>3105</subgroup>
        <classification-value>N</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="2">
        <text>H01L  21/316       20060101A N20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>316</subgroup>
        <classification-value>N</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="3">
        <text>H01L  21/321       20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>321</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
    </classifications-ipcr>
    <classification-national>
      <country>US</country>
      <main-classification>
        <text>427579000</text>
        <class>427</class>
        <subclass>579000</subclass>
      </main-classification>
      <further-classification sequence="1">
        <text>257E21244</text>
        <class>257</class>
        <subclass>E21244</subclass>
      </further-classification>
      <further-classification sequence="2">
        <text>257E21271</text>
        <class>257</class>
        <subclass>E21271</subclass>
      </further-classification>
      <further-classification sequence="3">
        <text>257E21304</text>
        <class>257</class>
        <subclass>E21304</subclass>
      </further-classification>
      <further-classification sequence="4">
        <text>427240000</text>
        <class>427</class>
        <subclass>240000</subclass>
      </further-classification>
      <further-classification sequence="5">
        <text>427255700</text>
        <class>427</class>
        <subclass>255700</subclass>
      </further-classification>
      <further-classification sequence="6">
        <text>438680000</text>
        <class>438</class>
        <subclass>680000</subclass>
      </further-classification>
      <further-classification sequence="7">
        <text>438692000</text>
        <class>438</class>
        <subclass>692000</subclass>
      </further-classification>
      <further-classification sequence="8">
        <text>438699000</text>
        <class>438</class>
        <subclass>699000</subclass>
      </further-classification>
      <further-classification sequence="9">
        <text>438723000</text>
        <class>438</class>
        <subclass>723000</subclass>
      </further-classification>
    </classification-national>
    <classifications-ecla>
      <classification-ecla sequence="1">
        <text>H01L-021/321P2</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>021</main-group>
        <subgroup>321P2</subgroup>
      </classification-ecla>
    </classifications-ecla>
    <patent-classifications>
      <patent-classification sequence="1">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-021/3212</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>3212</subgroup>
        <symbol-position>F</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="2">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-021/31053</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>31053</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="3">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-021/316</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>316</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="4">
        <classification-scheme office="EP" scheme="ICO"/>
        <classification-symbol>T01L-021/3105B2</classification-symbol>
      </patent-classification>
      <patent-classification sequence="5">
        <classification-scheme office="EP" scheme="ICO"/>
        <classification-symbol>T01L-021/316</classification-symbol>
      </patent-classification>
    </patent-classifications>
    <number-of-claims>9</number-of-claims>
    <exemplary-claim>1</exemplary-claim>
    <figures>
      <number-of-drawing-sheets>3</number-of-drawing-sheets>
      <number-of-figures>6</number-of-figures>
      <image-key data-format="questel">US6183819</image-key>
    </figures>
    <invention-title format="original" lang="en" id="title_en">Method for processing a poly defect</invention-title>
    <references-cited>
      <citation srep-phase="examiner">
        <patcit num="1">
          <text>WANG SCOTT W, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>4616404</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4616404</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="2">
          <text>FEYGENSON ANATOLY, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>4981811</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4981811</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="3">
          <text>GODA HISASHI, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5336365</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5336365</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="4">
          <text>IMAI YUKARI, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5677204</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5677204</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="5">
          <text>AHN DONG-HO, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5837595</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5837595</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="6">
          <text>KAO SOOLIN, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5963818</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5963818</doc-number>
          </document-id>
        </patcit>
      </citation>
    </references-cited>
    <parties>
      <applicants>
        <applicant data-format="original" app-type="applicant" sequence="1">
          <addressbook lang="en">
            <orgname>United Semiconductor Corp.</orgname>
            <address>
              <address-1>Hsinchu, TW</address-1>
              <city>Hsinchu</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </applicant>
        <applicant data-format="questel" app-type="applicant" sequence="2">
          <addressbook lang="en">
            <orgname>UNITED SEMICONDUCTOR</orgname>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </applicant>
      </applicants>
      <inventors>
        <inventor data-format="original" sequence="1">
          <addressbook lang="en">
            <name>Tsai, Chen-Chih</name>
            <address>
              <address-1>Hsinchu, TW</address-1>
              <city>Hsinchu</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="2">
          <addressbook lang="en">
            <name>Feng, Yung-Hui</name>
            <address>
              <address-1>Hsinchu, TW</address-1>
              <city>Hsinchu</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
      </inventors>
      <agents>
        <agent sequence="1" rep-type="agent">
          <addressbook lang="en">
            <name>Huang, Jiawei</name>
          </addressbook>
        </agent>
        <agent sequence="2" rep-type="agent">
          <addressbook lang="en">
            <orgname>J.C. Patents</orgname>
          </addressbook>
        </agent>
      </agents>
    </parties>
    <examiners>
      <primary-examiner>
        <name>Beck, Shrive</name>
      </primary-examiner>
    </examiners>
    <lgst-data>
      <lgst-status>LAPSED</lgst-status>
    </lgst-data>
  </bibliographic-data>
  <abstract format="original" lang="en" id="abstr_en">
    <p id="P-EN-00001" num="00001">
      <br/>
      A method for processing a poly defect is described.
      <br/>
      A substrate is provided, and a first oxide layer is formed on the substrate.
      <br/>
      A polysilicon layer is formed on the first oxide layer, and a poly defect is formed on the polysilicon layer surface simultaneous with polysilicon layer formation.
      <br/>
      A second oxide layer is formed conformal to the substrate, a portion of the second oxide layer and the poly defect are removed by polishing until a thin second oxide layer and a thin poly defect layer are formed.
      <br/>
      Finally, the thin second oxide layer is removed.
    </p>
  </abstract>
  <description format="original" lang="en" id="desc_en">
    <heading>CROSS-REFERENCE TO RELATED APPLICATION</heading>
    <p num="1">This application claims the priority benefit of Taiwan application serial no. 88100009, filed Jan. 4, 1999, the full disclosure of which is incorporated herein by reference.</p>
    <heading>BACKGROUND OF THE INVENTION</heading>
    <p num="2">
      1.
      <br/>
      Field of the Invention
    </p>
    <p num="3">
      The present invention relates to a method for a semiconductor device fabrication.
      <br/>
      More particularly, the present invention relates to a method for processing a poly defect.
    </p>
    <p num="4">2. Description of the Related Art</p>
    <p num="5">
      In semiconductor manufacturing process, polysilicon is widely used to form a conductive layer, especially a gate conductive layer.
      <br/>
      However, defects are often formed on a polysilicon layer, called poly defects, while forming the polysilicon layer.
      <br/>
      The poly defects usually affect the subsequent photolithography and etching process, so that the device yield is decreased because of the poly defects.
      <br/>
      The defects are mostly formed by impurities left in a chamber used for forming the polysilicon layer.
      <br/>
      Most of the impurities are polysilicon particles left by the process for forming the polysilicon layer.
      <br/>
      When the reaction temperature is high or the concentration of the silicon source gas is high, the polysilicon particles are easily formed and adsorbed on the wall of the chamber.
      <br/>
      When too many polysilicon particles have been adsorbed, the polysilicon particles fall on chips and pollute them.
      <br/>
      The problem of impurities is avoided by cleaning the chamber, but the cleaning process takes one and a half to two days.
      <br/>
      Therefore, the throughput of devices is decreased when the reaction chamber is idle.
    </p>
    <p num="6">
      Conventionally, the poly defects are removed by a scrubber or a sprayer.
      <br/>
      However, the scrubber or sprayer generates stress, so that a recess or vacancy is generated and the oxide layer formed in the previous process is exposed.
      <br/>
      This recess or vacancy causes leakage current and open circuit or short circuit generation to result in the failure of the whole chip.
    </p>
    <p num="7">
      FIGS. 1A through 1B are schematic, cross-sectional views showing the conventional processing steps for removing a poly defect.
      <br/>
      Referring to FIG. 1A, a substrate 10 is provided, and an oxide layer 12 including a gate oxide layer and a field oxide layer is formed on the substrate 10.
      <br/>
      A polysilicon layer 14 is formed on the oxide layer 12.
      <br/>
      A poly defect 16 is formed on the polysilicon layer 14 surface simultaneous with the formation of the polysilicon layer 14.
      <br/>
      The height of the poly defect 16 is about 0.5-3 micrometer.
    </p>
    <p num="8">
      Referring to FIG. 1B, the poly defect 16 is removed by scrubber or sprayer.
      <br/>
      The scrubber or sprayer generates stress, so that a recess or vacancy 18 is generated and the oxide layer 12 formed in the previous process is exposed.
      <br/>
      Therefore, the poly defect 16 causes a leakage current and an open circuit or a short circuit which result in the failure of the whole chip.
      <br/>
      The effect of removing the poly defect 16 by scrubber or sprayer is limited.
    </p>
    <heading>SUMMARY OF THE INVENTION</heading>
    <p num="9">
      Accordingly, the purpose of the present invention is to provide a method for removing a poly defect.
      <br/>
      The method can effectively process the poly defect and avoid creating a recess or vacancy on the polysilicon layer.
    </p>
    <p num="10">
      Another object of the present invention is to provide a method for processing a poly defect.
      <br/>
      The method does not affect the previous structure and can increase yield to reduce capital expenditure.
    </p>
    <p num="11">
      To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a method for removing a poly defect.
      <br/>
      A substrate is provided, and a first oxide layer is formed on the substrate.
      <br/>
      A polysilicon layer is formed on the first oxide layer.
      <br/>
      A poly defect is formed on the polysilicon layer surface simultaneous with polysilicon layer formation.
      <br/>
      A second oxide layer is formed conformal to the substrate, the second oxide layer and the poly defect are removed by polishing until a thin second oxide layer and a thin poly defect are left.
      <br/>
      Finally, the thin second oxide layer is removed.
    </p>
    <p num="12">It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading>
    <p num="13">
      The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
      <br/>
      FIGS. 1A through 1B are schematic, cross-sectional views showing the conventional processing steps for removing a poly defect; and
      <br/>
      FIGS. 2A through 2D are schematic, cross-sectional views showing the processing steps for removing a poly defect according to the preferred embodiment of this invention.
    </p>
    <heading>DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading>
    <p num="14">
      Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings.
      <br/>
      Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
    </p>
    <p num="15">FIGS. 2A through 2D are schematic, cross-sectional views showing the processing steps for removing a poly defect according to the preferred embodiment of this invention.</p>
    <p num="16">
      Referring to FIG. 2A, a substrate 10 having a first oxide layer 12, such as a gate oxide layer and a field oxide layer, is provided.
      <br/>
      A polysilicon layer 14 is formed, for example, by low pressure chemical vapor deposition (LPCVD) on the first oxide layer 12.
      <br/>
      A poly defect 16 is formed on the polysilicon layer 14 surface simultaneous with the formation of the polysilicon layer 14.
      <br/>
      The height of the poly defect 16 is about 0.5-3 micrometer.
    </p>
    <p num="17">
      Referring to FIG. 2B, a second oxide layer 20 is formed, for example, by spin-on glass (SOG) coating or plasma enhanced chemical vapor deposition (PECVD), such that the second oxide layer 20 is conformal to the substrate 10.
      <br/>
      The thickness of the second oxide layer 20, such as a SOG oxide layer or a plasma oxide layer, is about 1000-3000  Angstrom , so as to cover the poly defect 16.
    </p>
    <p num="18">
      Referring to FIG. 2C, a portion of the second oxide layer 20 and the poly defect 16 are removed, for example, by chemical mechanical polishing (CMP) until a thin second oxide layer 20a and a thin poly defect 16a are left.
      <br/>
      The thicknesses of the thin second oxide layer 20a and the thin poly defect 16a are about 100-500  Angstrom .
    </p>
    <p num="19">
      Referring to FIG. 2D, the thin second oxide layer 20a is removed, for example, by selective etching such as wet etching to expose the polysilicon layer 14.
      <br/>
      The wet etching process is performed, for example, using a hydrogen fluoride (HF) solution as an etchant.
    </p>
    <p num="20">
      In conclusion, the method according to the present invention is to provide a method for processing a poly defect.
      <br/>
      The method can effectively remove the poly defect and avoid the recess or vacancy generated on the polysilicon layer.
      <br/>
      In addition, the method does not affect the previous structure and can increase yield to reduce capital expenditure.
    </p>
    <p num="21">
      It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention.
      <br/>
      In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
    </p>
  </description>
  <claims format="original" lang="en" id="claim_en">
    <claim num="1">
      <claim-text>What is claimed is:</claim-text>
      <claim-text>1.</claim-text>
      <claim-text>A method for processing a poly defect, wherein a substrate having a first oxide layer is provided, a polysilicon layer is formed on the oxide layer, and a poly defect is formed on the polysilicon layer surface during polysilicon layer formation, the method comprising the steps of:</claim-text>
      <claim-text>forming a second oxide layer to cover the poly defect and conformal to the poly defect; polishing a portion of the second oxide layer and the poly defect until a thin second oxide layer and a thin poly defect layer are left, wherein the poly defect is surrounded by the second oxide layer;</claim-text>
      <claim-text>and removing the thin second oxide layer, so as to expose the polysilicon layer.</claim-text>
    </claim>
    <claim num="2">
      <claim-text>2. The method of claim 1, wherein the step of forming the oxide layer the second oxide layer includes coating a spin-on glass layer.</claim-text>
    </claim>
    <claim num="3">
      <claim-text>3. The method of claim 1, wherein the step of forming the second oxide layer includes using plasma enhanced chemical vapor deposition.</claim-text>
    </claim>
    <claim num="4">
      <claim-text>4. The method of claim 1, wherein the second oxide layer thickness is about 1000-3000  Angstrom .</claim-text>
    </claim>
    <claim num="5">
      <claim-text>5. The method of claim 1, wherein the step of processing the second oxide layer and the poly defect includes using chemical mechanical polishing.</claim-text>
    </claim>
    <claim num="6">
      <claim-text>6. The method of claim 1, wherein both the thin second oxide layer and the thin poly defect layer has a thickness of about 100-500  Angstrom .</claim-text>
    </claim>
    <claim num="7">
      <claim-text>7. The method of claim 1, wherein the step of removing the thin second oxide layer includes using selective etching.</claim-text>
    </claim>
    <claim num="8">
      <claim-text>8. The method of claim 7, wherein the selective etching includes wet etching.</claim-text>
    </claim>
    <claim num="9">
      <claim-text>9. The method of claim 8, wherein the wet etching includes using hydrogen fluoride solution as an etchant.</claim-text>
    </claim>
  </claims>
</questel-patent-document>