Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  6 12:22:00 2024
| Host         : Key running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FlappyBird_top_timing_summary_routed.rpt -pb FlappyBird_top_timing_summary_routed.pb -rpx FlappyBird_top_timing_summary_routed.rpx -warn_on_violation
| Design       : FlappyBird_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  99          
TIMING-18  Warning           Missing input or output delay                14          
XDCB-5     Warning           Runtime inefficient way to find pin objects  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (99)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (169)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (99)
-------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: u1/div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (169)
--------------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.116        0.000                      0                 2226        0.110        0.000                      0                 2226        3.500        0.000                       0                   743  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.116        0.000                      0                 2226        0.110        0.000                      0                 2226        3.500        0.000                       0                   743  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 u4/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/internal_addr5_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 1.200ns (16.496%)  route 6.074ns (83.504%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.663     5.332    u4/clk_IBUF_BUFG
    SLICE_X21Y20         FDRE                                         r  u4/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  u4/hcounter_reg[2]/Q
                         net (fo=34, routed)          1.351     7.139    u4/Q[2]
    SLICE_X22Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.263 f  u4/R[7]_i_48/O
                         net (fo=1, routed)           0.998     8.261    u4/R[7]_i_48_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  u4/R[7]_i_29/O
                         net (fo=2, routed)           0.644     9.029    u4/R[7]_i_29_n_0
    SLICE_X25Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.153 r  u4/R[7]_i_16/O
                         net (fo=11, routed)          0.653     9.807    u4/vcounter_reg[6]_0
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.931 r  u4/internal_addr2[9]_i_6/O
                         net (fo=4, routed)           0.751    10.682    u3/internal_addr2_reg[0]_1
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.806 r  u3/internal_addr5[9]_i_1/O
                         net (fo=13, routed)          1.038    11.843    u3/internal_addr5
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.967 r  u3/internal_addr5[10]_i_1/O
                         net (fo=3, routed)           0.639    12.606    u3/internal_addr5[10]_i_1_n_0
    SLICE_X35Y5          FDRE                                         r  u3/internal_addr5_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.503    12.895    u3/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  u3/internal_addr5_reg[10]/C
                         clock pessimism              0.291    13.186    
                         clock uncertainty           -0.035    13.151    
    SLICE_X35Y5          FDRE (Setup_fdre_C_R)       -0.429    12.722    u3/internal_addr5_reg[10]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 u4/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/internal_addr5_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 1.200ns (16.496%)  route 6.074ns (83.504%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.663     5.332    u4/clk_IBUF_BUFG
    SLICE_X21Y20         FDRE                                         r  u4/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  u4/hcounter_reg[2]/Q
                         net (fo=34, routed)          1.351     7.139    u4/Q[2]
    SLICE_X22Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.263 f  u4/R[7]_i_48/O
                         net (fo=1, routed)           0.998     8.261    u4/R[7]_i_48_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  u4/R[7]_i_29/O
                         net (fo=2, routed)           0.644     9.029    u4/R[7]_i_29_n_0
    SLICE_X25Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.153 r  u4/R[7]_i_16/O
                         net (fo=11, routed)          0.653     9.807    u4/vcounter_reg[6]_0
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.931 r  u4/internal_addr2[9]_i_6/O
                         net (fo=4, routed)           0.751    10.682    u3/internal_addr2_reg[0]_1
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.806 r  u3/internal_addr5[9]_i_1/O
                         net (fo=13, routed)          1.038    11.843    u3/internal_addr5
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.967 r  u3/internal_addr5[10]_i_1/O
                         net (fo=3, routed)           0.639    12.606    u3/internal_addr5[10]_i_1_n_0
    SLICE_X35Y5          FDRE                                         r  u3/internal_addr5_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.503    12.895    u3/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  u3/internal_addr5_reg[5]/C
                         clock pessimism              0.291    13.186    
                         clock uncertainty           -0.035    13.151    
    SLICE_X35Y5          FDRE (Setup_fdre_C_R)       -0.429    12.722    u3/internal_addr5_reg[5]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 3.882ns (50.813%)  route 3.758ns (49.187%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.710     5.379    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.833 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.428    10.261    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_7[2]
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.385 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    10.385    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_21_n_0
    SLICE_X21Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    10.597 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.616    11.213    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_n_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I3_O)        0.299    11.512 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.512    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X24Y34         MUXF7 (Prop_muxf7_I1_O)      0.247    11.759 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.411    12.170    u4/douta[2]
    SLICE_X25Y35         LUT2 (Prop_lut2_I1_O)        0.298    12.468 f  u4/G[5]_i_10/O
                         net (fo=1, routed)           0.149    12.617    u3/G_reg[5]_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124    12.741 r  u3/G[5]_i_5/O
                         net (fo=1, routed)           0.154    12.895    u4/G_reg[5]_1
    SLICE_X25Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.019 r  u4/G[5]_i_1/O
                         net (fo=1, routed)           0.000    13.019    u3/G_reg[5]_3[0]
    SLICE_X25Y35         FDRE                                         r  u3/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.493    12.885    u3/clk_IBUF_BUFG
    SLICE_X25Y35         FDRE                                         r  u3/G_reg[5]/C
                         clock pessimism              0.277    13.162    
                         clock uncertainty           -0.035    13.127    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.029    13.156    u3/G_reg[5]
  -------------------------------------------------------------------
                         required time                         13.156    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 u4/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/G_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 1.433ns (19.220%)  route 6.023ns (80.780%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.663     5.332    u4/clk_IBUF_BUFG
    SLICE_X21Y20         FDRE                                         r  u4/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  u4/hcounter_reg[2]/Q
                         net (fo=34, routed)          1.351     7.139    u4/Q[2]
    SLICE_X22Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.263 f  u4/R[7]_i_48/O
                         net (fo=1, routed)           0.998     8.261    u4/R[7]_i_48_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  u4/R[7]_i_29/O
                         net (fo=2, routed)           0.644     9.029    u4/R[7]_i_29_n_0
    SLICE_X25Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.153 r  u4/R[7]_i_16/O
                         net (fo=11, routed)          1.007    10.160    u4/vcounter_reg[6]_0
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.149    10.309 f  u4/R[7]_i_8/O
                         net (fo=1, routed)           0.349    10.658    u4/R[7]_i_8_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.332    10.990 f  u4/R[7]_i_3/O
                         net (fo=1, routed)           0.282    11.272    u4/R[7]_i_3_n_0
    SLICE_X24Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  u4/R[7]_i_1/O
                         net (fo=8, routed)           1.392    12.788    u3/E[0]
    SLICE_X23Y49         FDRE                                         r  u3/G_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.499    12.891    u3/clk_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  u3/G_reg[6]/C
                         clock pessimism              0.291    13.182    
                         clock uncertainty           -0.035    13.147    
    SLICE_X23Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.942    u3/G_reg[6]
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/G_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 3.719ns (48.870%)  route 3.891ns (51.130%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.702     5.371    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.825 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.044     9.869    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_7[4]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.993 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     9.993    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_15_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    10.205 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           1.118    11.324    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X24Y41         LUT6 (Prop_lut6_I3_O)        0.299    11.623 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.623    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X24Y41         MUXF7 (Prop_muxf7_I0_O)      0.209    11.832 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.296    12.127    u4/douta[4]
    SLICE_X25Y39         LUT6 (Prop_lut6_I3_O)        0.297    12.424 r  u4/G[7]_i_5/O
                         net (fo=1, routed)           0.433    12.857    u3/G_reg[7]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I3_O)        0.124    12.981 r  u3/G[7]_i_1/O
                         net (fo=1, routed)           0.000    12.981    u3/G[7]_i_1_n_0
    SLICE_X25Y39         FDRE                                         r  u3/G_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.496    12.888    u3/clk_IBUF_BUFG
    SLICE_X25Y39         FDRE                                         r  u3/G_reg[7]/C
                         clock pessimism              0.277    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X25Y39         FDRE (Setup_fdre_C_D)        0.029    13.159    u3/G_reg[7]
  -------------------------------------------------------------------
                         required time                         13.159    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 u4/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/R_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 1.433ns (19.292%)  route 5.995ns (80.708%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.663     5.332    u4/clk_IBUF_BUFG
    SLICE_X21Y20         FDRE                                         r  u4/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  u4/hcounter_reg[2]/Q
                         net (fo=34, routed)          1.351     7.139    u4/Q[2]
    SLICE_X22Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.263 f  u4/R[7]_i_48/O
                         net (fo=1, routed)           0.998     8.261    u4/R[7]_i_48_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  u4/R[7]_i_29/O
                         net (fo=2, routed)           0.644     9.029    u4/R[7]_i_29_n_0
    SLICE_X25Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.153 r  u4/R[7]_i_16/O
                         net (fo=11, routed)          1.007    10.160    u4/vcounter_reg[6]_0
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.149    10.309 f  u4/R[7]_i_8/O
                         net (fo=1, routed)           0.349    10.658    u4/R[7]_i_8_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.332    10.990 f  u4/R[7]_i_3/O
                         net (fo=1, routed)           0.282    11.272    u4/R[7]_i_3_n_0
    SLICE_X24Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  u4/R[7]_i_1/O
                         net (fo=8, routed)           1.364    12.760    u3/E[0]
    SLICE_X27Y47         FDRE                                         r  u3/R_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.503    12.895    u3/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  u3/R_reg[7]/C
                         clock pessimism              0.291    13.186    
                         clock uncertainty           -0.035    13.151    
    SLICE_X27Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.946    u3/R_reg[7]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 u3/y2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 2.760ns (36.094%)  route 4.887ns (63.906%))
  Logic Levels:           9  (CARRY4=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.656     5.325    u3/clk_IBUF_BUFG
    SLICE_X21Y24         FDSE                                         r  u3/y2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDSE (Prop_fdse_C_Q)         0.419     5.744 r  u3/y2_reg[3]/Q
                         net (fo=12, routed)          0.978     6.721    u3/y2_reg[3]_0
    SLICE_X23Y24         LUT4 (Prop_lut4_I0_O)        0.299     7.020 r  u3/R[7]_i_116/O
                         net (fo=1, routed)           0.000     7.020    u4/R_reg[7]_i_41_0[1]
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 r  u4/R_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.009     7.579    u4/R_reg[7]_i_69_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.850 r  u4/R_reg[7]_i_41/CO[0]
                         net (fo=1, routed)           0.733     8.584    u4/u3/ltOp134_in
    SLICE_X27Y21         LUT5 (Prop_lut5_I2_O)        0.373     8.957 r  u4/R[7]_i_21/O
                         net (fo=24, routed)          0.552     9.508    u4/vcounter_reg[9]_2
    SLICE_X27Y21         LUT4 (Prop_lut4_I3_O)        0.150     9.658 r  u4/R[5]_i_8/O
                         net (fo=1, routed)           0.433    10.091    u4/R[5]_i_8_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.417 r  u4/R[5]_i_4/O
                         net (fo=1, routed)           0.983    11.400    u3/R[5]_i_4_n_0_alias
    SLICE_X27Y34         LUT4 (Prop_lut4_I3_O)        0.124    11.524 r  u3/R[5]_i_5_comp/O
                         net (fo=1, routed)           0.589    12.113    u4/R_reg[5]
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124    12.237 r  u4/R[5]_i_9_comp_1/O
                         net (fo=1, routed)           0.611    12.847    u4/div_reg_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.971 r  u4/R[5]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    12.971    u3/D[0]
    SLICE_X27Y34         FDRE                                         r  u3/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.496    12.888    u3/clk_IBUF_BUFG
    SLICE_X27Y34         FDRE                                         r  u3/R_reg[5]/C
                         clock pessimism              0.291    13.179    
                         clock uncertainty           -0.035    13.144    
    SLICE_X27Y34         FDRE (Setup_fdre_C_D)        0.031    13.175    u3/R_reg[5]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/G_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 3.752ns (49.541%)  route 3.822ns (50.459%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.710     5.379    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.833 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.164     9.997    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_7[3]
    SLICE_X16Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.121 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    10.121    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_21_n_0
    SLICE_X16Y49         MUXF7 (Prop_muxf7_I0_O)      0.241    10.362 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.608    10.970    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I3_O)        0.298    11.268 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.268    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    11.482 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.469    11.951    u4/douta[3]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.297    12.248 r  u4/G[6]_i_4/O
                         net (fo=1, routed)           0.580    12.829    u3/G_reg[6]_1
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.124    12.953 r  u3/G[6]_i_1/O
                         net (fo=1, routed)           0.000    12.953    u3/G[6]_i_1_n_0
    SLICE_X23Y49         FDRE                                         r  u3/G_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.499    12.891    u3/clk_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  u3/G_reg[6]/C
                         clock pessimism              0.277    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X23Y49         FDRE (Setup_fdre_C_D)        0.031    13.164    u3/G_reg[6]
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 u4/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/internal_addr2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 1.200ns (16.550%)  route 6.051ns (83.450%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.663     5.332    u4/clk_IBUF_BUFG
    SLICE_X21Y20         FDRE                                         r  u4/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  u4/hcounter_reg[2]/Q
                         net (fo=34, routed)          1.351     7.139    u4/Q[2]
    SLICE_X22Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.263 f  u4/R[7]_i_48/O
                         net (fo=1, routed)           0.998     8.261    u4/R[7]_i_48_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  u4/R[7]_i_29/O
                         net (fo=2, routed)           0.644     9.029    u4/R[7]_i_29_n_0
    SLICE_X25Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.153 r  u4/R[7]_i_16/O
                         net (fo=11, routed)          0.653     9.807    u4/vcounter_reg[6]_0
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.931 r  u4/internal_addr2[9]_i_6/O
                         net (fo=4, routed)           0.573    10.504    u3/internal_addr2_reg[0]_1
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.628 r  u3/internal_addr2[9]_i_1/O
                         net (fo=13, routed)          1.036    11.663    u3/internal_addr2
    SLICE_X32Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.787 r  u3/internal_addr2[10]_i_1/O
                         net (fo=3, routed)           0.795    12.583    u3/internal_addr2[10]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  u3/internal_addr2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.578    12.970    u3/clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  u3/internal_addr2_reg[10]/C
                         clock pessimism              0.291    13.261    
                         clock uncertainty           -0.035    13.226    
    SLICE_X36Y5          FDRE (Setup_fdre_C_R)       -0.429    12.797    u3/internal_addr2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 u4/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/internal_addr2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 1.200ns (16.550%)  route 6.051ns (83.450%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.663     5.332    u4/clk_IBUF_BUFG
    SLICE_X21Y20         FDRE                                         r  u4/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  u4/hcounter_reg[2]/Q
                         net (fo=34, routed)          1.351     7.139    u4/Q[2]
    SLICE_X22Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.263 f  u4/R[7]_i_48/O
                         net (fo=1, routed)           0.998     8.261    u4/R[7]_i_48_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  u4/R[7]_i_29/O
                         net (fo=2, routed)           0.644     9.029    u4/R[7]_i_29_n_0
    SLICE_X25Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.153 r  u4/R[7]_i_16/O
                         net (fo=11, routed)          0.653     9.807    u4/vcounter_reg[6]_0
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.931 r  u4/internal_addr2[9]_i_6/O
                         net (fo=4, routed)           0.573    10.504    u3/internal_addr2_reg[0]_1
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.628 r  u3/internal_addr2[9]_i_1/O
                         net (fo=13, routed)          1.036    11.663    u3/internal_addr2
    SLICE_X32Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.787 r  u3/internal_addr2[10]_i_1/O
                         net (fo=3, routed)           0.795    12.583    u3/internal_addr2[10]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  u3/internal_addr2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.578    12.970    u3/clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  u3/internal_addr2_reg[5]/C
                         clock pessimism              0.291    13.261    
                         clock uncertainty           -0.035    13.226    
    SLICE_X36Y5          FDRE (Setup_fdre_C_R)       -0.429    12.797    u3/internal_addr2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  0.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u3/internal_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_99_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.226ns (48.459%)  route 0.240ns (51.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.558     1.470    u3/clk_IBUF_BUFG
    SLICE_X23Y36         FDSE                                         r  u3/internal_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDSE (Prop_fdse_C_Q)         0.128     1.598 r  u3/internal_addr_reg[13]/Q
                         net (fo=59, routed)          0.240     1.839    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[13]
    SLICE_X21Y37         LUT6 (Prop_lut6_I4_O)        0.098     1.937 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=2, routed)           0.000     1.937    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/ramloop[39].ram.ram_ena
    SLICE_X21Y37         FDCE                                         r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_99_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.828     1.987    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    SLICE_X21Y37         FDCE                                         r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_99_cooolDelFlop/C
                         clock pessimism             -0.252     1.736    
    SLICE_X21Y37         FDCE (Hold_fdce_C_D)         0.091     1.827    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_99_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u3/internal_addr5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u9/pixel_out_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.202%)  route 0.219ns (60.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.565     1.477    u3/clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  u3/internal_addr5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u3/internal_addr5_reg[2]/Q
                         net (fo=6, routed)           0.219     1.837    u9/pixel_out_reg_1[2]
    RAMB18_X2Y1          RAMB18E1                                     r  u9/pixel_out_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.876     2.036    u9/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  u9/pixel_out_reg/CLKARDCLK
                         clock pessimism             -0.500     1.536    
    RAMB18_X2Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.719    u9/pixel_out_reg
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u3/internal_addr5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u9/pixel_out_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.960%)  route 0.221ns (61.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.565     1.477    u3/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  u3/internal_addr5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u3/internal_addr5_reg[10]/Q
                         net (fo=2, routed)           0.221     1.839    u9/pixel_out_reg_1[10]
    RAMB18_X2Y1          RAMB18E1                                     r  u9/pixel_out_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.876     2.036    u9/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  u9/pixel_out_reg/CLKARDCLK
                         clock pessimism             -0.500     1.536    
    RAMB18_X2Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.719    u9/pixel_out_reg
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u3/internal_addr5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u9/pixel_out_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.683%)  route 0.224ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.565     1.477    u3/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  u3/internal_addr5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u3/internal_addr5_reg[5]/Q
                         net (fo=3, routed)           0.224     1.842    u9/pixel_out_reg_1[5]
    RAMB18_X2Y1          RAMB18E1                                     r  u9/pixel_out_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.876     2.036    u9/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  u9/pixel_out_reg/CLKARDCLK
                         clock pessimism             -0.500     1.536    
    RAMB18_X2Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.719    u9/pixel_out_reg
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u3/y2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/y2_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.073%)  route 0.303ns (61.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.550     1.462    u3/clk_IBUF_BUFG
    SLICE_X22Y26         FDRE                                         r  u3/y2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  u3/y2_reg[0]/Q
                         net (fo=12, routed)          0.303     1.906    u3/y2_reg[0]_0
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.045     1.951 r  u3/y2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.951    u3/y2[1]_i_1_n_0
    SLICE_X21Y24         FDSE                                         r  u3/y2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.816     1.975    u3/clk_IBUF_BUFG
    SLICE_X21Y24         FDSE                                         r  u3/y2_reg[1]/C
                         clock pessimism             -0.252     1.724    
    SLICE_X21Y24         FDSE (Hold_fdse_C_D)         0.092     1.816    u3/y2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u3/internal_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_33_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.226ns (42.894%)  route 0.301ns (57.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.558     1.470    u3/clk_IBUF_BUFG
    SLICE_X23Y36         FDSE                                         r  u3/internal_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDSE (Prop_fdse_C_Q)         0.128     1.598 r  u3/internal_addr_reg[13]/Q
                         net (fo=59, routed)          0.301     1.899    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[13]
    SLICE_X16Y36         LUT6 (Prop_lut6_I4_O)        0.098     1.997 r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17/O
                         net (fo=2, routed)           0.000     1.997    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/ramloop[19].ram.ram_ena
    SLICE_X16Y36         FDCE                                         r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_33_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.828     1.987    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    SLICE_X16Y36         FDCE                                         r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_33_cooolDelFlop/C
                         clock pessimism             -0.252     1.736    
    SLICE_X16Y36         FDCE (Hold_fdce_C_D)         0.120     1.856    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_33_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u4/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.567%)  route 0.306ns (59.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.553     1.465    u4/clk_IBUF_BUFG
    SLICE_X20Y20         FDRE                                         r  u4/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  u4/hcounter_reg[4]/Q
                         net (fo=53, routed)          0.306     1.935    u4/Q[4]
    SLICE_X22Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.980 r  u4/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.980    u4/plusOp[6]
    SLICE_X22Y20         FDRE                                         r  u4/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.819     1.978    u4/clk_IBUF_BUFG
    SLICE_X22Y20         FDRE                                         r  u4/hcounter_reg[6]/C
                         clock pessimism             -0.252     1.727    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.092     1.819    u4/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u13/char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u12/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.562     1.474    u13/clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  u13/char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u13/char_reg[3]/Q
                         net (fo=1, routed)           0.112     1.727    u12/shift_reg_reg[7]_0[3]
    SLICE_X22Y45         FDSE                                         r  u12/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.830     1.989    u12/clk_IBUF_BUFG
    SLICE_X22Y45         FDSE                                         r  u12/shift_reg_reg[3]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X22Y45         FDSE (Hold_fdse_C_D)         0.066     1.556    u12/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u13/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u12/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.561     1.473    u13/clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  u13/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u13/char_reg[4]/Q
                         net (fo=1, routed)           0.121     1.736    u12/shift_reg_reg[7]_0[4]
    SLICE_X22Y43         FDSE                                         r  u12/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.830     1.989    u12/clk_IBUF_BUFG
    SLICE_X22Y43         FDSE                                         r  u12/shift_reg_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X22Y43         FDSE (Hold_fdse_C_D)         0.070     1.560    u12/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u3/internal_addr5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u9/pixel_out_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.230%)  route 0.254ns (60.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.565     1.477    u3/clk_IBUF_BUFG
    SLICE_X34Y6          FDRE                                         r  u3/internal_addr5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  u3/internal_addr5_reg[1]/Q
                         net (fo=7, routed)           0.254     1.895    u9/pixel_out_reg_1[1]
    RAMB18_X2Y1          RAMB18E1                                     r  u9/pixel_out_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.876     2.036    u9/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  u9/pixel_out_reg/CLKARDCLK
                         clock pessimism             -0.500     1.536    
    RAMB18_X2Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.719    u9/pixel_out_reg
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y2   u10/pixel_out_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y18  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y18  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y13  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y13  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y19  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y19  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7   u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y34  diff_btn/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y34  diff_btn/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y36  diff_btn/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y36  diff_btn/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y34  diff_btn/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y34  diff_btn/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y35  diff_btn/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y36  diff_btn/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y36  diff_btn/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.206ns  (logic 0.730ns (17.356%)  route 3.476ns (82.644%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.908     1.364    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.124     1.488 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1/O
                         net (fo=3, routed)           0.832     2.320    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.150     2.470 r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1/O
                         net (fo=9, routed)           1.736     4.206    u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0_n_0
    SLICE_X43Y52         FDSE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.049ns  (logic 1.291ns (31.882%)  route 2.758ns (68.118%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u5/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=11, routed)          1.211     1.667    u5/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.154     1.821 f  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_8__1/O
                         net (fo=5, routed)           0.924     2.745    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_8__1_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.353     3.098 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1/O
                         net (fo=1, routed)           0.623     3.721    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_4__1_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I2_O)        0.328     4.049 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     4.049    u5/U0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X33Y48         FDRE                                         r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.026ns  (logic 1.084ns (26.923%)  route 2.942ns (73.077%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.908     1.364    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.124     1.488 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1/O
                         net (fo=3, routed)           0.832     2.320    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.150     2.470 r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1/O
                         net (fo=9, routed)           1.202     3.672    u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.354     4.026 r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__0/O
                         net (fo=1, routed)           0.000     4.026    u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__0_n_0
    SLICE_X36Y52         FDRE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.017ns  (logic 0.730ns (18.174%)  route 3.287ns (81.826%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.908     1.364    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.124     1.488 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1/O
                         net (fo=3, routed)           0.832     2.320    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.150     2.470 r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1/O
                         net (fo=9, routed)           1.547     4.017    u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0_n_0
    SLICE_X43Y52         FDSE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.000ns  (logic 1.058ns (26.448%)  route 2.942ns (73.552%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.908     1.364    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.124     1.488 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1/O
                         net (fo=3, routed)           0.832     2.320    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.150     2.470 r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1/O
                         net (fo=9, routed)           1.202     3.672    u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.328     4.000 r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.000    u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X36Y52         FDRE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 1.058ns (26.501%)  route 2.934ns (73.499%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.908     1.364    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.124     1.488 r  u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1/O
                         net (fo=3, routed)           0.832     2.320    u5/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.150     2.470 r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1/O
                         net (fo=9, routed)           1.195     3.664    u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.328     3.992 r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000     3.992    u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X36Y52         FDSE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.895ns  (logic 0.670ns (17.200%)  route 3.225ns (82.801%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.466     1.984    u5/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.152     2.136 r  u5/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.760     3.895    u5/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X43Y52         FDRE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.895ns  (logic 0.670ns (17.200%)  route 3.225ns (82.801%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.466     1.984    u5/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.152     2.136 r  u5/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.760     3.895    u5/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X43Y52         FDSE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.895ns  (logic 0.670ns (17.200%)  route 3.225ns (82.801%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.466     1.984    u5/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.152     2.136 r  u5/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.760     3.895    u5/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X43Y52         FDSE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.895ns  (logic 0.670ns (17.200%)  route 3.225ns (82.801%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.466     1.984    u5/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.152     2.136 r  u5/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.760     3.895    u5/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X43Y52         FDSE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u5/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u5/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE                         0.000     0.000 r  u5/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u5/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    u5/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y78         FDPE                                         r  u5/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.134     0.275    u5/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.045     0.320 r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.320    u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0_n_0
    SLICE_X38Y51         FDRE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.073%)  route 0.186ns (56.927%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.186     0.327    u5/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X34Y27         FDRE                                         r  u5/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u5/U0/DataEncoders[0].DataEncoder/pC1_1_reg/Q
                         net (fo=1, routed)           0.170     0.334    u5/U0/DataEncoders[0].DataEncoder/pC1_1
    SLICE_X34Y32         FDRE                                         r  u5/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=8, routed)           0.163     0.304    u5/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]
    SLICE_X34Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.349 r  u5/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     0.349    u5/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X34Y37         FDRE                                         r  u5/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.209ns (58.960%)  route 0.145ns (41.040%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u5/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.145     0.309    u5/U0/DataEncoders[0].DataEncoder/q_m_2[8]
    SLICE_X34Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  u5/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u5/U0/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X34Y38         FDRE                                         r  u5/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.187ns (50.236%)  route 0.185ns (49.763%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.185     0.326    u5/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.046     0.372 r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.372    u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0_n_0
    SLICE_X38Y51         FDRE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.501%)  route 0.190ns (50.499%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.190     0.331    u5/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.376 r  u5/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    u5/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  u5/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.401%)  route 0.198ns (51.598%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=11, routed)          0.198     0.339    u5/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X31Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.384 r  u5/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    u5/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X31Y39         FDRE                                         r  u5/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.773%)  route 0.203ns (52.227%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE                         0.000     0.000 r  u5/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.203     0.344    u5/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.389 r  u5/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.389    u5/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X31Y39         FDRE                                         r  u5/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/led_ind_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 3.987ns (55.382%)  route 3.212ns (44.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.655     5.324    u3/clk_IBUF_BUFG
    SLICE_X23Y27         FDRE                                         r  u3/led_ind_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  u3/led_ind_reg/Q
                         net (fo=1, routed)           3.212     8.992    led_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531    12.523 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    12.523    led
    M14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u12/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.744ns  (logic 4.068ns (60.327%)  route 2.675ns (39.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.676     5.345    u12/clk_IBUF_BUFG
    SLICE_X21Y45         FDSE                                         r  u12/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDSE (Prop_fdse_C_Q)         0.456     5.801 r  u12/tx_reg/Q
                         net (fo=1, routed)           2.675     8.476    RXD_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.612    12.088 r  RXD_OBUF_inst/O
                         net (fo=0)                   0.000    12.088    RXD
    T10                                                               r  RXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.697ns  (logic 0.704ns (19.042%)  route 2.993ns (80.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.655     5.324    u4/clk_IBUF_BUFG
    SLICE_X25Y22         FDRE                                         r  u4/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.456     5.780 f  u4/vcounter_reg[8]/Q
                         net (fo=22, routed)          0.791     6.571    u4/vcount_out[8]
    SLICE_X24Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.695 r  u4/u5_i_4/O
                         net (fo=7, routed)           0.590     7.284    u4/u5_i_4_n_0
    SLICE_X25Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  u4/u5_i_3/O
                         net (fo=77, routed)          1.613     9.021    u5/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X34Y32         FDRE                                         r  u5/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.079ns  (logic 0.704ns (22.861%)  route 2.375ns (77.139%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.655     5.324    u4/clk_IBUF_BUFG
    SLICE_X25Y22         FDRE                                         r  u4/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.456     5.780 f  u4/vcounter_reg[8]/Q
                         net (fo=22, routed)          0.791     6.571    u4/vcount_out[8]
    SLICE_X24Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.695 r  u4/u5_i_4/O
                         net (fo=7, routed)           0.594     7.288    u4/u5_i_4_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.412 r  u4/u5_i_1/O
                         net (fo=9, routed)           0.991     8.403    u5/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X31Y27         FDRE                                         r  u5/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.928ns  (logic 0.956ns (32.651%)  route 1.972ns (67.349%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.672     5.341    u3/clk_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  u3/R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  u3/R_reg[6]/Q
                         net (fo=3, routed)           1.288     7.085    u5/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.152     7.237 r  u5/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=1, routed)           0.684     7.921    u5/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.348     8.269 r  u5/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.269    u5/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  u5/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/G_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.646ns  (logic 0.937ns (35.411%)  route 1.709ns (64.589%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.673     5.342    u3/clk_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  u3/G_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  u3/G_reg[6]/Q
                         net (fo=3, routed)           1.445     7.243    u5/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X27Y40         LUT3 (Prop_lut3_I1_O)        0.154     7.397 r  u5/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=1, routed)           0.264     7.661    u5/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X27Y40         LUT2 (Prop_lut2_I0_O)        0.327     7.988 r  u5/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.988    u5/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X27Y40         FDRE                                         r  u5/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.337ns  (logic 2.336ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.762     5.431    u5/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X0Y96         OSERDESE2                                    r  u5/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.903 r  u5/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.904    u5/U0/DataEncoders[2].DataSerializer/sDataOut
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     7.768 r  u5/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.768    data_n[2]
    A20                                                               r  data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.336ns  (logic 2.335ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.762     5.431    u5/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X0Y96         OSERDESE2                                    r  u5/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.903 r  u5/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.904    u5/U0/DataEncoders[2].DataSerializer/sDataOut
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     7.767 r  u5/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.767    data_p[2]
    B19                                                               r  data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.763     5.432    u5/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X0Y98         OSERDESE2                                    r  u5/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.904 r  u5/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.905    u5/U0/DataEncoders[1].DataSerializer/sDataOut
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     7.764 r  u5/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.764    data_n[1]
    B20                                                               r  data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.763     5.432    u5/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X0Y98         OSERDESE2                                    r  u5/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.904 r  u5/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.905    u5/U0/DataEncoders[1].DataSerializer/sDataOut
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     7.763 r  u5/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.763    data_p[1]
    C20                                                               r  data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.521%)  route 0.122ns (46.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.566     1.478    u3/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  u3/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u3/R_reg[7]/Q
                         net (fo=2, routed)           0.122     1.742    u5/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X28Y46         FDRE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.186ns (41.976%)  route 0.257ns (58.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.553     1.465    u4/clk_IBUF_BUFG
    SLICE_X22Y20         FDRE                                         r  u4/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u4/hcounter_reg[6]/Q
                         net (fo=53, routed)          0.257     1.863    u4/Q[6]
    SLICE_X24Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.908 r  u4/u5_i_2/O
                         net (fo=1, routed)           0.000     1.908    u5/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X24Y20         FDRE                                         r  u5/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.068%)  route 0.299ns (67.932%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.558     1.470    u3/clk_IBUF_BUFG
    SLICE_X25Y35         FDRE                                         r  u3/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u3/G_reg[5]/Q
                         net (fo=3, routed)           0.299     1.910    u5/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X27Y40         FDRE                                         r  u5/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/G_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.141ns (30.909%)  route 0.315ns (69.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.560     1.472    u3/clk_IBUF_BUFG
    SLICE_X25Y39         FDRE                                         r  u3/G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u3/G_reg[7]/Q
                         net (fo=2, routed)           0.315     1.928    u5/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X27Y40         FDRE                                         r  u5/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.141ns (30.312%)  route 0.324ns (69.688%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.561     1.473    u3/clk_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  u3/R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u3/R_reg[6]/Q
                         net (fo=3, routed)           0.324     1.938    u5/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X28Y46         FDRE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.141ns (28.976%)  route 0.346ns (71.024%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.562     1.474    u3/clk_IBUF_BUFG
    SLICE_X25Y43         FDRE                                         r  u3/B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u3/B_reg[6]/Q
                         net (fo=1, routed)           0.346     1.961    u5/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X29Y37         FDRE                                         r  u5/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.141ns (26.995%)  route 0.381ns (73.005%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.561     1.473    u3/clk_IBUF_BUFG
    SLICE_X27Y34         FDRE                                         r  u3/R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u3/R_reg[5]/Q
                         net (fo=3, routed)           0.381     1.996    u5/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X28Y46         FDRE                                         r  u5/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/G_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.141ns (24.316%)  route 0.439ns (75.684%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.563     1.475    u3/clk_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  u3/G_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u3/G_reg[6]/Q
                         net (fo=3, routed)           0.439     2.055    u5/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X27Y40         FDRE                                         r  u5/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/B_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.141ns (22.948%)  route 0.473ns (77.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.564     1.476    u3/clk_IBUF_BUFG
    SLICE_X26Y41         FDRE                                         r  u3/B_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u3/B_reg[7]/Q
                         net (fo=1, routed)           0.473     2.091    u5/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X29Y33         FDRE                                         r  u5/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.231ns (31.655%)  route 0.499ns (68.345%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.561     1.473    u3/clk_IBUF_BUFG
    SLICE_X27Y34         FDRE                                         r  u3/R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u3/R_reg[5]/Q
                         net (fo=3, routed)           0.359     1.973    u5/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.018 r  u5/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_2/O
                         net (fo=1, routed)           0.140     2.158    u5/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_2_n_0
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.203 r  u5/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.203    u5/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  u5/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_skin
                            (input port)
  Destination:            skin_btn/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.275ns  (logic 1.612ns (25.691%)  route 4.663ns (74.309%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn_skin (IN)
                         net (fo=0)                   0.000     0.000    btn_skin
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_skin_IBUF_inst/O
                         net (fo=2, routed)           3.563     5.051    skin_btn/btn_skin_IBUF
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.175 r  skin_btn/counter[21]_i_1/O
                         net (fo=21, routed)          1.100     6.275    skin_btn/counter[21]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  skin_btn/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.486     4.878    skin_btn/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  skin_btn/counter_reg[1]/C

Slack:                    inf
  Source:                 btn_skin
                            (input port)
  Destination:            skin_btn/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.275ns  (logic 1.612ns (25.691%)  route 4.663ns (74.309%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn_skin (IN)
                         net (fo=0)                   0.000     0.000    btn_skin
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_skin_IBUF_inst/O
                         net (fo=2, routed)           3.563     5.051    skin_btn/btn_skin_IBUF
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.175 r  skin_btn/counter[21]_i_1/O
                         net (fo=21, routed)          1.100     6.275    skin_btn/counter[21]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  skin_btn/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.486     4.878    skin_btn/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  skin_btn/counter_reg[2]/C

Slack:                    inf
  Source:                 btn_skin
                            (input port)
  Destination:            skin_btn/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.275ns  (logic 1.612ns (25.691%)  route 4.663ns (74.309%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn_skin (IN)
                         net (fo=0)                   0.000     0.000    btn_skin
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_skin_IBUF_inst/O
                         net (fo=2, routed)           3.563     5.051    skin_btn/btn_skin_IBUF
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.175 r  skin_btn/counter[21]_i_1/O
                         net (fo=21, routed)          1.100     6.275    skin_btn/counter[21]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  skin_btn/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.486     4.878    skin_btn/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  skin_btn/counter_reg[3]/C

Slack:                    inf
  Source:                 btn_skin
                            (input port)
  Destination:            skin_btn/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.275ns  (logic 1.612ns (25.691%)  route 4.663ns (74.309%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn_skin (IN)
                         net (fo=0)                   0.000     0.000    btn_skin
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_skin_IBUF_inst/O
                         net (fo=2, routed)           3.563     5.051    skin_btn/btn_skin_IBUF
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.175 r  skin_btn/counter[21]_i_1/O
                         net (fo=21, routed)          1.100     6.275    skin_btn/counter[21]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  skin_btn/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.486     4.878    skin_btn/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  skin_btn/counter_reg[4]/C

Slack:                    inf
  Source:                 btn_skin
                            (input port)
  Destination:            skin_btn/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.272ns  (logic 1.612ns (25.704%)  route 4.660ns (74.296%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn_skin (IN)
                         net (fo=0)                   0.000     0.000    btn_skin
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_skin_IBUF_inst/O
                         net (fo=2, routed)           3.563     5.051    skin_btn/btn_skin_IBUF
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.175 r  skin_btn/counter[21]_i_1/O
                         net (fo=21, routed)          1.096     6.272    skin_btn/counter[21]_i_1_n_0
    SLICE_X32Y26         FDRE                                         r  skin_btn/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.488     4.880    skin_btn/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  skin_btn/counter_reg[5]/C

Slack:                    inf
  Source:                 btn_skin
                            (input port)
  Destination:            skin_btn/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.272ns  (logic 1.612ns (25.704%)  route 4.660ns (74.296%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn_skin (IN)
                         net (fo=0)                   0.000     0.000    btn_skin
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_skin_IBUF_inst/O
                         net (fo=2, routed)           3.563     5.051    skin_btn/btn_skin_IBUF
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.175 r  skin_btn/counter[21]_i_1/O
                         net (fo=21, routed)          1.096     6.272    skin_btn/counter[21]_i_1_n_0
    SLICE_X32Y26         FDRE                                         r  skin_btn/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.488     4.880    skin_btn/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  skin_btn/counter_reg[6]/C

Slack:                    inf
  Source:                 btn_skin
                            (input port)
  Destination:            skin_btn/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.272ns  (logic 1.612ns (25.704%)  route 4.660ns (74.296%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn_skin (IN)
                         net (fo=0)                   0.000     0.000    btn_skin
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_skin_IBUF_inst/O
                         net (fo=2, routed)           3.563     5.051    skin_btn/btn_skin_IBUF
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.175 r  skin_btn/counter[21]_i_1/O
                         net (fo=21, routed)          1.096     6.272    skin_btn/counter[21]_i_1_n_0
    SLICE_X32Y26         FDRE                                         r  skin_btn/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.488     4.880    skin_btn/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  skin_btn/counter_reg[7]/C

Slack:                    inf
  Source:                 btn_skin
                            (input port)
  Destination:            skin_btn/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.272ns  (logic 1.612ns (25.704%)  route 4.660ns (74.296%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn_skin (IN)
                         net (fo=0)                   0.000     0.000    btn_skin
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_skin_IBUF_inst/O
                         net (fo=2, routed)           3.563     5.051    skin_btn/btn_skin_IBUF
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.175 r  skin_btn/counter[21]_i_1/O
                         net (fo=21, routed)          1.096     6.272    skin_btn/counter[21]_i_1_n_0
    SLICE_X32Y26         FDRE                                         r  skin_btn/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.488     4.880    skin_btn/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  skin_btn/counter_reg[8]/C

Slack:                    inf
  Source:                 btn_skin
                            (input port)
  Destination:            skin_btn/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.131ns  (logic 1.612ns (26.295%)  route 4.519ns (73.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn_skin (IN)
                         net (fo=0)                   0.000     0.000    btn_skin
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_skin_IBUF_inst/O
                         net (fo=2, routed)           3.563     5.051    skin_btn/btn_skin_IBUF
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.175 r  skin_btn/counter[21]_i_1/O
                         net (fo=21, routed)          0.956     6.131    skin_btn/counter[21]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  skin_btn/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.489     4.882    skin_btn/clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  skin_btn/counter_reg[10]/C

Slack:                    inf
  Source:                 btn_skin
                            (input port)
  Destination:            skin_btn/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.131ns  (logic 1.612ns (26.295%)  route 4.519ns (73.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn_skin (IN)
                         net (fo=0)                   0.000     0.000    btn_skin
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_skin_IBUF_inst/O
                         net (fo=2, routed)           3.563     5.051    skin_btn/btn_skin_IBUF
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.175 r  skin_btn/counter[21]_i_1/O
                         net (fo=21, routed)          0.956     6.131    skin_btn/counter[21]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  skin_btn/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.489     4.882    skin_btn/clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  skin_btn/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_start
                            (input port)
  Destination:            start_btn/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.267ns (20.399%)  route 1.040ns (79.601%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn_start (IN)
                         net (fo=0)                   0.000     0.000    btn_start
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_start_IBUF_inst/O
                         net (fo=2, routed)           1.040     1.262    start_btn/btn_start_IBUF
    SLICE_X29Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.307 r  start_btn/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    start_btn/counter[0]_i_1_n_0
    SLICE_X29Y31         FDRE                                         r  start_btn/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.824     1.983    start_btn/clk_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  start_btn/counter_reg[0]/C

Slack:                    inf
  Source:                 btn_start
                            (input port)
  Destination:            start_btn/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.267ns (18.243%)  route 1.195ns (81.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn_start (IN)
                         net (fo=0)                   0.000     0.000    btn_start
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_start_IBUF_inst/O
                         net (fo=2, routed)           1.040     1.262    start_btn/btn_start_IBUF
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.307 r  start_btn/counter[21]_i_1/O
                         net (fo=21, routed)          0.154     1.461    start_btn/counter[21]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  start_btn/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.823     1.982    start_btn/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  start_btn/counter_reg[1]/C

Slack:                    inf
  Source:                 btn_start
                            (input port)
  Destination:            start_btn/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.267ns (18.243%)  route 1.195ns (81.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn_start (IN)
                         net (fo=0)                   0.000     0.000    btn_start
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_start_IBUF_inst/O
                         net (fo=2, routed)           1.040     1.262    start_btn/btn_start_IBUF
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.307 r  start_btn/counter[21]_i_1/O
                         net (fo=21, routed)          0.154     1.461    start_btn/counter[21]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  start_btn/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.823     1.982    start_btn/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  start_btn/counter_reg[2]/C

Slack:                    inf
  Source:                 btn_start
                            (input port)
  Destination:            start_btn/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.267ns (18.243%)  route 1.195ns (81.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn_start (IN)
                         net (fo=0)                   0.000     0.000    btn_start
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_start_IBUF_inst/O
                         net (fo=2, routed)           1.040     1.262    start_btn/btn_start_IBUF
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.307 r  start_btn/counter[21]_i_1/O
                         net (fo=21, routed)          0.154     1.461    start_btn/counter[21]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  start_btn/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.823     1.982    start_btn/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  start_btn/counter_reg[3]/C

Slack:                    inf
  Source:                 btn_start
                            (input port)
  Destination:            start_btn/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.267ns (18.243%)  route 1.195ns (81.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn_start (IN)
                         net (fo=0)                   0.000     0.000    btn_start
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_start_IBUF_inst/O
                         net (fo=2, routed)           1.040     1.262    start_btn/btn_start_IBUF
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.307 r  start_btn/counter[21]_i_1/O
                         net (fo=21, routed)          0.154     1.461    start_btn/counter[21]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  start_btn/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.823     1.982    start_btn/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  start_btn/counter_reg[4]/C

Slack:                    inf
  Source:                 btn_speed
                            (input port)
  Destination:            diff_btn/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.378ns (24.938%)  route 1.138ns (75.062%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn_speed (IN)
                         net (fo=0)                   0.000     0.000    btn_speed
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_speed_IBUF_inst/O
                         net (fo=2, routed)           1.138     1.471    diff_btn/btn_speed_IBUF
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.044     1.515 r  diff_btn/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.515    diff_btn/counter[0]_i_1_n_0
    SLICE_X21Y34         FDRE                                         r  diff_btn/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.826     1.985    diff_btn/clk_IBUF_BUFG
    SLICE_X21Y34         FDRE                                         r  diff_btn/counter_reg[0]/C

Slack:                    inf
  Source:                 btn_start
                            (input port)
  Destination:            start_btn/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.267ns (17.299%)  route 1.274ns (82.701%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn_start (IN)
                         net (fo=0)                   0.000     0.000    btn_start
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_start_IBUF_inst/O
                         net (fo=2, routed)           1.040     1.262    start_btn/btn_start_IBUF
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.307 r  start_btn/counter[21]_i_1/O
                         net (fo=21, routed)          0.234     1.541    start_btn/counter[21]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  start_btn/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.825     1.984    start_btn/clk_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  start_btn/counter_reg[10]/C

Slack:                    inf
  Source:                 btn_start
                            (input port)
  Destination:            start_btn/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.267ns (17.299%)  route 1.274ns (82.701%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn_start (IN)
                         net (fo=0)                   0.000     0.000    btn_start
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_start_IBUF_inst/O
                         net (fo=2, routed)           1.040     1.262    start_btn/btn_start_IBUF
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.307 r  start_btn/counter[21]_i_1/O
                         net (fo=21, routed)          0.234     1.541    start_btn/counter[21]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  start_btn/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.825     1.984    start_btn/clk_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  start_btn/counter_reg[11]/C

Slack:                    inf
  Source:                 btn_start
                            (input port)
  Destination:            start_btn/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.267ns (17.299%)  route 1.274ns (82.701%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn_start (IN)
                         net (fo=0)                   0.000     0.000    btn_start
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_start_IBUF_inst/O
                         net (fo=2, routed)           1.040     1.262    start_btn/btn_start_IBUF
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.307 r  start_btn/counter[21]_i_1/O
                         net (fo=21, routed)          0.234     1.541    start_btn/counter[21]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  start_btn/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.825     1.984    start_btn/clk_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  start_btn/counter_reg[12]/C

Slack:                    inf
  Source:                 btn_start
                            (input port)
  Destination:            start_btn/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.267ns (17.299%)  route 1.274ns (82.701%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn_start (IN)
                         net (fo=0)                   0.000     0.000    btn_start
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_start_IBUF_inst/O
                         net (fo=2, routed)           1.040     1.262    start_btn/btn_start_IBUF
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.307 r  start_btn/counter[21]_i_1/O
                         net (fo=21, routed)          0.234     1.541    start_btn/counter[21]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  start_btn/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.825     1.984    start_btn/clk_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  start_btn/counter_reg[9]/C





