// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IssueQueue(	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:12:7]
  input         clock,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:12:7]
  input         reset,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:12:7]
  output        io_enq_ready,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_valid,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [31:0] io_enq_bits_bits,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [8:0]  io_enq_bits_vconfig_vl,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [2:0]  io_enq_bits_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_vconfig_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [1:0]  io_enq_bits_vconfig_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [7:0]  io_enq_bits_vstart,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [2:0]  io_enq_bits_segstart,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [2:0]  io_enq_bits_segend,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [63:0] io_enq_bits_rs1_data,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [4:0]  io_enq_bits_vat,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [2:0]  io_enq_bits_rm,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [1:0]  io_enq_bits_emul,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [15:0] io_enq_bits_debug_id,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [1:0]  io_enq_bits_mop,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_reduction,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_scalar_to_vd0,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_wide_vd,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_wide_vs2,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_writes_mask,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_reads_vs1_mask,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_reads_vs2_mask,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input  [1:0]  io_enq_bits_nf_log2,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_renv1,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_renv2,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_renvd,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_renvm,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_wvd,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_enq_bits_seq,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  input         io_deq_ready,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_valid,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [31:0] io_deq_bits_bits,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [8:0]  io_deq_bits_vconfig_vl,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [2:0]  io_deq_bits_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_vconfig_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [1:0]  io_deq_bits_vconfig_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [7:0]  io_deq_bits_vstart,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [2:0]  io_deq_bits_segstart,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [2:0]  io_deq_bits_segend,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [63:0] io_deq_bits_rs1_data,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [4:0]  io_deq_bits_vat,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [2:0]  io_deq_bits_rm,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [1:0]  io_deq_bits_emul,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [15:0] io_deq_bits_debug_id,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [1:0]  io_deq_bits_mop,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_reduction,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_scalar_to_vd0,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_wide_vd,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_wide_vs2,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_writes_mask,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_reads_vs1_mask,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_reads_vs2_mask,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_renv1,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_renv2,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_renvd,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_renvm,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_wvd,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_deq_bits_seq,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_hazards_0_valid,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [4:0]  io_hazards_0_bits_vat,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [31:0] io_hazards_0_bits_rintent,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [31:0] io_hazards_0_bits_wintent,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_hazards_1_valid,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [4:0]  io_hazards_1_bits_vat,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [31:0] io_hazards_1_bits_rintent,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [31:0] io_hazards_1_bits_wintent,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output        io_hazards_2_valid,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [4:0]  io_hazards_2_bits_vat,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [31:0] io_hazards_2_bits_rintent,	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
  output [31:0] io_hazards_2_bits_wintent	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:14:14]
);

  wire [31:0]      _q_io_peek_0_bits_bits;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire [1:0]       _q_io_peek_0_bits_emul;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_0_bits_reduction;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_0_bits_scalar_to_vd0;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_0_bits_wide_vd;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_0_bits_wide_vs2;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_0_bits_reads_vs1_mask;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_0_bits_reads_vs2_mask;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire [1:0]       _q_io_peek_0_bits_nf_log2;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_0_bits_renv1;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_0_bits_renv2;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_0_bits_renvd;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_0_bits_renvm;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_0_bits_wvd;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire [31:0]      _q_io_peek_1_bits_bits;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire [1:0]       _q_io_peek_1_bits_emul;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_1_bits_reduction;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_1_bits_scalar_to_vd0;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_1_bits_wide_vd;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_1_bits_wide_vs2;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_1_bits_reads_vs1_mask;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_1_bits_reads_vs2_mask;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire [1:0]       _q_io_peek_1_bits_nf_log2;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_1_bits_renv1;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_1_bits_renv2;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_1_bits_renvd;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_1_bits_renvm;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_1_bits_wvd;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire [31:0]      _q_io_peek_2_bits_bits;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire [1:0]       _q_io_peek_2_bits_emul;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_2_bits_reduction;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_2_bits_scalar_to_vd0;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_2_bits_wide_vd;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_2_bits_wide_vs2;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_2_bits_reads_vs1_mask;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_2_bits_reads_vs2_mask;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire [1:0]       _q_io_peek_2_bits_nf_log2;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_2_bits_renv1;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_2_bits_renv2;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_2_bits_renvd;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_2_bits_renvm;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire             _q_io_peek_2_bits_wvd;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
  wire [3:0][31:0] _GEN = {{{{8{&(_q_io_peek_0_bits_bits[19:18])}}, {8{_q_io_peek_0_bits_bits[19:18] == 2'h2}}, {8{_q_io_peek_0_bits_bits[19:18] == 2'h1}}, {8{_q_io_peek_0_bits_bits[19:18] == 2'h0}}}}, {{{4{&(_q_io_peek_0_bits_bits[19:17])}}, {4{_q_io_peek_0_bits_bits[19:17] == 3'h6}}, {4{_q_io_peek_0_bits_bits[19:17] == 3'h5}}, {4{_q_io_peek_0_bits_bits[19:17] == 3'h4}}, {4{_q_io_peek_0_bits_bits[19:17] == 3'h3}}, {4{_q_io_peek_0_bits_bits[19:17] == 3'h2}}, {4{_q_io_peek_0_bits_bits[19:17] == 3'h1}}, {4{_q_io_peek_0_bits_bits[19:17] == 3'h0}}}}, {{{2{&(_q_io_peek_0_bits_bits[19:16])}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'hE}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'hD}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'hC}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'hB}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'hA}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'h9}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'h8}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'h7}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'h6}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'h5}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'h4}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'h3}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'h2}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'h1}}, {2{_q_io_peek_0_bits_bits[19:16] == 4'h0}}}}, {32'h1 << _q_io_peek_0_bits_bits[19:15]}};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :41:21, generators/saturn/src/main/scala/common/Bundles.scala:68:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0][31:0] _GEN_0 = {{{{8{&(_q_io_peek_0_bits_bits[24:23])}}, {8{_q_io_peek_0_bits_bits[24:23] == 2'h2}}, {8{_q_io_peek_0_bits_bits[24:23] == 2'h1}}, {8{_q_io_peek_0_bits_bits[24:23] == 2'h0}}}}, {{{4{&(_q_io_peek_0_bits_bits[24:22])}}, {4{_q_io_peek_0_bits_bits[24:22] == 3'h6}}, {4{_q_io_peek_0_bits_bits[24:22] == 3'h5}}, {4{_q_io_peek_0_bits_bits[24:22] == 3'h4}}, {4{_q_io_peek_0_bits_bits[24:22] == 3'h3}}, {4{_q_io_peek_0_bits_bits[24:22] == 3'h2}}, {4{_q_io_peek_0_bits_bits[24:22] == 3'h1}}, {4{_q_io_peek_0_bits_bits[24:22] == 3'h0}}}}, {{{2{&(_q_io_peek_0_bits_bits[24:21])}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'hE}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'hD}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'hC}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'hB}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'hA}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'h9}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'h8}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'h7}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'h6}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'h5}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'h4}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'h3}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'h2}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'h1}}, {2{_q_io_peek_0_bits_bits[24:21] == 4'h0}}}}, {32'h1 << _q_io_peek_0_bits_bits[24:20]}};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :41:21, generators/saturn/src/main/scala/common/Bundles.scala:69:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0][31:0] _GEN_1 = {{{{8{&(_q_io_peek_0_bits_bits[11:10])}}, {8{_q_io_peek_0_bits_bits[11:10] == 2'h2}}, {8{_q_io_peek_0_bits_bits[11:10] == 2'h1}}, {8{_q_io_peek_0_bits_bits[11:10] == 2'h0}}}}, {{{4{&(_q_io_peek_0_bits_bits[11:9])}}, {4{_q_io_peek_0_bits_bits[11:9] == 3'h6}}, {4{_q_io_peek_0_bits_bits[11:9] == 3'h5}}, {4{_q_io_peek_0_bits_bits[11:9] == 3'h4}}, {4{_q_io_peek_0_bits_bits[11:9] == 3'h3}}, {4{_q_io_peek_0_bits_bits[11:9] == 3'h2}}, {4{_q_io_peek_0_bits_bits[11:9] == 3'h1}}, {4{_q_io_peek_0_bits_bits[11:9] == 3'h0}}}}, {{{2{&(_q_io_peek_0_bits_bits[11:8])}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'hE}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'hD}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'hC}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'hB}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'hA}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'h9}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'h8}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'h7}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'h6}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'h5}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'h4}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'h3}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'h2}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'h1}}, {2{_q_io_peek_0_bits_bits[11:8] == 4'h0}}}}, {32'h1 << _q_io_peek_0_bits_bits[11:7]}};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :41:21, generators/saturn/src/main/scala/common/Bundles.scala:70:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [31:0]      _GEN_2 = _GEN_1[_q_io_peek_0_bits_scalar_to_vd0 | _q_io_peek_0_bits_reduction ? 2'h0 : _q_io_peek_0_bits_emul + {1'h0, _q_io_peek_0_bits_wide_vd} + _q_io_peek_0_bits_nf_log2];	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :29:50, :30:{25,66,84}, :41:21, generators/saturn/src/main/scala/common/Parameters.scala:394:20]
  wire [31:0]      _io_hazards_0_bits_rintent_T_5 = (_q_io_peek_0_bits_renv1 ? _GEN[_q_io_peek_0_bits_reads_vs1_mask ? 2'h0 : _q_io_peek_0_bits_emul] : 32'h0) | (_q_io_peek_0_bits_renv2 ? _GEN_0[_q_io_peek_0_bits_reads_vs2_mask ? 2'h0 : _q_io_peek_0_bits_emul + {1'h0, _q_io_peek_0_bits_wide_vs2} + _q_io_peek_0_bits_nf_log2] : 32'h0) | (_q_io_peek_0_bits_renvd ? _GEN_2 : 32'h0);	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :30:66, :31:25, :32:{25,66,85}, :41:{21,48}, generators/saturn/src/main/scala/common/Parameters.scala:394:20]
  wire [3:0][31:0] _GEN_3 = {{{{8{&(_q_io_peek_1_bits_bits[19:18])}}, {8{_q_io_peek_1_bits_bits[19:18] == 2'h2}}, {8{_q_io_peek_1_bits_bits[19:18] == 2'h1}}, {8{_q_io_peek_1_bits_bits[19:18] == 2'h0}}}}, {{{4{&(_q_io_peek_1_bits_bits[19:17])}}, {4{_q_io_peek_1_bits_bits[19:17] == 3'h6}}, {4{_q_io_peek_1_bits_bits[19:17] == 3'h5}}, {4{_q_io_peek_1_bits_bits[19:17] == 3'h4}}, {4{_q_io_peek_1_bits_bits[19:17] == 3'h3}}, {4{_q_io_peek_1_bits_bits[19:17] == 3'h2}}, {4{_q_io_peek_1_bits_bits[19:17] == 3'h1}}, {4{_q_io_peek_1_bits_bits[19:17] == 3'h0}}}}, {{{2{&(_q_io_peek_1_bits_bits[19:16])}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'hE}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'hD}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'hC}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'hB}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'hA}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'h9}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'h8}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'h7}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'h6}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'h5}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'h4}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'h3}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'h2}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'h1}}, {2{_q_io_peek_1_bits_bits[19:16] == 4'h0}}}}, {32'h1 << _q_io_peek_1_bits_bits[19:15]}};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :41:21, generators/saturn/src/main/scala/common/Bundles.scala:68:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0][31:0] _GEN_4 = {{{{8{&(_q_io_peek_1_bits_bits[24:23])}}, {8{_q_io_peek_1_bits_bits[24:23] == 2'h2}}, {8{_q_io_peek_1_bits_bits[24:23] == 2'h1}}, {8{_q_io_peek_1_bits_bits[24:23] == 2'h0}}}}, {{{4{&(_q_io_peek_1_bits_bits[24:22])}}, {4{_q_io_peek_1_bits_bits[24:22] == 3'h6}}, {4{_q_io_peek_1_bits_bits[24:22] == 3'h5}}, {4{_q_io_peek_1_bits_bits[24:22] == 3'h4}}, {4{_q_io_peek_1_bits_bits[24:22] == 3'h3}}, {4{_q_io_peek_1_bits_bits[24:22] == 3'h2}}, {4{_q_io_peek_1_bits_bits[24:22] == 3'h1}}, {4{_q_io_peek_1_bits_bits[24:22] == 3'h0}}}}, {{{2{&(_q_io_peek_1_bits_bits[24:21])}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'hE}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'hD}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'hC}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'hB}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'hA}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'h9}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'h8}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'h7}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'h6}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'h5}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'h4}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'h3}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'h2}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'h1}}, {2{_q_io_peek_1_bits_bits[24:21] == 4'h0}}}}, {32'h1 << _q_io_peek_1_bits_bits[24:20]}};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :41:21, generators/saturn/src/main/scala/common/Bundles.scala:69:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0][31:0] _GEN_5 = {{{{8{&(_q_io_peek_1_bits_bits[11:10])}}, {8{_q_io_peek_1_bits_bits[11:10] == 2'h2}}, {8{_q_io_peek_1_bits_bits[11:10] == 2'h1}}, {8{_q_io_peek_1_bits_bits[11:10] == 2'h0}}}}, {{{4{&(_q_io_peek_1_bits_bits[11:9])}}, {4{_q_io_peek_1_bits_bits[11:9] == 3'h6}}, {4{_q_io_peek_1_bits_bits[11:9] == 3'h5}}, {4{_q_io_peek_1_bits_bits[11:9] == 3'h4}}, {4{_q_io_peek_1_bits_bits[11:9] == 3'h3}}, {4{_q_io_peek_1_bits_bits[11:9] == 3'h2}}, {4{_q_io_peek_1_bits_bits[11:9] == 3'h1}}, {4{_q_io_peek_1_bits_bits[11:9] == 3'h0}}}}, {{{2{&(_q_io_peek_1_bits_bits[11:8])}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'hE}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'hD}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'hC}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'hB}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'hA}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'h9}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'h8}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'h7}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'h6}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'h5}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'h4}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'h3}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'h2}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'h1}}, {2{_q_io_peek_1_bits_bits[11:8] == 4'h0}}}}, {32'h1 << _q_io_peek_1_bits_bits[11:7]}};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :41:21, generators/saturn/src/main/scala/common/Bundles.scala:70:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [31:0]      _GEN_6 = _GEN_5[_q_io_peek_1_bits_scalar_to_vd0 | _q_io_peek_1_bits_reduction ? 2'h0 : _q_io_peek_1_bits_emul + {1'h0, _q_io_peek_1_bits_wide_vd} + _q_io_peek_1_bits_nf_log2];	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :29:50, :30:{25,66,84}, :41:21, generators/saturn/src/main/scala/common/Parameters.scala:394:20]
  wire [31:0]      _io_hazards_1_bits_rintent_T_5 = (_q_io_peek_1_bits_renv1 ? _GEN_3[_q_io_peek_1_bits_reads_vs1_mask ? 2'h0 : _q_io_peek_1_bits_emul] : 32'h0) | (_q_io_peek_1_bits_renv2 ? _GEN_4[_q_io_peek_1_bits_reads_vs2_mask ? 2'h0 : _q_io_peek_1_bits_emul + {1'h0, _q_io_peek_1_bits_wide_vs2} + _q_io_peek_1_bits_nf_log2] : 32'h0) | (_q_io_peek_1_bits_renvd ? _GEN_6 : 32'h0);	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :30:66, :31:25, :32:{25,66,85}, :41:{21,48}, generators/saturn/src/main/scala/common/Parameters.scala:394:20]
  wire [3:0][31:0] _GEN_7 = {{{{8{&(_q_io_peek_2_bits_bits[19:18])}}, {8{_q_io_peek_2_bits_bits[19:18] == 2'h2}}, {8{_q_io_peek_2_bits_bits[19:18] == 2'h1}}, {8{_q_io_peek_2_bits_bits[19:18] == 2'h0}}}}, {{{4{&(_q_io_peek_2_bits_bits[19:17])}}, {4{_q_io_peek_2_bits_bits[19:17] == 3'h6}}, {4{_q_io_peek_2_bits_bits[19:17] == 3'h5}}, {4{_q_io_peek_2_bits_bits[19:17] == 3'h4}}, {4{_q_io_peek_2_bits_bits[19:17] == 3'h3}}, {4{_q_io_peek_2_bits_bits[19:17] == 3'h2}}, {4{_q_io_peek_2_bits_bits[19:17] == 3'h1}}, {4{_q_io_peek_2_bits_bits[19:17] == 3'h0}}}}, {{{2{&(_q_io_peek_2_bits_bits[19:16])}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'hE}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'hD}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'hC}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'hB}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'hA}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'h9}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'h8}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'h7}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'h6}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'h5}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'h4}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'h3}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'h2}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'h1}}, {2{_q_io_peek_2_bits_bits[19:16] == 4'h0}}}}, {32'h1 << _q_io_peek_2_bits_bits[19:15]}};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :41:21, generators/saturn/src/main/scala/common/Bundles.scala:68:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0][31:0] _GEN_8 = {{{{8{&(_q_io_peek_2_bits_bits[24:23])}}, {8{_q_io_peek_2_bits_bits[24:23] == 2'h2}}, {8{_q_io_peek_2_bits_bits[24:23] == 2'h1}}, {8{_q_io_peek_2_bits_bits[24:23] == 2'h0}}}}, {{{4{&(_q_io_peek_2_bits_bits[24:22])}}, {4{_q_io_peek_2_bits_bits[24:22] == 3'h6}}, {4{_q_io_peek_2_bits_bits[24:22] == 3'h5}}, {4{_q_io_peek_2_bits_bits[24:22] == 3'h4}}, {4{_q_io_peek_2_bits_bits[24:22] == 3'h3}}, {4{_q_io_peek_2_bits_bits[24:22] == 3'h2}}, {4{_q_io_peek_2_bits_bits[24:22] == 3'h1}}, {4{_q_io_peek_2_bits_bits[24:22] == 3'h0}}}}, {{{2{&(_q_io_peek_2_bits_bits[24:21])}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'hE}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'hD}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'hC}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'hB}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'hA}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'h9}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'h8}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'h7}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'h6}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'h5}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'h4}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'h3}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'h2}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'h1}}, {2{_q_io_peek_2_bits_bits[24:21] == 4'h0}}}}, {32'h1 << _q_io_peek_2_bits_bits[24:20]}};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :41:21, generators/saturn/src/main/scala/common/Bundles.scala:69:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0][31:0] _GEN_9 = {{{{8{&(_q_io_peek_2_bits_bits[11:10])}}, {8{_q_io_peek_2_bits_bits[11:10] == 2'h2}}, {8{_q_io_peek_2_bits_bits[11:10] == 2'h1}}, {8{_q_io_peek_2_bits_bits[11:10] == 2'h0}}}}, {{{4{&(_q_io_peek_2_bits_bits[11:9])}}, {4{_q_io_peek_2_bits_bits[11:9] == 3'h6}}, {4{_q_io_peek_2_bits_bits[11:9] == 3'h5}}, {4{_q_io_peek_2_bits_bits[11:9] == 3'h4}}, {4{_q_io_peek_2_bits_bits[11:9] == 3'h3}}, {4{_q_io_peek_2_bits_bits[11:9] == 3'h2}}, {4{_q_io_peek_2_bits_bits[11:9] == 3'h1}}, {4{_q_io_peek_2_bits_bits[11:9] == 3'h0}}}}, {{{2{&(_q_io_peek_2_bits_bits[11:8])}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'hE}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'hD}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'hC}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'hB}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'hA}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'h9}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'h8}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'h7}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'h6}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'h5}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'h4}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'h3}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'h2}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'h1}}, {2{_q_io_peek_2_bits_bits[11:8] == 4'h0}}}}, {32'h1 << _q_io_peek_2_bits_bits[11:7]}};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :41:21, generators/saturn/src/main/scala/common/Bundles.scala:70:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [31:0]      _GEN_10 = _GEN_9[_q_io_peek_2_bits_scalar_to_vd0 | _q_io_peek_2_bits_reduction ? 2'h0 : _q_io_peek_2_bits_emul + {1'h0, _q_io_peek_2_bits_wide_vd} + _q_io_peek_2_bits_nf_log2];	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :29:50, :30:{25,66,84}, :41:21, generators/saturn/src/main/scala/common/Parameters.scala:394:20]
  wire [31:0]      _io_hazards_2_bits_rintent_T_5 = (_q_io_peek_2_bits_renv1 ? _GEN_7[_q_io_peek_2_bits_reads_vs1_mask ? 2'h0 : _q_io_peek_2_bits_emul] : 32'h0) | (_q_io_peek_2_bits_renv2 ? _GEN_8[_q_io_peek_2_bits_reads_vs2_mask ? 2'h0 : _q_io_peek_2_bits_emul + {1'h0, _q_io_peek_2_bits_wide_vs2} + _q_io_peek_2_bits_nf_log2] : 32'h0) | (_q_io_peek_2_bits_renvd ? _GEN_10 : 32'h0);	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19, :30:66, :31:25, :32:{25,66,85}, :41:{21,48}, generators/saturn/src/main/scala/common/Parameters.scala:394:20]
  DCEQueue_1 q (	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:21:19]
    .clock                                (clock),
    .reset                                (reset),
    .io_enq_ready                         (io_enq_ready),
    .io_enq_valid                         (io_enq_valid),
    .io_enq_bits_bits                     (io_enq_bits_bits),
    .io_enq_bits_vconfig_vl               (io_enq_bits_vconfig_vl),
    .io_enq_bits_vconfig_vtype_vsew       (io_enq_bits_vconfig_vtype_vsew),
    .io_enq_bits_vconfig_vtype_vlmul_sign (io_enq_bits_vconfig_vtype_vlmul_sign),
    .io_enq_bits_vconfig_vtype_vlmul_mag  (io_enq_bits_vconfig_vtype_vlmul_mag),
    .io_enq_bits_vstart                   (io_enq_bits_vstart),
    .io_enq_bits_segstart                 (io_enq_bits_segstart),
    .io_enq_bits_segend                   (io_enq_bits_segend),
    .io_enq_bits_rs1_data                 (io_enq_bits_rs1_data),
    .io_enq_bits_vat                      (io_enq_bits_vat),
    .io_enq_bits_rm                       (io_enq_bits_rm),
    .io_enq_bits_emul                     (io_enq_bits_emul),
    .io_enq_bits_debug_id                 (io_enq_bits_debug_id),
    .io_enq_bits_mop                      (io_enq_bits_mop),
    .io_enq_bits_reduction                (io_enq_bits_reduction),
    .io_enq_bits_scalar_to_vd0            (io_enq_bits_scalar_to_vd0),
    .io_enq_bits_wide_vd                  (io_enq_bits_wide_vd),
    .io_enq_bits_wide_vs2                 (io_enq_bits_wide_vs2),
    .io_enq_bits_writes_mask              (io_enq_bits_writes_mask),
    .io_enq_bits_reads_vs1_mask           (io_enq_bits_reads_vs1_mask),
    .io_enq_bits_reads_vs2_mask           (io_enq_bits_reads_vs2_mask),
    .io_enq_bits_nf_log2                  (io_enq_bits_nf_log2),
    .io_enq_bits_renv1                    (io_enq_bits_renv1),
    .io_enq_bits_renv2                    (io_enq_bits_renv2),
    .io_enq_bits_renvd                    (io_enq_bits_renvd),
    .io_enq_bits_renvm                    (io_enq_bits_renvm),
    .io_enq_bits_wvd                      (io_enq_bits_wvd),
    .io_enq_bits_seq                      (io_enq_bits_seq),
    .io_deq_ready                         (io_deq_ready),
    .io_deq_valid                         (io_deq_valid),
    .io_deq_bits_bits                     (io_deq_bits_bits),
    .io_deq_bits_vconfig_vl               (io_deq_bits_vconfig_vl),
    .io_deq_bits_vconfig_vtype_vsew       (io_deq_bits_vconfig_vtype_vsew),
    .io_deq_bits_vconfig_vtype_vlmul_sign (io_deq_bits_vconfig_vtype_vlmul_sign),
    .io_deq_bits_vconfig_vtype_vlmul_mag  (io_deq_bits_vconfig_vtype_vlmul_mag),
    .io_deq_bits_vstart                   (io_deq_bits_vstart),
    .io_deq_bits_segstart                 (io_deq_bits_segstart),
    .io_deq_bits_segend                   (io_deq_bits_segend),
    .io_deq_bits_rs1_data                 (io_deq_bits_rs1_data),
    .io_deq_bits_vat                      (io_deq_bits_vat),
    .io_deq_bits_rm                       (io_deq_bits_rm),
    .io_deq_bits_emul                     (io_deq_bits_emul),
    .io_deq_bits_debug_id                 (io_deq_bits_debug_id),
    .io_deq_bits_mop                      (io_deq_bits_mop),
    .io_deq_bits_reduction                (io_deq_bits_reduction),
    .io_deq_bits_scalar_to_vd0            (io_deq_bits_scalar_to_vd0),
    .io_deq_bits_wide_vd                  (io_deq_bits_wide_vd),
    .io_deq_bits_wide_vs2                 (io_deq_bits_wide_vs2),
    .io_deq_bits_writes_mask              (io_deq_bits_writes_mask),
    .io_deq_bits_reads_vs1_mask           (io_deq_bits_reads_vs1_mask),
    .io_deq_bits_reads_vs2_mask           (io_deq_bits_reads_vs2_mask),
    .io_deq_bits_renv1                    (io_deq_bits_renv1),
    .io_deq_bits_renv2                    (io_deq_bits_renv2),
    .io_deq_bits_renvd                    (io_deq_bits_renvd),
    .io_deq_bits_renvm                    (io_deq_bits_renvm),
    .io_deq_bits_wvd                      (io_deq_bits_wvd),
    .io_deq_bits_seq                      (io_deq_bits_seq),
    .io_peek_0_valid                      (io_hazards_0_valid),
    .io_peek_0_bits_bits                  (_q_io_peek_0_bits_bits),
    .io_peek_0_bits_vat                   (io_hazards_0_bits_vat),
    .io_peek_0_bits_emul                  (_q_io_peek_0_bits_emul),
    .io_peek_0_bits_reduction             (_q_io_peek_0_bits_reduction),
    .io_peek_0_bits_scalar_to_vd0         (_q_io_peek_0_bits_scalar_to_vd0),
    .io_peek_0_bits_wide_vd               (_q_io_peek_0_bits_wide_vd),
    .io_peek_0_bits_wide_vs2              (_q_io_peek_0_bits_wide_vs2),
    .io_peek_0_bits_reads_vs1_mask        (_q_io_peek_0_bits_reads_vs1_mask),
    .io_peek_0_bits_reads_vs2_mask        (_q_io_peek_0_bits_reads_vs2_mask),
    .io_peek_0_bits_nf_log2               (_q_io_peek_0_bits_nf_log2),
    .io_peek_0_bits_renv1                 (_q_io_peek_0_bits_renv1),
    .io_peek_0_bits_renv2                 (_q_io_peek_0_bits_renv2),
    .io_peek_0_bits_renvd                 (_q_io_peek_0_bits_renvd),
    .io_peek_0_bits_renvm                 (_q_io_peek_0_bits_renvm),
    .io_peek_0_bits_wvd                   (_q_io_peek_0_bits_wvd),
    .io_peek_1_valid                      (io_hazards_1_valid),
    .io_peek_1_bits_bits                  (_q_io_peek_1_bits_bits),
    .io_peek_1_bits_vat                   (io_hazards_1_bits_vat),
    .io_peek_1_bits_emul                  (_q_io_peek_1_bits_emul),
    .io_peek_1_bits_reduction             (_q_io_peek_1_bits_reduction),
    .io_peek_1_bits_scalar_to_vd0         (_q_io_peek_1_bits_scalar_to_vd0),
    .io_peek_1_bits_wide_vd               (_q_io_peek_1_bits_wide_vd),
    .io_peek_1_bits_wide_vs2              (_q_io_peek_1_bits_wide_vs2),
    .io_peek_1_bits_reads_vs1_mask        (_q_io_peek_1_bits_reads_vs1_mask),
    .io_peek_1_bits_reads_vs2_mask        (_q_io_peek_1_bits_reads_vs2_mask),
    .io_peek_1_bits_nf_log2               (_q_io_peek_1_bits_nf_log2),
    .io_peek_1_bits_renv1                 (_q_io_peek_1_bits_renv1),
    .io_peek_1_bits_renv2                 (_q_io_peek_1_bits_renv2),
    .io_peek_1_bits_renvd                 (_q_io_peek_1_bits_renvd),
    .io_peek_1_bits_renvm                 (_q_io_peek_1_bits_renvm),
    .io_peek_1_bits_wvd                   (_q_io_peek_1_bits_wvd),
    .io_peek_2_valid                      (io_hazards_2_valid),
    .io_peek_2_bits_bits                  (_q_io_peek_2_bits_bits),
    .io_peek_2_bits_vat                   (io_hazards_2_bits_vat),
    .io_peek_2_bits_emul                  (_q_io_peek_2_bits_emul),
    .io_peek_2_bits_reduction             (_q_io_peek_2_bits_reduction),
    .io_peek_2_bits_scalar_to_vd0         (_q_io_peek_2_bits_scalar_to_vd0),
    .io_peek_2_bits_wide_vd               (_q_io_peek_2_bits_wide_vd),
    .io_peek_2_bits_wide_vs2              (_q_io_peek_2_bits_wide_vs2),
    .io_peek_2_bits_reads_vs1_mask        (_q_io_peek_2_bits_reads_vs1_mask),
    .io_peek_2_bits_reads_vs2_mask        (_q_io_peek_2_bits_reads_vs2_mask),
    .io_peek_2_bits_nf_log2               (_q_io_peek_2_bits_nf_log2),
    .io_peek_2_bits_renv1                 (_q_io_peek_2_bits_renv1),
    .io_peek_2_bits_renv2                 (_q_io_peek_2_bits_renv2),
    .io_peek_2_bits_renvd                 (_q_io_peek_2_bits_renvd),
    .io_peek_2_bits_renvm                 (_q_io_peek_2_bits_renvm),
    .io_peek_2_bits_wvd                   (_q_io_peek_2_bits_wvd)
  );
  assign io_hazards_0_bits_rintent = {_io_hazards_0_bits_rintent_T_5[31:1], _io_hazards_0_bits_rintent_T_5[0] | _q_io_peek_0_bits_renvm};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:12:7, :21:19, :41:48]
  assign io_hazards_0_bits_wintent = _q_io_peek_0_bits_wvd ? _GEN_2 : 32'h0;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:12:7, :21:19, :41:21, :42:28]
  assign io_hazards_1_bits_rintent = {_io_hazards_1_bits_rintent_T_5[31:1], _io_hazards_1_bits_rintent_T_5[0] | _q_io_peek_1_bits_renvm};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:12:7, :21:19, :41:48]
  assign io_hazards_1_bits_wintent = _q_io_peek_1_bits_wvd ? _GEN_6 : 32'h0;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:12:7, :21:19, :41:21, :42:28]
  assign io_hazards_2_bits_rintent = {_io_hazards_2_bits_rintent_T_5[31:1], _io_hazards_2_bits_rintent_T_5[0] | _q_io_peek_2_bits_renvm};	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:12:7, :21:19, :41:48]
  assign io_hazards_2_bits_wintent = _q_io_peek_2_bits_wvd ? _GEN_10 : 32'h0;	// @[generators/saturn/src/main/scala/backend/IssueQueue.scala:12:7, :21:19, :41:21, :42:28]
endmodule

