$date
	Mon Nov 23 23:37:53 2009
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Banco8Registros16Bit_Lab $end
$var wire 16 ! RtaA[15:0] $end
$var wire 16 " RtaB[15:0] $end
$var reg 3 # DireccionA[2:0] $end
$var reg 3 $ DireccionB[2:0] $end
$var reg 3 % DireccionEscritura[2:0] $end
$var reg 1 & Habilitar $end
$var reg 1 ' Reloj $end
$var reg 16 ( Tupla[15:0] $end
$scope module BancoPrueba $end
$var wire 3 ) DireccionA[2:0] $end
$var wire 3 * DireccionB[2:0] $end
$var wire 3 + DireccionEscritura[2:0] $end
$var wire 16 , Entrada[15:0] $end
$var wire 1 & HabilitarEscritura $end
$var wire 1 ' Reloj $end
$var wire 16 - SalidaA[15:0] $end
$var wire 16 . SalidaB[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
b0 ,
bx +
b100 *
b111 )
b0 (
0'
1&
bx %
b100 $
b111 #
bx "
bx !
$end
#1
b1 (
b1 ,
1'
#2
b10 (
b10 ,
0'
#3
b11 !
b11 -
b11 (
b11 ,
1'
b111 %
b111 +
#4
b100 (
b100 ,
0'
#5
b101 "
b101 .
b101 (
b101 ,
1'
b100 %
b100 +
#6
b110 (
b110 ,
0'
#7
b111 "
b111 .
b111 (
b111 ,
1'
#8
b1000 (
b1000 ,
0'
#9
b1001 (
b1001 ,
1'
0&
#10
b1010 (
b1010 ,
0'
#11
b1011 (
b1011 ,
1'
#12
b1100 (
b1100 ,
0'
#13
b1101 (
b1101 ,
1'
#14
b1110 (
b1110 ,
0'
#15
b1111 (
b1111 ,
1'
#16
b10000 (
b10000 ,
0'
#17
1'
#18
0'
#19
1'
#20
0'
#21
1'
#22
0'
#23
1'
#24
0'
