

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6'
================================================================
* Date:           Tue Oct 28 17:21:09 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.785 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      292|      292|  2.920 us|  2.920 us|  292|  292|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU_CONV2_VITIS_LOOP_73_6  |      290|      290|         3|          1|          1|   289|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 7 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten158 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln63_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln63"   --->   Operation 9 'read' 'add_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten158"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_5"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body105"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten158_load = load i9 %indvar_flatten158" [src/conv2.cpp:72]   --->   Operation 14 'load' 'indvar_flatten158_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%icmp_ln72 = icmp_eq  i9 %indvar_flatten158_load, i9 289" [src/conv2.cpp:72]   --->   Operation 15 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln72_1 = add i9 %indvar_flatten158_load, i9 1" [src/conv2.cpp:72]   --->   Operation 16 'add' 'add_ln72_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.inc122, void %for.inc125.exitStub" [src/conv2.cpp:72]   --->   Operation 17 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/conv2.cpp:73]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_5_load = load i5 %i_5" [src/conv2.cpp:72]   --->   Operation 19 'load' 'i_5_load' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%add_ln72 = add i5 %i_5_load, i5 1" [src/conv2.cpp:72]   --->   Operation 20 'add' 'add_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln73 = icmp_eq  i5 %j_load, i5 17" [src/conv2.cpp:73]   --->   Operation 21 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.41ns)   --->   "%select_ln72 = select i1 %icmp_ln73, i5 0, i5 %j_load" [src/conv2.cpp:72]   --->   Operation 22 'select' 'select_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%select_ln72_1 = select i1 %icmp_ln73, i5 %add_ln72, i5 %i_5_load" [src/conv2.cpp:72]   --->   Operation 23 'select' 'select_ln72_1' <Predicate = (!icmp_ln72)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i5 %select_ln72_1" [src/conv2.cpp:75]   --->   Operation 24 'zext' 'zext_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln75 = add i10 %add_ln63_read, i10 %zext_ln75" [src/conv2.cpp:75]   --->   Operation 25 'add' 'add_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i10 %add_ln75" [src/conv2.cpp:75]   --->   Operation 26 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer2_output_tile_addr = getelementptr i32 %layer2_output_tile, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 27 'getelementptr' 'layer2_output_tile_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_output_tile_1_addr = getelementptr i32 %layer2_output_tile_1, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 28 'getelementptr' 'layer2_output_tile_1_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_output_tile_2_addr = getelementptr i32 %layer2_output_tile_2, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 29 'getelementptr' 'layer2_output_tile_2_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer2_output_tile_3_addr = getelementptr i32 %layer2_output_tile_3, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 30 'getelementptr' 'layer2_output_tile_3_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_output_tile_4_addr = getelementptr i32 %layer2_output_tile_4, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 31 'getelementptr' 'layer2_output_tile_4_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer2_output_tile_5_addr = getelementptr i32 %layer2_output_tile_5, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 32 'getelementptr' 'layer2_output_tile_5_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer2_output_tile_6_addr = getelementptr i32 %layer2_output_tile_6, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 33 'getelementptr' 'layer2_output_tile_6_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer2_output_tile_7_addr = getelementptr i32 %layer2_output_tile_7, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 34 'getelementptr' 'layer2_output_tile_7_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer2_output_tile_8_addr = getelementptr i32 %layer2_output_tile_8, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 35 'getelementptr' 'layer2_output_tile_8_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer2_output_tile_9_addr = getelementptr i32 %layer2_output_tile_9, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 36 'getelementptr' 'layer2_output_tile_9_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer2_output_tile_10_addr = getelementptr i32 %layer2_output_tile_10, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 37 'getelementptr' 'layer2_output_tile_10_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer2_output_tile_11_addr = getelementptr i32 %layer2_output_tile_11, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 38 'getelementptr' 'layer2_output_tile_11_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer2_output_tile_12_addr = getelementptr i32 %layer2_output_tile_12, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 39 'getelementptr' 'layer2_output_tile_12_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer2_output_tile_13_addr = getelementptr i32 %layer2_output_tile_13, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 40 'getelementptr' 'layer2_output_tile_13_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer2_output_tile_14_addr = getelementptr i32 %layer2_output_tile_14, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 41 'getelementptr' 'layer2_output_tile_14_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer2_output_tile_15_addr = getelementptr i32 %layer2_output_tile_15, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 42 'getelementptr' 'layer2_output_tile_15_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer2_output_tile_16_addr = getelementptr i32 %layer2_output_tile_16, i64 0, i64 %zext_ln75_1" [src/conv2.cpp:75]   --->   Operation 43 'getelementptr' 'layer2_output_tile_16_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/conv2.cpp:75]   --->   Operation 44 'load' 'layer2_output_tile_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/conv2.cpp:75]   --->   Operation 45 'load' 'layer2_output_tile_1_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/conv2.cpp:75]   --->   Operation 46 'load' 'layer2_output_tile_2_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/conv2.cpp:75]   --->   Operation 47 'load' 'layer2_output_tile_3_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/conv2.cpp:75]   --->   Operation 48 'load' 'layer2_output_tile_4_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/conv2.cpp:75]   --->   Operation 49 'load' 'layer2_output_tile_5_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/conv2.cpp:75]   --->   Operation 50 'load' 'layer2_output_tile_6_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/conv2.cpp:75]   --->   Operation 51 'load' 'layer2_output_tile_7_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/conv2.cpp:75]   --->   Operation 52 'load' 'layer2_output_tile_8_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/conv2.cpp:75]   --->   Operation 53 'load' 'layer2_output_tile_9_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/conv2.cpp:75]   --->   Operation 54 'load' 'layer2_output_tile_10_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/conv2.cpp:75]   --->   Operation 55 'load' 'layer2_output_tile_11_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/conv2.cpp:75]   --->   Operation 56 'load' 'layer2_output_tile_12_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/conv2.cpp:75]   --->   Operation 57 'load' 'layer2_output_tile_13_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/conv2.cpp:75]   --->   Operation 58 'load' 'layer2_output_tile_14_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/conv2.cpp:75]   --->   Operation 59 'load' 'layer2_output_tile_15_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/conv2.cpp:75]   --->   Operation 60 'load' 'layer2_output_tile_16_load' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 61 [1/1] (0.78ns)   --->   "%add_ln73 = add i5 %select_ln72, i5 1" [src/conv2.cpp:73]   --->   Operation 61 'add' 'add_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln73 = store i9 %add_ln72_1, i9 %indvar_flatten158" [src/conv2.cpp:73]   --->   Operation 62 'store' 'store_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln73 = store i5 %select_ln72_1, i5 %i_5" [src/conv2.cpp:73]   --->   Operation 63 'store' 'store_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln73 = store i5 %add_ln73, i5 %j" [src/conv2.cpp:73]   --->   Operation 64 'store' 'store_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.body105" [src/conv2.cpp:73]   --->   Operation 65 'br' 'br_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.78>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/conv2.cpp:75]   --->   Operation 66 'load' 'layer2_output_tile_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/conv2.cpp:75]   --->   Operation 67 'load' 'layer2_output_tile_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/conv2.cpp:75]   --->   Operation 68 'load' 'layer2_output_tile_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/conv2.cpp:75]   --->   Operation 69 'load' 'layer2_output_tile_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/conv2.cpp:75]   --->   Operation 70 'load' 'layer2_output_tile_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/conv2.cpp:75]   --->   Operation 71 'load' 'layer2_output_tile_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/conv2.cpp:75]   --->   Operation 72 'load' 'layer2_output_tile_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/conv2.cpp:75]   --->   Operation 73 'load' 'layer2_output_tile_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/conv2.cpp:75]   --->   Operation 74 'load' 'layer2_output_tile_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/conv2.cpp:75]   --->   Operation 75 'load' 'layer2_output_tile_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/conv2.cpp:75]   --->   Operation 76 'load' 'layer2_output_tile_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/conv2.cpp:75]   --->   Operation 77 'load' 'layer2_output_tile_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/conv2.cpp:75]   --->   Operation 78 'load' 'layer2_output_tile_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/conv2.cpp:75]   --->   Operation 79 'load' 'layer2_output_tile_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 80 [1/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/conv2.cpp:75]   --->   Operation 80 'load' 'layer2_output_tile_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/conv2.cpp:75]   --->   Operation 81 'load' 'layer2_output_tile_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 82 [1/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/conv2.cpp:75]   --->   Operation 82 'load' 'layer2_output_tile_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 83 [1/1] (0.76ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %layer2_output_tile_load, i32 %layer2_output_tile_1_load, i32 %layer2_output_tile_2_load, i32 %layer2_output_tile_3_load, i32 %layer2_output_tile_4_load, i32 %layer2_output_tile_5_load, i32 %layer2_output_tile_6_load, i32 %layer2_output_tile_7_load, i32 %layer2_output_tile_8_load, i32 %layer2_output_tile_9_load, i32 %layer2_output_tile_10_load, i32 %layer2_output_tile_11_load, i32 %layer2_output_tile_12_load, i32 %layer2_output_tile_13_load, i32 %layer2_output_tile_14_load, i32 %layer2_output_tile_15_load, i32 %layer2_output_tile_16_load, i5 %select_ln72" [src/conv2.cpp:75]   --->   Operation 83 'mux' 'tmp_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %tmp_1" [src/conv2.cpp:75]   --->   Operation 84 'bitcast' 'bitcast_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln75, i32 23, i32 30" [src/conv2.cpp:75]   --->   Operation 85 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %bitcast_ln75" [src/conv2.cpp:75]   --->   Operation 86 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.76ns)   --->   "%icmp_ln75 = icmp_ne  i8 %tmp_2, i8 255" [src/conv2.cpp:75]   --->   Operation 87 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.92ns)   --->   "%icmp_ln75_1 = icmp_eq  i23 %trunc_ln75, i23 0" [src/conv2.cpp:75]   --->   Operation 88 'icmp' 'icmp_ln75_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.42ns)   --->   Input mux for Operation 89 '%tmp_3 = fcmp_olt  i32 %tmp_1, i32 0'
ST_2 : Operation 89 [2/2] (2.35ns)   --->   "%tmp_3 = fcmp_olt  i32 %tmp_1, i32 0" [src/conv2.cpp:75]   --->   Operation 89 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RELU_CONV2_VITIS_LOOP_73_6_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/conv2.cpp:74]   --->   Operation 92 'specpipeline' 'specpipeline_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv2.cpp:73]   --->   Operation 93 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln75)   --->   "%or_ln75 = or i1 %icmp_ln75_1, i1 %icmp_ln75" [src/conv2.cpp:75]   --->   Operation 94 'or' 'or_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %tmp_1, i32 0" [src/conv2.cpp:75]   --->   Operation 95 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln75 = and i1 %or_ln75, i1 %tmp_3" [src/conv2.cpp:75]   --->   Operation 96 'and' 'and_ln75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %and_ln75, void %for.inc119, void %if.then" [src/conv2.cpp:75]   --->   Operation 97 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.74ns)   --->   "%switch_ln76 = switch i5 %select_ln72, void %arrayidx1114.case.16, i5 0, void %arrayidx1114.case.0, i5 1, void %arrayidx1114.case.1, i5 2, void %arrayidx1114.case.2, i5 3, void %arrayidx1114.case.3, i5 4, void %arrayidx1114.case.4, i5 5, void %arrayidx1114.case.5, i5 6, void %arrayidx1114.case.6, i5 7, void %arrayidx1114.case.7, i5 8, void %arrayidx1114.case.8, i5 9, void %arrayidx1114.case.9, i5 10, void %arrayidx1114.case.10, i5 11, void %arrayidx1114.case.11, i5 12, void %arrayidx1114.case.12, i5 13, void %arrayidx1114.case.13, i5 14, void %arrayidx1114.case.14, i5 15, void %arrayidx1114.case.15" [src/conv2.cpp:76]   --->   Operation 98 'switch' 'switch_ln76' <Predicate = (and_ln75)> <Delay = 0.74>
ST_3 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_15_addr" [src/conv2.cpp:76]   --->   Operation 99 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 100 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 15)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_14_addr" [src/conv2.cpp:76]   --->   Operation 101 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 102 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 14)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_13_addr" [src/conv2.cpp:76]   --->   Operation 103 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 104 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 13)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_12_addr" [src/conv2.cpp:76]   --->   Operation 105 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 106 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 12)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_11_addr" [src/conv2.cpp:76]   --->   Operation 107 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 108 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 11)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_10_addr" [src/conv2.cpp:76]   --->   Operation 109 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 110 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 10)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_9_addr" [src/conv2.cpp:76]   --->   Operation 111 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 112 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 9)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_8_addr" [src/conv2.cpp:76]   --->   Operation 113 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 114 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 8)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_7_addr" [src/conv2.cpp:76]   --->   Operation 115 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 116 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 7)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_6_addr" [src/conv2.cpp:76]   --->   Operation 117 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 118 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 6)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_5_addr" [src/conv2.cpp:76]   --->   Operation 119 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 120 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 5)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_4_addr" [src/conv2.cpp:76]   --->   Operation 121 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 122 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 4)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_3_addr" [src/conv2.cpp:76]   --->   Operation 123 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 124 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 3)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_2_addr" [src/conv2.cpp:76]   --->   Operation 125 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 126 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 2)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_1_addr" [src/conv2.cpp:76]   --->   Operation 127 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 128 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 1)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_addr" [src/conv2.cpp:76]   --->   Operation 129 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 130 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 == 0)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i10 %layer2_output_tile_16_addr" [src/conv2.cpp:76]   --->   Operation 131 'store' 'store_ln76' <Predicate = (and_ln75 & select_ln72 != 0 & select_ln72 != 1 & select_ln72 != 2 & select_ln72 != 3 & select_ln72 != 4 & select_ln72 != 5 & select_ln72 != 6 & select_ln72 != 7 & select_ln72 != 8 & select_ln72 != 9 & select_ln72 != 10 & select_ln72 != 11 & select_ln72 != 12 & select_ln72 != 13 & select_ln72 != 14 & select_ln72 != 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1114.exit" [src/conv2.cpp:76]   --->   Operation 132 'br' 'br_ln76' <Predicate = (and_ln75 & select_ln72 != 0 & select_ln72 != 1 & select_ln72 != 2 & select_ln72 != 3 & select_ln72 != 4 & select_ln72 != 5 & select_ln72 != 6 & select_ln72 != 7 & select_ln72 != 8 & select_ln72 != 9 & select_ln72 != 10 & select_ln72 != 11 & select_ln72 != 12 & select_ln72 != 13 & select_ln72 != 14 & select_ln72 != 15)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc119" [src/conv2.cpp:77]   --->   Operation 133 'br' 'br_ln77' <Predicate = (and_ln75)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.227ns
The critical path consists of the following:
	'alloca' operation ('j') [19]  (0.000 ns)
	'load' operation ('j_load', src/conv2.cpp:73) on local variable 'j' [33]  (0.000 ns)
	'icmp' operation ('icmp_ln73', src/conv2.cpp:73) [38]  (0.789 ns)
	'select' operation ('select_ln72_1', src/conv2.cpp:72) [40]  (0.414 ns)
	'add' operation ('add_ln75', src/conv2.cpp:75) [42]  (0.787 ns)
	'getelementptr' operation ('layer2_output_tile_addr', src/conv2.cpp:75) [44]  (0.000 ns)
	'load' operation ('layer2_output_tile_load', src/conv2.cpp:75) on array 'layer2_output_tile' [63]  (1.237 ns)

 <State 2>: 4.785ns
The critical path consists of the following:
	'load' operation ('layer2_output_tile_load', src/conv2.cpp:75) on array 'layer2_output_tile' [63]  (1.237 ns)
	'mux' operation ('tmp_1', src/conv2.cpp:75) [80]  (0.766 ns)
	multiplexor before operation 'fcmp' with delay (0.427 ns)
'fcmp' operation ('tmp_3', src/conv2.cpp:75) [87]  (2.355 ns)

 <State 3>: 4.306ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', src/conv2.cpp:75) [87]  (2.782 ns)
	'and' operation ('and_ln75', src/conv2.cpp:75) [88]  (0.287 ns)
	blocking operation 1.237 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
