// Seed: 3580823116
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  input logic [7:0] id_1;
  tri1 id_5;
  assign id_5 = id_5 == id_5;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd29
) (
    input wire id_0,
    input tri1 id_1,
    input supply1 _id_2,
    input wire id_3,
    output tri1 id_4,
    output logic id_5
);
  assign id_5 = -1;
  parameter id_7 = 1;
  logic [7:0] id_8;
  logic [1 : -1  < ""] id_9;
  assign id_9 = id_2 < -1'd0 ? -1'b0 : id_7 == id_7;
  assign id_4 = id_2 == -1;
  always @(negedge -1) begin : LABEL_0
    id_5 <= id_8[id_2];
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_7,
      id_7
  );
endmodule
