$date
	Sat Oct 22 21:56:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#340048
b1011 !
1"
#340050
b1011 &
b1011 %
1$
#340051
0"
#340054
b100010 &
b100010 %
#340058
b10001 &
b10001 %
#340062
b110100 &
b110100 %
#340066
b11010 &
b11010 %
#340070
b1101 &
b1101 %
#340074
b101000 &
b101000 %
#340078
b10100 &
b10100 %
#340082
b1010 &
b1010 %
#340086
b101 &
b101 %
#340090
b10000 &
b10000 %
#340094
b1000 &
b1000 %
#340098
b100 &
b100 %
#340102
b10 &
b10 %
#340106
b1 &
b1 %
1#
#340110
b0 &
0#
b0 %
0$
#1362170
b10 &
b10 %
1$
b10 !
1"
#1362171
0"
#1362174
b1 &
1#
b1 %
#1362178
b0 &
b0 %
0#
0$
#2395415
b100 !
1"
#2395418
b100 &
b100 %
1$
#2395419
0"
#2395422
b10 &
b10 %
#2395426
b1 &
b1 %
1#
#2395430
b0 &
0#
b0 %
0$
#4500012
