Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:23:22 2022
****************************************


  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[12] (in)                                                          8.5464                     4.3449 &   6.3449 r
  la_data_in[12] (net)                                   2   0.5032 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.3449 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.5695   8.5695   0.9500  -5.3090  -5.3091 &   1.0358 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1878   0.9500           -0.1156 &   0.9202 r
  mprj/buf_i[140] (net)                                  1   0.0038 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1878   0.9500   0.0000   0.0001 &   0.9203 r
  data arrival time                                                                                                  0.9203

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3776   1.0500   0.0000   2.1099 &   4.9899 r
  clock reconvergence pessimism                                                                           0.0000     4.9899
  clock uncertainty                                                                                       0.1000     5.0899
  library hold time                                                                     1.0000            0.1495     5.2394
  data required time                                                                                                 5.2394
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2394
  data arrival time                                                                                                 -0.9203
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3191

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2376 
  total derate : arrival time                                                                             0.2849 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5225 

  slack (with derating applied) (VIOLATED)                                                               -4.3191 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7966 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          5.8186                     2.9614 &   4.9614 r
  la_data_in[22] (net)                                   2   0.3420 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.9614 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.0013   5.8327   0.9500  -2.8521  -2.8255 &   2.1359 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1536   0.9500            0.0215 &   2.1574 r
  mprj/buf_i[150] (net)                                  1   0.0052 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0067   0.1536   0.9500  -0.0027  -0.0028 &   2.1547 r
  data arrival time                                                                                                  2.1547

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4311   1.0500   0.0000   2.5434 &   5.4233 r
  clock reconvergence pessimism                                                                           0.0000     5.4233
  clock uncertainty                                                                                       0.1000     5.5233
  library hold time                                                                     1.0000            0.1510     5.6743
  data required time                                                                                                 5.6743
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6743
  data arrival time                                                                                                 -2.1547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5197

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2583 
  total derate : arrival time                                                                             0.1528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4110 

  slack (with derating applied) (VIOLATED)                                                               -3.5197 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1086 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             5.7659                     2.9373 &   4.9373 r
  la_oenb[20] (net)                                      2   0.3390 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9373 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9250   5.7794   0.9500  -2.8080  -2.7836 &   2.1537 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1536   0.9500            0.0247 &   2.1784 r
  mprj/buf_i[84] (net)                                   1   0.0056 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1536   0.9500   0.0000   0.0001 &   2.1785 r
  data arrival time                                                                                                  2.1785

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4232   1.0500   0.0000   2.4198 &   5.2998 r
  clock reconvergence pessimism                                                                           0.0000     5.2998
  clock uncertainty                                                                                       0.1000     5.3998
  library hold time                                                                     1.0000            0.1510     5.5508
  data required time                                                                                                 5.5508
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5508
  data arrival time                                                                                                 -2.1785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2524 
  total derate : arrival time                                                                             0.1504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4027 

  slack (with derating applied) (VIOLATED)                                                               -3.3722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9695 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             5.6910                     2.8941 &   4.8941 r
  la_oenb[21] (net)                                      2   0.3344 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8941 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2077   5.7054   0.9500  -2.4211  -2.3746 &   2.5195 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1521   0.9500            0.0275 &   2.5470 r
  mprj/buf_i[85] (net)                                   1   0.0053 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0064   0.1521   0.9500  -0.0024  -0.0024 &   2.5446 r
  data arrival time                                                                                                  2.5446

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4311   1.0500   0.0000   2.5437 &   5.4237 r
  clock reconvergence pessimism                                                                           0.0000     5.4237
  clock uncertainty                                                                                       0.1000     5.5237
  library hold time                                                                     1.0000            0.1511     5.6748
  data required time                                                                                                 5.6748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6748
  data arrival time                                                                                                 -2.5446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2583 
  total derate : arrival time                                                                             0.1314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3897 

  slack (with derating applied) (VIOLATED)                                                               -3.1302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7405 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[26] (in)                                                          6.1843                     3.1481 &   5.1481 r
  la_data_in[26] (net)                                   2   0.3637 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.1481 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.4402   6.1997   0.9500  -2.5399  -2.4784 &   2.6696 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1921   0.9500            0.0390 &   2.7087 r
  mprj/buf_i[154] (net)                                  2   0.0238 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1063   0.1921   0.9500  -0.0484  -0.0500 &   2.6587 r
  data arrival time                                                                                                  2.6587

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4342   1.0500   0.0000   2.6586 &   5.5385 r
  clock reconvergence pessimism                                                                           0.0000     5.5385
  clock uncertainty                                                                                       0.1000     5.6385
  library hold time                                                                     1.0000            0.1493     5.7879
  data required time                                                                                                 5.7879
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7879
  data arrival time                                                                                                 -2.6587
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2637 
  total derate : arrival time                                                                             0.1414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4052 

  slack (with derating applied) (VIOLATED)                                                               -3.1292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7240 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             5.8559                     2.9750 &   4.9750 r
  la_oenb[25] (net)                                      2   0.3440 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9750 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1587   5.8714   0.9500  -2.3910  -2.3314 &   2.6436 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1805   0.9500            0.0467 &   2.6903 r
  mprj/buf_i[89] (net)                                   2   0.0196 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0484   0.1805   0.9500  -0.0230  -0.0234 &   2.6669 r
  data arrival time                                                                                                  2.6669

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4342   1.0500   0.0000   2.6467 &   5.5267 r
  clock reconvergence pessimism                                                                           0.0000     5.5267
  clock uncertainty                                                                                       0.1000     5.6267
  library hold time                                                                     1.0000            0.1498     5.7765
  data required time                                                                                                 5.7765
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7765
  data arrival time                                                                                                 -2.6669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2632 
  total derate : arrival time                                                                             0.1326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3958 

  slack (with derating applied) (VIOLATED)                                                               -3.1096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7138 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          5.6883                     2.9182 &   4.9182 r
  la_data_in[21] (net)                                   2   0.3325 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.9182 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.1520   5.6992   0.9500  -2.4131  -2.3797 &   2.5385 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1548   0.9500            0.0307 &   2.5692 r
  mprj/buf_i[149] (net)                                  1   0.0068 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1548   0.9500   0.0000   0.0001 &   2.5693 r
  data arrival time                                                                                                  2.5693

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4266   1.0500   0.0000   2.4632 &   5.3432 r
  clock reconvergence pessimism                                                                           0.0000     5.3432
  clock uncertainty                                                                                       0.1000     5.4432
  library hold time                                                                     1.0000            0.1509     5.5942
  data required time                                                                                                 5.5942
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5942
  data arrival time                                                                                                 -2.5693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0248

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2544 
  total derate : arrival time                                                                             0.1304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3848 

  slack (with derating applied) (VIOLATED)                                                               -3.0248 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6400 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             6.0487                     3.0700 &   5.0700 r
  la_oenb[11] (net)                                      2   0.3553 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.0700 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.7677   6.0650   0.9500  -2.7491  -2.6993 &   2.3707 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1527   0.9500            0.0068 &   2.3775 r
  mprj/buf_i[75] (net)                                   1   0.0032 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1527   0.9500   0.0000   0.0001 &   2.3776 r
  data arrival time                                                                                                  2.3776

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.3923   1.0500   0.0000   2.2199 &   5.0999 r
  clock reconvergence pessimism                                                                           0.0000     5.0999
  clock uncertainty                                                                                       0.1000     5.1999
  library hold time                                                                     1.0000            0.1510     5.3509
  data required time                                                                                                 5.3509
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3509
  data arrival time                                                                                                 -2.3776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2429 
  total derate : arrival time                                                                             0.1477 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3905 

  slack (with derating applied) (VIOLATED)                                                               -2.9734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5828 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[26] (in)                                                             5.7900                     2.9327 &   4.9327 r
  la_oenb[26] (net)                                      2   0.3397 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9327 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.7388   5.8071   0.9500  -2.1726  -2.0952 &   2.8375 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1843   0.9500            0.0537 &   2.8912 r
  mprj/buf_i[90] (net)                                   2   0.0223 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0307   0.1843   0.9500  -0.0149  -0.0148 &   2.8764 r
  data arrival time                                                                                                  2.8764

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4340   1.0500   0.0000   2.6737 &   5.5537 r
  clock reconvergence pessimism                                                                           0.0000     5.5537
  clock uncertainty                                                                                       0.1000     5.6537
  library hold time                                                                     1.0000            0.1497     5.8033
  data required time                                                                                                 5.8033
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8033
  data arrival time                                                                                                 -2.8764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2645 
  total derate : arrival time                                                                             0.1220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3865 

  slack (with derating applied) (VIOLATED)                                                               -2.9269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5404 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          5.8040                     2.9342 &   4.9342 r
  la_data_in[27] (net)                                   2   0.3403 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.9342 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.7904   5.8227   0.9500  -2.1472  -2.0629 &   2.8713 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1825   0.9500            0.0512 &   2.9225 r
  mprj/buf_i[155] (net)                                  2   0.0211 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0349   0.1825   0.9500  -0.0174  -0.0174 &   2.9051 r
  data arrival time                                                                                                  2.9051

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4335   1.0500   0.0000   2.6980 &   5.5780 r
  clock reconvergence pessimism                                                                           0.0000     5.5780
  clock uncertainty                                                                                       0.1000     5.6780
  library hold time                                                                     1.0000            0.1497     5.8277
  data required time                                                                                                 5.8277
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8277
  data arrival time                                                                                                 -2.9051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2656 
  total derate : arrival time                                                                             0.1211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3867 

  slack (with derating applied) (VIOLATED)                                                               -2.9226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5359 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          5.8750                     2.9861 &   4.9861 r
  la_data_in[24] (net)                                   2   0.3452 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.9861 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8617   5.8903   0.9500  -2.2406  -2.1738 &   2.8124 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1730   0.9500            0.0388 &   2.8512 r
  mprj/buf_i[152] (net)                                  2   0.0149 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0595   0.1730   0.9500  -0.0272  -0.0281 &   2.8231 r
  data arrival time                                                                                                  2.8231

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4327   1.0500   0.0000   2.5779 &   5.4579 r
  clock reconvergence pessimism                                                                           0.0000     5.4579
  clock uncertainty                                                                                       0.1000     5.5579
  library hold time                                                                     1.0000            0.1502     5.7081
  data required time                                                                                                 5.7081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7081
  data arrival time                                                                                                 -2.8231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2599 
  total derate : arrival time                                                                             0.1249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3848 

  slack (with derating applied) (VIOLATED)                                                               -2.8850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5002 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             6.1909                     3.1291 &   5.1291 r
  la_oenb[22] (net)                                      2   0.3632 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.1291 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2376   6.2108   0.9500  -2.4214  -2.3353 &   2.7938 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1573   0.9500            0.0030 &   2.7968 r
  mprj/buf_i[86] (net)                                   1   0.0045 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1573   0.9500   0.0000   0.0001 &   2.7969 r
  data arrival time                                                                                                  2.7969

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4313   1.0500   0.0000   2.5460 &   5.4260 r
  clock reconvergence pessimism                                                                           0.0000     5.4260
  clock uncertainty                                                                                       0.1000     5.5260
  library hold time                                                                     1.0000            0.1508     5.6768
  data required time                                                                                                 5.6768
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6768
  data arrival time                                                                                                 -2.7969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2584 
  total derate : arrival time                                                                             0.1321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3905 

  slack (with derating applied) (VIOLATED)                                                               -2.8799 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4894 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              6.3863                     3.2374 &   5.2374 r
  la_oenb[7] (net)                                       2   0.3751 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2374 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.4070   6.4053   0.9500  -3.0542  -3.0021 &   2.2353 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1588   0.9500           -0.0077 &   2.2276 r
  mprj/buf_i[71] (net)                                   1   0.0039 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1588   0.9500   0.0000   0.0001 &   2.2276 r
  data arrival time                                                                                                  2.2276

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.3199   1.0500   0.0000   1.9762 &   4.8562 r
  clock reconvergence pessimism                                                                           0.0000     4.8562
  clock uncertainty                                                                                       0.1000     4.9562
  library hold time                                                                     1.0000            0.1508     5.1070
  data required time                                                                                                 5.1070
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1070
  data arrival time                                                                                                 -2.2276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8793

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2312 
  total derate : arrival time                                                                             0.1639 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3951 

  slack (with derating applied) (VIOLATED)                                                               -2.8793 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4842 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             5.6866                     2.8778 &   4.8778 r
  la_oenb[23] (net)                                      2   0.3335 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8778 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.7196   5.7038   0.9500  -2.1414  -2.0646 &   2.8132 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1586   0.9500            0.0346 &   2.8477 r
  mprj/buf_i[87] (net)                                   1   0.0087 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0234   0.1586   0.9500  -0.0110  -0.0113 &   2.8365 r
  data arrival time                                                                                                  2.8365

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4326   1.0500   0.0000   2.5747 &   5.4547 r
  clock reconvergence pessimism                                                                           0.0000     5.4547
  clock uncertainty                                                                                       0.1000     5.5547
  library hold time                                                                     1.0000            0.1508     5.7055
  data required time                                                                                                 5.7055
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7055
  data arrival time                                                                                                 -2.8365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2597 
  total derate : arrival time                                                                             0.1191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3789 

  slack (with derating applied) (VIOLATED)                                                               -2.8690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4901 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          5.6294                     2.8541 &   4.8541 r
  la_data_in[25] (net)                                   2   0.3304 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8541 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5311   5.6453   0.9500  -2.0940  -2.0246 &   2.8294 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1766   0.9500            0.0558 &   2.8852 r
  mprj/buf_i[153] (net)                                  2   0.0191 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0277   0.1766   0.9500  -0.0128  -0.0126 &   2.8726 r
  data arrival time                                                                                                  2.8726

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4337   1.0500   0.0000   2.6106 &   5.4906 r
  clock reconvergence pessimism                                                                           0.0000     5.4906
  clock uncertainty                                                                                       0.1000     5.5906
  library hold time                                                                     1.0000            0.1500     5.7406
  data required time                                                                                                 5.7406
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7406
  data arrival time                                                                                                 -2.8726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8680

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2615 
  total derate : arrival time                                                                             0.1175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3789 

  slack (with derating applied) (VIOLATED)                                                               -2.8680 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4891 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[23] (in)                                                          5.6234                     2.8623 &   4.8623 r
  la_data_in[23] (net)                                   2   0.3305 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8623 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5794   5.6369   0.9500  -2.1000  -2.0407 &   2.8216 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1516   0.9500            0.0310 &   2.8526 r
  mprj/buf_i[151] (net)                                  1   0.0056 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1516   0.9500   0.0000   0.0002 &   2.8528 r
  data arrival time                                                                                                  2.8528

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4315   1.0500   0.0000   2.5493 &   5.4293 r
  clock reconvergence pessimism                                                                           0.0000     5.4293
  clock uncertainty                                                                                       0.1000     5.5293
  library hold time                                                                     1.0000            0.1511     5.6804
  data required time                                                                                                 5.6804
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6804
  data arrival time                                                                                                 -2.8528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8276

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2585 
  total derate : arrival time                                                                             0.1153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3738 

  slack (with derating applied) (VIOLATED)                                                               -2.8276 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4538 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             6.1190                     3.0843 &   5.0843 r
  la_oenb[35] (net)                                      2   0.3586 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.0843 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0889   6.1409   0.9500  -2.3421  -2.2464 &   2.8379 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1615   0.9500            0.0119 &   2.8498 r
  mprj/buf_i[99] (net)                                   1   0.0072 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0308   0.1615   0.9500  -0.0142  -0.0147 &   2.8351 r
  data arrival time                                                                                                  2.8351

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4306   1.0500   0.0000   2.5315 &   5.4115 r
  clock reconvergence pessimism                                                                           0.0000     5.4115
  clock uncertainty                                                                                       0.1000     5.5115
  library hold time                                                                     1.0000            0.1507     5.6622
  data required time                                                                                                 5.6622
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6622
  data arrival time                                                                                                 -2.8351
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2577 
  total derate : arrival time                                                                             0.1297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3873 

  slack (with derating applied) (VIOLATED)                                                               -2.8271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4397 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[37] (in)                                                             5.9991                     3.0085 &   5.0085 r
  la_oenb[37] (net)                                      2   0.3509 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.0085 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.1643   6.0247   0.9500  -2.2932  -2.1848 &   2.8237 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1687   0.9500            0.0266 &   2.8502 r
  mprj/buf_i[101] (net)                                  2   0.0117 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0064   0.1687   0.9500  -0.0025  -0.0022 &   2.8480 r
  data arrival time                                                                                                  2.8480

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4290   1.0500   0.0000   2.5318 &   5.4118 r
  clock reconvergence pessimism                                                                           0.0000     5.4118
  clock uncertainty                                                                                       0.1000     5.5118
  library hold time                                                                     1.0000            0.1503     5.6622
  data required time                                                                                                 5.6622
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6622
  data arrival time                                                                                                 -2.8480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8141

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2577 
  total derate : arrival time                                                                             0.1279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3856 

  slack (with derating applied) (VIOLATED)                                                               -2.8141 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4285 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             6.0307                     3.0339 &   5.0339 r
  la_oenb[41] (net)                                      2   0.3531 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.0339 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.9226   6.0536   0.9500  -2.2080  -2.1026 &   2.9313 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1757   0.9500            0.0322 &   2.9635 r
  mprj/buf_i[105] (net)                                  2   0.0153 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0332   0.1757   0.9500  -0.0153  -0.0156 &   2.9479 r
  data arrival time                                                                                                  2.9479

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4339   1.0500   0.0000   2.6206 &   5.5006 r
  clock reconvergence pessimism                                                                           0.0000     5.5006
  clock uncertainty                                                                                       0.1000     5.6006
  library hold time                                                                     1.0000            0.1500     5.7507
  data required time                                                                                                 5.7507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7507
  data arrival time                                                                                                 -2.9479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2619 
  total derate : arrival time                                                                             0.1242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3862 

  slack (with derating applied) (VIOLATED)                                                               -2.8027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4166 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              7.0558                     3.5621 &   5.5621 r
  la_oenb[4] (net)                                       2   0.4141 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5621 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.1056   7.0816   0.9500  -3.3889  -3.3116 &   2.2505 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1708   0.9500           -0.0376 &   2.2129 r
  mprj/buf_i[68] (net)                                   1   0.0054 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1708   0.9500   0.0000   0.0001 &   2.2131 r
  data arrival time                                                                                                  2.2131

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2680   1.0500   0.0000   1.8679 &   4.7478 r
  clock reconvergence pessimism                                                                           0.0000     4.7478
  clock uncertainty                                                                                       0.1000     4.8478
  library hold time                                                                     1.0000            0.1502     4.9981
  data required time                                                                                                 4.9981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9981
  data arrival time                                                                                                 -2.2131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2261 
  total derate : arrival time                                                                             0.1842 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4103 

  slack (with derating applied) (VIOLATED)                                                               -2.7850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3747 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             6.2008                     3.1217 &   5.1217 r
  la_oenb[36] (net)                                      2   0.3632 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.1217 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0123   6.2243   0.9500  -2.2989  -2.1921 &   2.9296 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1566   0.9500            0.0015 &   2.9311 r
  mprj/buf_i[100] (net)                                  1   0.0041 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1566   0.9500   0.0000   0.0002 &   2.9312 r
  data arrival time                                                                                                  2.9312

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4290   1.0500   0.0000   2.5355 &   5.4154 r
  clock reconvergence pessimism                                                                           0.0000     5.4154
  clock uncertainty                                                                                       0.1000     5.5154
  library hold time                                                                     1.0000            0.1509     5.6663
  data required time                                                                                                 5.6663
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6663
  data arrival time                                                                                                 -2.9312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2579 
  total derate : arrival time                                                                             0.1267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3846 

  slack (with derating applied) (VIOLATED)                                                               -2.7351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3505 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             5.8896                     2.9901 &   4.9901 r
  la_oenb[13] (net)                                      2   0.3459 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9901 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1538   5.9057   0.9500  -2.4018  -2.3401 &   2.6499 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1702   0.9500            0.0352 &   2.6851 r
  mprj/buf_i[77] (net)                                   2   0.0133 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1702   0.9500   0.0000   0.0004 &   2.6855 r
  data arrival time                                                                                                  2.6855

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4005   1.0500   0.0000   2.2704 &   5.1504 r
  clock reconvergence pessimism                                                                           0.0000     5.1504
  clock uncertainty                                                                                       0.1000     5.2504
  library hold time                                                                     1.0000            0.1503     5.4007
  data required time                                                                                                 5.4007
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4007
  data arrival time                                                                                                 -2.6855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2453 
  total derate : arrival time                                                                             0.1315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3768 

  slack (with derating applied) (VIOLATED)                                                               -2.7152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3384 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          5.9724                     3.0324 &   5.0324 r
  la_data_in[16] (net)                                   2   0.3508 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.0324 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6084   5.9885   0.9500  -2.2206  -2.1445 &   2.8879 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1565   0.9500            0.0155 &   2.9034 r
  mprj/buf_i[144] (net)                                  1   0.0057 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0228   0.1565   0.9500  -0.0100  -0.0103 &   2.8930 r
  data arrival time                                                                                                  2.8930

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4253   1.0500   0.0000   2.4465 &   5.3264 r
  clock reconvergence pessimism                                                                           0.0000     5.3264
  clock uncertainty                                                                                       0.1000     5.4264
  library hold time                                                                     1.0000            0.1509     5.5773
  data required time                                                                                                 5.5773
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5773
  data arrival time                                                                                                 -2.8930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2536 
  total derate : arrival time                                                                             0.1222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3758 

  slack (with derating applied) (VIOLATED)                                                               -2.6843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3084 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             3.6292                     1.8357 &   3.8357 r
  la_oenb[18] (net)                                      2   0.2120 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8357 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1106   3.6391   0.9500  -1.2228  -1.1758 &   2.6600 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1248   0.9500            0.1206 &   2.7805 r
  mprj/buf_i[82] (net)                                   1   0.0056 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1248   0.9500   0.0000   0.0002 &   2.7807 r
  data arrival time                                                                                                  2.7807

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4014   1.0500   0.0000   2.2659 &   5.1459 r
  clock reconvergence pessimism                                                                           0.0000     5.1459
  clock uncertainty                                                                                       0.1000     5.2459
  library hold time                                                                     1.0000            0.1521     5.3980
  data required time                                                                                                 5.3980
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3980
  data arrival time                                                                                                 -2.7807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2450 
  total derate : arrival time                                                                             0.0732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3182 

  slack (with derating applied) (VIOLATED)                                                               -2.6173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2991 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           6.3376                     3.2174 &   5.2174 r
  la_data_in[8] (net)                                    2   0.3724 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2174 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.7616   6.3554   0.9500  -2.7038  -2.6371 &   2.5803 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1604   0.9500           -0.0023 &   2.5780 r
  mprj/buf_i[136] (net)                                  1   0.0051 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1604   0.9500   0.0000   0.0001 &   2.5781 r
  data arrival time                                                                                                  2.5781

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3426   1.0500   0.0000   2.0392 &   4.9192 r
  clock reconvergence pessimism                                                                           0.0000     4.9192
  clock uncertainty                                                                                       0.1000     5.0192
  library hold time                                                                     1.0000            0.1507     5.1699
  data required time                                                                                                 5.1699
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1699
  data arrival time                                                                                                 -2.5781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5918

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2342 
  total derate : arrival time                                                                             0.1459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3802 

  slack (with derating applied) (VIOLATED)                                                               -2.5918 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2116 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[17] (in)                                                          5.6486                     2.8735 &   4.8735 r
  la_data_in[17] (net)                                   2   0.3319 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8735 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5167   5.6625   0.9500  -2.1690  -2.1111 &   2.7625 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1502   0.9500            0.0280 &   2.7905 r
  mprj/buf_i[145] (net)                                  1   0.0047 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1502   0.9500   0.0000   0.0002 &   2.7906 r
  data arrival time                                                                                                  2.7906

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3954   1.0500   0.0000   2.2350 &   5.1149 r
  clock reconvergence pessimism                                                                           0.0000     5.1149
  clock uncertainty                                                                                       0.1000     5.2149
  library hold time                                                                     1.0000            0.1511     5.3661
  data required time                                                                                                 5.3661
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3661
  data arrival time                                                                                                 -2.7906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2436 
  total derate : arrival time                                                                             0.1187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3623 

  slack (with derating applied) (VIOLATED)                                                               -2.5754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2132 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          5.9003                     2.9945 &   4.9945 r
  la_data_in[15] (net)                                   2   0.3465 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.9945 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.7445   5.9166   0.9500  -2.2408  -2.1684 &   2.8261 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1566   0.9500            0.0198 &   2.8459 r
  mprj/buf_i[143] (net)                                  1   0.0062 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1566   0.9500   0.0000   0.0001 &   2.8460 r
  data arrival time                                                                                                  2.8460

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4005   1.0500   0.0000   2.2691 &   5.1491 r
  clock reconvergence pessimism                                                                           0.0000     5.1491
  clock uncertainty                                                                                       0.1000     5.2491
  library hold time                                                                     1.0000            0.1509     5.4000
  data required time                                                                                                 5.4000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4000
  data arrival time                                                                                                 -2.8460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5540

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2452 
  total derate : arrival time                                                                             0.1228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3680 

  slack (with derating applied) (VIOLATED)                                                               -2.5540 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1860 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             5.8850                     2.9963 &   4.9963 r
  la_oenb[19] (net)                                      2   0.3460 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9963 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.6894   5.8992   0.9500  -2.1511  -2.0883 &   2.9081 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1558   0.9500            0.0200 &   2.9281 r
  mprj/buf_i[83] (net)                                   1   0.0060 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1558   0.9500   0.0000   0.0002 &   2.9283 r
  data arrival time                                                                                                  2.9283

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4153   1.0500   0.0000   2.3495 &   5.2295 r
  clock reconvergence pessimism                                                                           0.0000     5.2295
  clock uncertainty                                                                                       0.1000     5.3295
  library hold time                                                                     1.0000            0.1509     5.4804
  data required time                                                                                                 5.4804
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4804
  data arrival time                                                                                                 -2.9283
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2490 
  total derate : arrival time                                                                             0.1176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3666 

  slack (with derating applied) (VIOLATED)                                                               -2.5520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1854 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          6.0776                     3.0914 &   5.0914 r
  la_data_in[13] (net)                                   2   0.3573 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.0914 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.7912   6.0930   0.9500  -2.3109  -2.2411 &   2.8503 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1534   0.9500            0.0058 &   2.8562 r
  mprj/buf_i[141] (net)                                  1   0.0034 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1534   0.9500   0.0000   0.0001 &   2.8563 r
  data arrival time                                                                                                  2.8563

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4005   1.0500   0.0000   2.2696 &   5.1496 r
  clock reconvergence pessimism                                                                           0.0000     5.1496
  clock uncertainty                                                                                       0.1000     5.2496
  library hold time                                                                     1.0000            0.1510     5.4006
  data required time                                                                                                 5.4006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4006
  data arrival time                                                                                                 -2.8563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2452 
  total derate : arrival time                                                                             0.1256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3708 

  slack (with derating applied) (VIOLATED)                                                               -2.5443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1735 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             5.6059                     2.8452 &   4.8452 r
  la_oenb[16] (net)                                      2   0.3291 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8452 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.3526   5.6210   0.9500  -2.0684  -2.0018 &   2.8434 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1497   0.9500            0.0299 &   2.8733 r
  mprj/buf_i[80] (net)                                   1   0.0047 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1497   0.9500   0.0000   0.0002 &   2.8735 r
  data arrival time                                                                                                  2.8735

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4005   1.0500   0.0000   2.2670 &   5.1470 r
  clock reconvergence pessimism                                                                           0.0000     5.1470
  clock uncertainty                                                                                       0.1000     5.2470
  library hold time                                                                     1.0000            0.1512     5.3982
  data required time                                                                                                 5.3982
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3982
  data arrival time                                                                                                 -2.8735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2451 
  total derate : arrival time                                                                             0.1139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3590 

  slack (with derating applied) (VIOLATED)                                                               -2.5247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1656 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[51] (in)                                                          5.4422                     2.6916 &   4.6916 r
  la_data_in[51] (net)                                   2   0.3169 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6916 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8057   5.4778   0.9500  -1.5939  -1.4334 &   3.2583 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1523   0.9500            0.0412 &   3.2994 r
  mprj/buf_i[179] (net)                                  1   0.0071 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0508   0.1523   0.9500  -0.0224  -0.0233 &   3.2762 r
  data arrival time                                                                                                  3.2762

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4342   1.0500   0.0000   2.6601 &   5.5401 r
  clock reconvergence pessimism                                                                           0.0000     5.5401
  clock uncertainty                                                                                       0.1000     5.6401
  library hold time                                                                     1.0000            0.1511     5.7911
  data required time                                                                                                 5.7911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7911
  data arrival time                                                                                                 -3.2762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2638 
  total derate : arrival time                                                                             0.0956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3594 

  slack (with derating applied) (VIOLATED)                                                               -2.5150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1555 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             5.6772                     2.8745 &   4.8745 r
  la_oenb[15] (net)                                      2   0.3330 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8745 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.3632   5.6941   0.9500  -2.0621  -1.9852 &   2.8893 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1645   0.9500            0.0414 &   2.9307 r
  mprj/buf_i[79] (net)                                   1   0.0118 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0433   0.1645   0.9500  -0.0216  -0.0223 &   2.9084 r
  data arrival time                                                                                                  2.9084

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4005   1.0500   0.0000   2.2697 &   5.1496 r
  clock reconvergence pessimism                                                                           0.0000     5.1496
  clock uncertainty                                                                                       0.1000     5.2496
  library hold time                                                                     1.0000            0.1505     5.4002
  data required time                                                                                                 5.4002
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4002
  data arrival time                                                                                                 -2.9084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2452 
  total derate : arrival time                                                                             0.1159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3611 

  slack (with derating applied) (VIOLATED)                                                               -2.4917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1307 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[52] (in)                                                          5.4136                     2.6747 &   4.6747 r
  la_data_in[52] (net)                                   2   0.3151 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6747 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6161   5.4504   0.9500  -1.4771  -1.3067 &   3.3679 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1468   0.9500            0.0370 &   3.4049 r
  mprj/buf_i[180] (net)                                  1   0.0044 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0115   0.1468   0.9500  -0.0047  -0.0048 &   3.4001 r
  data arrival time                                                                                                  3.4001

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4330   1.0500   0.0000   2.7108 &   5.5908 r
  clock reconvergence pessimism                                                                           0.0000     5.5908
  clock uncertainty                                                                                       0.1000     5.6908
  library hold time                                                                     1.0000            0.1513     5.8421
  data required time                                                                                                 5.8421
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8421
  data arrival time                                                                                                 -3.4001
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2662 
  total derate : arrival time                                                                             0.0889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3551 

  slack (with derating applied) (VIOLATED)                                                               -2.4420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0869 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             5.7133                     2.8770 &   4.8770 r
  la_oenb[14] (net)                                      2   0.3345 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8770 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.3120   5.7341   0.9500  -2.0236  -1.9289 &   2.9481 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1579   0.9500            0.0321 &   2.9801 r
  mprj/buf_i[78] (net)                                   1   0.0082 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1579   0.9500   0.0000   0.0003 &   2.9804 r
  data arrival time                                                                                                  2.9804

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4005   1.0500   0.0000   2.2670 &   5.1470 r
  clock reconvergence pessimism                                                                           0.0000     5.1470
  clock uncertainty                                                                                       0.1000     5.2470
  library hold time                                                                     1.0000            0.1508     5.3978
  data required time                                                                                                 5.3978
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3978
  data arrival time                                                                                                 -2.9804
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2451 
  total derate : arrival time                                                                             0.1132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3583 

  slack (with derating applied) (VIOLATED)                                                               -2.4174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0591 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[54] (in)                                                          5.8446                     2.8801 &   4.8801 r
  la_data_in[54] (net)                                   2   0.3401 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8801 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9598   5.8870   0.9500  -1.6518  -1.4606 &   3.4195 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1756   0.9500            0.0414 &   3.4609 r
  mprj/buf_i[182] (net)                                  2   0.0165 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0606   0.1756   0.9500  -0.0275  -0.0283 &   3.4326 r
  data arrival time                                                                                                  3.4326

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4329   1.0500   0.0000   2.7122 &   5.5922 r
  clock reconvergence pessimism                                                                           0.0000     5.5922
  clock uncertainty                                                                                       0.1000     5.6922
  library hold time                                                                     1.0000            0.1500     5.8422
  data required time                                                                                                 5.8422
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8422
  data arrival time                                                                                                 -3.4326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2663 
  total derate : arrival time                                                                             0.1006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3669 

  slack (with derating applied) (VIOLATED)                                                               -2.4096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0427 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             5.8022                     2.9418 &   4.9418 r
  la_oenb[12] (net)                                      2   0.3406 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9418 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.3720   5.8186   0.9500  -2.1130  -2.0373 &   2.9045 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1539   0.9500            0.0227 &   2.9273 r
  mprj/buf_i[76] (net)                                   1   0.0055 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1539   0.9500   0.0000   0.0002 &   2.9275 r
  data arrival time                                                                                                  2.9275

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.3808   1.0500   0.0000   2.1707 &   5.0507 r
  clock reconvergence pessimism                                                                           0.0000     5.0507
  clock uncertainty                                                                                       0.1000     5.1507
  library hold time                                                                     1.0000            0.1510     5.3017
  data required time                                                                                                 5.3017
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3017
  data arrival time                                                                                                 -2.9275
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2405 
  total derate : arrival time                                                                             0.1164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3569 

  slack (with derating applied) (VIOLATED)                                                               -2.3742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0173 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[60] (in)                                                          5.9075                     2.9018 &   4.9018 r
  la_data_in[60] (net)                                   2   0.3435 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.9018 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2615   5.9547   0.9500  -1.8195  -1.6223 &   3.2795 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2423   0.9500            0.0892 &   3.3687 r
  mprj/buf_i[188] (net)                                  2   0.0519 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1270   0.2430   0.9500  -0.0664  -0.0630 &   3.3056 r
  data arrival time                                                                                                  3.3056

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4316   1.0500   0.0000   2.5508 &   5.4308 r
  clock reconvergence pessimism                                                                           0.0000     5.4308
  clock uncertainty                                                                                       0.1000     5.5308
  library hold time                                                                     1.0000            0.1471     5.6779
  data required time                                                                                                 5.6779
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6779
  data arrival time                                                                                                 -3.3056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2586 
  total derate : arrival time                                                                             0.1145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3731 

  slack (with derating applied) (VIOLATED)                                                               -2.3722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9991 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[50] (in)                                                          5.2931                     2.6152 &   4.6152 r
  la_data_in[50] (net)                                   2   0.3080 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6152 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4350   5.3284   0.9500  -1.3754  -1.2070 &   3.4081 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1628   0.9500            0.0608 &   3.4689 r
  mprj/buf_i[178] (net)                                  2   0.0134 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0388   0.1628   0.9500  -0.0182  -0.0187 &   3.4502 r
  data arrival time                                                                                                  3.4502

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4342   1.0500   0.0000   2.6618 &   5.5418 r
  clock reconvergence pessimism                                                                           0.0000     5.5418
  clock uncertainty                                                                                       0.1000     5.6418
  library hold time                                                                     1.0000            0.1506     5.7924
  data required time                                                                                                 5.7924
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7924
  data arrival time                                                                                                 -3.4502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2639 
  total derate : arrival time                                                                             0.0854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3493 

  slack (with derating applied) (VIOLATED)                                                               -2.3422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9929 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          4.8701                     2.4196 &   4.4196 r
  la_data_in[46] (net)                                   2   0.2835 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4196 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9903   4.8987   0.9500  -1.1424  -0.9981 &   3.4214 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1595   0.9500            0.0819 &   3.5034 r
  mprj/buf_i[174] (net)                                  2   0.0147 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1595   0.9500   0.0000   0.0005 &   3.5039 r
  data arrival time                                                                                                  3.5039

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4331   1.0500   0.0000   2.7079 &   5.5879 r
  clock reconvergence pessimism                                                                           0.0000     5.5879
  clock uncertainty                                                                                       0.1000     5.6879
  library hold time                                                                     1.0000            0.1507     5.8387
  data required time                                                                                                 5.8387
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8387
  data arrival time                                                                                                 -3.5039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3348

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2661 
  total derate : arrival time                                                                             0.0721 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3381 

  slack (with derating applied) (VIOLATED)                                                               -2.3348 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9966 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[48] (in)                                                          4.8552                     2.4123 &   4.4123 r
  la_data_in[48] (net)                                   2   0.2827 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4123 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9314   4.8839   0.9500  -1.1183  -0.9709 &   3.4414 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1555   0.9500            0.0789 &   3.5203 r
  mprj/buf_i[176] (net)                                  2   0.0127 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0279   0.1556   0.9500  -0.0137  -0.0139 &   3.5064 r
  data arrival time                                                                                                  3.5064

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4331   1.0500   0.0000   2.7097 &   5.5897 r
  clock reconvergence pessimism                                                                           0.0000     5.5897
  clock uncertainty                                                                                       0.1000     5.6897
  library hold time                                                                     1.0000            0.1509     5.8406
  data required time                                                                                                 5.8406
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8406
  data arrival time                                                                                                 -3.5064
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3342

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2662 
  total derate : arrival time                                                                             0.0715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3376 

  slack (with derating applied) (VIOLATED)                                                               -2.3342 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9966 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[55] (in)                                                          5.7304                     2.8205 &   4.8205 r
  la_data_in[55] (net)                                   2   0.3333 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8205 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6390   5.7729   0.9500  -1.5077  -1.3106 &   3.5099 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1920   0.9500            0.0625 &   3.5725 r
  mprj/buf_i[183] (net)                                  2   0.0272 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0893   0.1920   0.9500  -0.0426  -0.0436 &   3.5288 r
  data arrival time                                                                                                  3.5288

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4329   1.0500   0.0000   2.7123 &   5.5923 r
  clock reconvergence pessimism                                                                           0.0000     5.5923
  clock uncertainty                                                                                       0.1000     5.6923
  library hold time                                                                     1.0000            0.1493     5.8416
  data required time                                                                                                 5.8416
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8416
  data arrival time                                                                                                 -3.5288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2663 
  total derate : arrival time                                                                             0.0952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3615 

  slack (with derating applied) (VIOLATED)                                                               -2.3128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9513 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[49] (in)                                                          5.0531                     2.4914 &   4.4914 r
  la_data_in[49] (net)                                   2   0.2937 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4914 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1109   5.0880   0.9500  -1.1844  -1.0130 &   3.4784 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1639   0.9500            0.0753 &   3.5537 r
  mprj/buf_i[177] (net)                                  2   0.0159 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0256   0.1639   0.9500  -0.0119  -0.0118 &   3.5418 r
  data arrival time                                                                                                  3.5418

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4329   1.0500   0.0000   2.7126 &   5.5926 r
  clock reconvergence pessimism                                                                           0.0000     5.5926
  clock uncertainty                                                                                       0.1000     5.6926
  library hold time                                                                     1.0000            0.1505     5.8431
  data required time                                                                                                 5.8431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8431
  data arrival time                                                                                                 -3.5418
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3013

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2663 
  total derate : arrival time                                                                             0.0760 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3423 

  slack (with derating applied) (VIOLATED)                                                               -2.3013 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9590 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[47] (in)                                                          4.8137                     2.3929 &   4.3929 r
  la_data_in[47] (net)                                   2   0.2803 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3929 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8244   4.8419   0.9500  -1.0590  -0.9119 &   3.4810 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1747   0.9500            0.0984 &   3.5794 r
  mprj/buf_i[175] (net)                                  2   0.0244 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0676   0.1747   0.9500  -0.0332  -0.0339 &   3.5455 r
  data arrival time                                                                                                  3.5455

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4329   1.0500   0.0000   2.7141 &   5.5941 r
  clock reconvergence pessimism                                                                           0.0000     5.5941
  clock uncertainty                                                                                       0.1000     5.6941
  library hold time                                                                     1.0000            0.1501     5.8441
  data required time                                                                                                 5.8441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8441
  data arrival time                                                                                                 -3.5455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2664 
  total derate : arrival time                                                                             0.0704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3367 

  slack (with derating applied) (VIOLATED)                                                               -2.2986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9619 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[20] (in)                                                          1.9545                     1.0144 &   3.0144 f
  la_data_in[20] (net)                                   2   0.1899 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0144 f
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5936   1.9710   0.9500  -0.3574  -0.2695 &   2.7449 f
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1118   0.9500            0.5398 &   3.2847 f
  mprj/buf_i[148] (net)                                  1   0.0054 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1118   0.9500   0.0000   0.0001 &   3.2848 f
  data arrival time                                                                                                  3.2848

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4185   1.0500   0.0000   2.3749 &   5.2549 r
  clock reconvergence pessimism                                                                           0.0000     5.2549
  clock uncertainty                                                                                       0.1000     5.3549
  library hold time                                                                     1.0000            0.2264     5.5813
  data required time                                                                                                 5.5813
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5813
  data arrival time                                                                                                 -3.2848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2964

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2502 
  total derate : arrival time                                                                             0.0519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3021 

  slack (with derating applied) (VIOLATED)                                                               -2.2964 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9944 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.9900                     1.0307 &   3.0307 f
  la_oenb[28] (net)                                      2   0.1932 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0307 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2587   2.0081   0.9500  -0.1420  -0.0382 &   2.9925 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1468   0.9500            0.5809 &   3.5734 f
  mprj/buf_i[92] (net)                                   2   0.0315 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0656   0.1468   0.9500  -0.0096  -0.0088 &   3.5646 f
  data arrival time                                                                                                  3.5646

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4342   1.0500   0.0000   2.6541 &   5.5341 r
  clock reconvergence pessimism                                                                           0.0000     5.5341
  clock uncertainty                                                                                       0.1000     5.6341
  library hold time                                                                     1.0000            0.2201     5.8542
  data required time                                                                                                 5.8542
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8542
  data arrival time                                                                                                 -3.5646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2896

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2635 
  total derate : arrival time                                                                             0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3076 

  slack (with derating applied) (VIOLATED)                                                               -2.2896 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9820 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[44] (in)                                                          4.5122                     2.2486 &   4.2486 r
  la_data_in[44] (net)                                   2   0.2628 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2486 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6499   4.5360   0.9500  -0.9457  -0.8139 &   3.4347 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1513   0.9500            0.0946 &   3.5292 r
  mprj/buf_i[172] (net)                                  2   0.0129 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0101   0.1513   0.9500  -0.0008  -0.0004 &   3.5288 r
  data arrival time                                                                                                  3.5288

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4339   1.0500   0.0000   2.6796 &   5.5596 r
  clock reconvergence pessimism                                                                           0.0000     5.5596
  clock uncertainty                                                                                       0.1000     5.6596
  library hold time                                                                     1.0000            0.1511     5.8107
  data required time                                                                                                 5.8107
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8107
  data arrival time                                                                                                 -3.5288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2647 
  total derate : arrival time                                                                             0.0618 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3265 

  slack (with derating applied) (VIOLATED)                                                               -2.2819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9554 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[19] (in)                                                          3.3260                     1.6757 &   3.6757 r
  la_data_in[19] (net)                                   2   0.1938 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6757 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2590   3.3362   0.9500  -0.7308  -0.6630 &   3.0127 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1214   0.9500            0.1348 &   3.1475 r
  mprj/buf_i[147] (net)                                  1   0.0060 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1214   0.9500   0.0000   0.0002 &   3.1477 r
  data arrival time                                                                                                  3.1477

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4070   1.0500   0.0000   2.2957 &   5.1756 r
  clock reconvergence pessimism                                                                           0.0000     5.1756
  clock uncertainty                                                                                       0.1000     5.2756
  library hold time                                                                     1.0000            0.1522     5.4279
  data required time                                                                                                 5.4279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4279
  data arrival time                                                                                                 -3.1477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2465 
  total derate : arrival time                                                                             0.0491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2956 

  slack (with derating applied) (VIOLATED)                                                               -2.2802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9846 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          4.5868                     2.3470 &   4.3470 r
  la_data_in[10] (net)                                   2   0.2674 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3470 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9847   4.5965   0.9500  -1.6889  -1.6419 &   2.7051 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1385   0.9500            0.0785 &   2.7836 r
  mprj/buf_i[138] (net)                                  1   0.0061 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1385   0.9500   0.0000   0.0002 &   2.7839 r
  data arrival time                                                                                                  2.7839

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.2973   1.0500   0.0000   1.9202 &   4.8002 r
  clock reconvergence pessimism                                                                           0.0000     4.8002
  clock uncertainty                                                                                       0.1000     4.9002
  library hold time                                                                     1.0000            0.1516     5.0518
  data required time                                                                                                 5.0518
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0518
  data arrival time                                                                                                 -2.7839
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2680

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2286 
  total derate : arrival time                                                                             0.0955 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3241 

  slack (with derating applied) (VIOLATED)                                                               -2.2680 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9439 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[27] (in)                                                             2.1154                     1.0900 &   3.0900 f
  la_oenb[27] (net)                                      2   0.2050 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0900 f
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2876   2.1370   0.9500  -0.1723  -0.0563 &   3.0337 f
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1369   0.9500            0.5881 &   3.6218 f
  mprj/buf_i[91] (net)                                   2   0.0196 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0226   0.1369   0.9500  -0.0022  -0.0017 &   3.6201 f
  data arrival time                                                                                                  3.6201

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4339   1.0500   0.0000   2.6806 &   5.5606 r
  clock reconvergence pessimism                                                                           0.0000     5.5606
  clock uncertainty                                                                                       0.1000     5.6606
  library hold time                                                                     1.0000            0.2221     5.8827
  data required time                                                                                                 5.8827
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8827
  data arrival time                                                                                                 -3.6201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2648 
  total derate : arrival time                                                                             0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3111 

  slack (with derating applied) (VIOLATED)                                                               -2.2626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9515 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[28] (in)                                                          2.0389                     1.0468 &   3.0468 f
  la_data_in[28] (net)                                   2   0.1975 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0468 f
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2093   2.0617   0.9500  -0.1182   0.0022 &   3.0490 f
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1560   0.9500            0.5942 &   3.6431 f
  mprj/buf_i[156] (net)                                  2   0.0355 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0738   0.1561   0.9500  -0.0169  -0.0152 &   3.6279 f
  data arrival time                                                                                                  3.6279

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4339   1.0500   0.0000   2.6806 &   5.5606 r
  clock reconvergence pessimism                                                                           0.0000     5.5606
  clock uncertainty                                                                                       0.1000     5.6606
  library hold time                                                                     1.0000            0.2177     5.8783
  data required time                                                                                                 5.8783
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8783
  data arrival time                                                                                                 -3.6279
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2504

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2648 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3096 

  slack (with derating applied) (VIOLATED)                                                               -2.2504 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9408 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[45] (in)                                                          4.7316                     2.3383 &   4.3383 r
  la_data_in[45] (net)                                   2   0.2751 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3383 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6787   4.7618   0.9500  -0.9932  -0.8359 &   3.5024 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1656   0.9500            0.0948 &   3.5972 r
  mprj/buf_i[173] (net)                                  2   0.0195 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1656   0.9500   0.0000   0.0007 &   3.5980 r
  data arrival time                                                                                                  3.5980

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4331   1.0500   0.0000   2.7084 &   5.5884 r
  clock reconvergence pessimism                                                                           0.0000     5.5884
  clock uncertainty                                                                                       0.1000     5.6884
  library hold time                                                                     1.0000            0.1505     5.8389
  data required time                                                                                                 5.8389
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8389
  data arrival time                                                                                                 -3.5980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2661 
  total derate : arrival time                                                                             0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3317 

  slack (with derating applied) (VIOLATED)                                                               -2.2409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9092 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[39] (in)                                                          4.4967                     2.2349 &   4.2349 r
  la_data_in[39] (net)                                   2   0.2616 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2349 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7847   4.5216   0.9500  -0.9938  -0.8606 &   3.3743 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1413   0.9500            0.0856 &   3.4600 r
  mprj/buf_i[167] (net)                                  1   0.0080 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1413   0.9500   0.0000   0.0003 &   3.4603 r
  data arrival time                                                                                                  3.4603

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4289   1.0500   0.0000   2.5607 &   5.4406 r
  clock reconvergence pessimism                                                                           0.0000     5.4406
  clock uncertainty                                                                                       0.1000     5.5406
  library hold time                                                                     1.0000            0.1515     5.6922
  data required time                                                                                                 5.6922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6922
  data arrival time                                                                                                 -3.4603
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2591 
  total derate : arrival time                                                                             0.0638 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3229 

  slack (with derating applied) (VIOLATED)                                                               -2.2319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9090 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                           7.6485                     3.8664 &   5.8664 r
  la_data_in[0] (net)                                    2   0.4493 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.8664 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.4750   7.6760   0.9500  -3.5625  -3.4668 &   2.3996 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1812   0.9500           -0.0637 &   2.3359 r
  mprj/buf_i[128] (net)                                  1   0.0067 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1812   0.9500   0.0000   0.0002 &   2.3360 r
  data arrival time                                                                                                  2.3360

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0499   1.0500   0.0000   1.4252 &   4.3052 r
  clock reconvergence pessimism                                                                           0.0000     4.3052
  clock uncertainty                                                                                       0.1000     4.4052
  library hold time                                                                     1.0000            0.1498     4.5550
  data required time                                                                                                 4.5550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5550
  data arrival time                                                                                                 -2.3360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2050 
  total derate : arrival time                                                                             0.1956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4006 

  slack (with derating applied) (VIOLATED)                                                               -2.2189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8184 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          2.1901                     1.1191 &   3.1191 f
  la_data_in[30] (net)                                   2   0.2113 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1191 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3785   2.2053   0.9500  -0.2213  -0.0999 &   3.0192 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1316   0.9500            0.5919 &   3.6111 f
  mprj/buf_i[158] (net)                                  1   0.0136 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0785   0.1316   0.9500  -0.0177  -0.0181 &   3.5929 f
  data arrival time                                                                                                  3.5929

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4335   1.0500   0.0000   2.6021 &   5.4820 r
  clock reconvergence pessimism                                                                           0.0000     5.4820
  clock uncertainty                                                                                       0.1000     5.5820
  library hold time                                                                     1.0000            0.2230     5.8050
  data required time                                                                                                 5.8050
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8050
  data arrival time                                                                                                 -3.5929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2611 
  total derate : arrival time                                                                             0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3111 

  slack (with derating applied) (VIOLATED)                                                               -2.2121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9010 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[43] (in)                                                             2.6294                     1.3278 &   3.3278 f
  la_oenb[43] (net)                                      2   0.2530 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3278 f
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8217   2.6537   0.9500  -0.4731  -0.3165 &   3.0112 f
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1485   0.9500            0.6670 &   3.6783 f
  mprj/buf_i[107] (net)                                  2   0.0191 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0074   0.1485   0.9500  -0.0006   0.0000 &   3.6783 f
  data arrival time                                                                                                  3.6783

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4339   1.0500   0.0000   2.6801 &   5.5601 r
  clock reconvergence pessimism                                                                           0.0000     5.5601
  clock uncertainty                                                                                       0.1000     5.6601
  library hold time                                                                     1.0000            0.2197     5.8798
  data required time                                                                                                 5.8798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8798
  data arrival time                                                                                                 -3.6783
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2648 
  total derate : arrival time                                                                             0.0683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3331 

  slack (with derating applied) (VIOLATED)                                                               -2.2015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8684 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[42] (in)                                                          4.4496                     2.2185 &   4.2185 r
  la_data_in[42] (net)                                   2   0.2592 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2185 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5801   4.4724   0.9500  -0.9042  -0.7749 &   3.4436 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1521   0.9500            0.0989 &   3.5425 r
  mprj/buf_i[170] (net)                                  2   0.0137 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0079   0.1521   0.9500  -0.0006  -0.0002 &   3.5423 r
  data arrival time                                                                                                  3.5423

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4337   1.0500   0.0000   2.6115 &   5.4915 r
  clock reconvergence pessimism                                                                           0.0000     5.4915
  clock uncertainty                                                                                       0.1000     5.5915
  library hold time                                                                     1.0000            0.1511     5.7425
  data required time                                                                                                 5.7425
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7425
  data arrival time                                                                                                 -3.5423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2615 
  total derate : arrival time                                                                             0.0597 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3212 

  slack (with derating applied) (VIOLATED)                                                               -2.2002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8791 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[53] (in)                                                          5.0624                     2.5057 &   4.5057 r
  la_data_in[53] (net)                                   2   0.2947 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5057 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8687   5.0943   0.9500  -1.0713  -0.8994 &   3.6063 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1451   0.9500            0.0561 &   3.6624 r
  mprj/buf_i[181] (net)                                  1   0.0060 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1451   0.9500   0.0000   0.0001 &   3.6625 r
  data arrival time                                                                                                  3.6625

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4330   1.0500   0.0000   2.7117 &   5.5917 r
  clock reconvergence pessimism                                                                           0.0000     5.5917
  clock uncertainty                                                                                       0.1000     5.6917
  library hold time                                                                     1.0000            0.1514     5.8430
  data required time                                                                                                 5.8430
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8430
  data arrival time                                                                                                 -3.6625
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2663 
  total derate : arrival time                                                                             0.0684 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3347 

  slack (with derating applied) (VIOLATED)                                                               -2.1806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8459 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[57] (in)                                                          5.6411                     2.7799 &   4.7799 r
  la_data_in[57] (net)                                   2   0.3282 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7799 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6501   5.6818   0.9500  -1.4850  -1.2924 &   3.4876 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2015   0.9500            0.0717 &   3.5593 r
  mprj/buf_i[185] (net)                                  2   0.0317 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0648   0.2017   0.9500  -0.0321  -0.0304 &   3.5289 r
  data arrival time                                                                                                  3.5289

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4327   1.0500   0.0000   2.5798 &   5.4598 r
  clock reconvergence pessimism                                                                           0.0000     5.4598
  clock uncertainty                                                                                       0.1000     5.5598
  library hold time                                                                     1.0000            0.1489     5.7087
  data required time                                                                                                 5.7087
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7087
  data arrival time                                                                                                 -3.5289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2600 
  total derate : arrival time                                                                             0.0938 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3538 

  slack (with derating applied) (VIOLATED)                                                               -2.1798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8260 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          2.2773                     1.1855 &   3.1855 f
  la_data_in[29] (net)                                   2   0.2219 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1855 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4471   2.2966   0.9500  -0.2412  -0.1264 &   3.0591 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1357   0.9500            0.6079 &   3.6670 f
  mprj/buf_i[157] (net)                                  2   0.0151 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0271   0.1357   0.9500  -0.0026  -0.0022 &   3.6647 f
  data arrival time                                                                                                  3.6647

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4340   1.0500   0.0000   2.6272 &   5.5072 r
  clock reconvergence pessimism                                                                           0.0000     5.5072
  clock uncertainty                                                                                       0.1000     5.6072
  library hold time                                                                     1.0000            0.2223     5.8295
  data required time                                                                                                 5.8295
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8295
  data arrival time                                                                                                 -3.6647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2622 
  total derate : arrival time                                                                             0.0509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3131 

  slack (with derating applied) (VIOLATED)                                                               -2.1647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8516 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[45] (in)                                                             4.5210                     2.2717 &   4.2717 r
  la_oenb[45] (net)                                      2   0.2640 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2717 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3479   4.5382   0.9500  -0.7911  -0.6669 &   3.6047 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1670   0.9500            0.1083 &   3.7130 r
  mprj/buf_i[109] (net)                                  2   0.0221 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0705   0.1670   0.9500  -0.0338  -0.0347 &   3.6784 r
  data arrival time                                                                                                  3.6784

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4331   1.0500   0.0000   2.7089 &   5.5888 r
  clock reconvergence pessimism                                                                           0.0000     5.5888
  clock uncertainty                                                                                       0.1000     5.6888
  library hold time                                                                     1.0000            0.1504     5.8392
  data required time                                                                                                 5.8392
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8392
  data arrival time                                                                                                 -3.6784
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1609

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2661 
  total derate : arrival time                                                                             0.0556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3217 

  slack (with derating applied) (VIOLATED)                                                               -2.1609 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8392 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.9287                     0.9925 &   2.9925 f
  la_oenb[29] (net)                                      2   0.1867 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9925 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9488   0.9500   0.0000   0.1153 &   3.1078 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1272   0.9500            0.5523 &   3.6601 f
  mprj/buf_i[93] (net)                                   2   0.0156 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0316   0.1272   0.9500  -0.0030  -0.0026 &   3.6575 f
  data arrival time                                                                                                  3.6575

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4337   1.0500   0.0000   2.6102 &   5.4902 r
  clock reconvergence pessimism                                                                           0.0000     5.4902
  clock uncertainty                                                                                       0.1000     5.5902
  library hold time                                                                     1.0000            0.2238     5.8140
  data required time                                                                                                 5.8140
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8140
  data arrival time                                                                                                 -3.6575
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2614 
  total derate : arrival time                                                                             0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2967 

  slack (with derating applied) (VIOLATED)                                                               -2.1565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8597 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             2.3814                     1.2162 &   3.2162 f
  la_oenb[30] (net)                                      2   0.2299 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2162 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5111   2.4000   0.9500  -0.3129  -0.1821 &   3.0341 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1344   0.9500            0.6199 &   3.6540 f
  mprj/buf_i[94] (net)                                   2   0.0127 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0187   0.1344   0.9500  -0.0018  -0.0015 &   3.6525 f
  data arrival time                                                                                                  3.6525

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4328   1.0500   0.0000   2.5817 &   5.4617 r
  clock reconvergence pessimism                                                                           0.0000     5.4617
  clock uncertainty                                                                                       0.1000     5.5617
  library hold time                                                                     1.0000            0.2225     5.7842
  data required time                                                                                                 5.7842
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7842
  data arrival time                                                                                                 -3.6525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2601 
  total derate : arrival time                                                                             0.0561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3162 

  slack (with derating applied) (VIOLATED)                                                               -2.1317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8155 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               5.6807                     2.9204 &   4.9204 r
  io_in[22] (net)                                        2   0.3325 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9204 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5310   5.6889   0.9500  -2.0384  -1.9929 &   2.9275 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2110   0.9500            0.0813 &   3.0088 r
  mprj/buf_i[214] (net)                                  2   0.0374 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0144   0.2112   0.9500  -0.0035  -0.0007 &   3.0080 r
  data arrival time                                                                                                  3.0080

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1339   1.0500   0.0000   2.0028 &   4.8827 r
  clock reconvergence pessimism                                                                           0.0000     4.8827
  clock uncertainty                                                                                       0.1000     4.9827
  library hold time                                                                     1.0000            0.1485     5.1312
  data required time                                                                                                 5.1312
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1312
  data arrival time                                                                                                 -3.0080
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1232

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2325 
  total derate : arrival time                                                                             0.1143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3468 

  slack (with derating applied) (VIOLATED)                                                               -2.1232 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7764 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               1.0956                     0.5804 &   2.5804 f
  io_in[19] (net)                                        2   0.1061 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.5804 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0329   1.0991   0.9500  -0.0055   0.0287 &   2.6091 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1214   0.9500            0.4199 &   3.0290 f
  mprj/buf_i[211] (net)                                  2   0.0305 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1215   0.9500   0.0000   0.0022 &   3.0312 f
  data arrival time                                                                                                  3.0312

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1341   1.0500   0.0000   1.9467 &   4.8267 r
  clock reconvergence pessimism                                                                           0.0000     4.8267
  clock uncertainty                                                                                       0.1000     4.9267
  library hold time                                                                     1.0000            0.2247     5.1514
  data required time                                                                                                 5.1514
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1514
  data arrival time                                                                                                 -3.0312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2298 
  total derate : arrival time                                                                             0.0243 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2541 

  slack (with derating applied) (VIOLATED)                                                               -2.1202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8660 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[33] (in)                                                          2.3191                     1.1958 &   3.1958 f
  la_data_in[33] (net)                                   2   0.2250 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1958 f
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4017   2.3431   0.9500  -0.2864  -0.1637 &   3.0321 f
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1239   0.9500            0.6023 &   3.6344 f
  mprj/buf_i[161] (net)                                  1   0.0075 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1239   0.9500   0.0000   0.0003 &   3.6347 f
  data arrival time                                                                                                  3.6347

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4290   1.0500   0.0000   2.5470 &   5.4270 r
  clock reconvergence pessimism                                                                           0.0000     5.4270
  clock uncertainty                                                                                       0.1000     5.5270
  library hold time                                                                     1.0000            0.2243     5.7513
  data required time                                                                                                 5.7513
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7513
  data arrival time                                                                                                 -3.6347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2584 
  total derate : arrival time                                                                             0.0532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3117 

  slack (with derating applied) (VIOLATED)                                                               -2.1166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8049 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              6.8596                     3.4680 &   5.4680 r
  la_oenb[0] (net)                                       2   0.4027 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4680 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.6314   6.8825   0.9500  -2.6577  -2.5495 &   2.9185 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1657   0.9500           -0.0308 &   2.8877 r
  mprj/buf_i[64] (net)                                   1   0.0042 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1657   0.9500   0.0000   0.0001 &   2.8878 r
  data arrival time                                                                                                  2.8878

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2681   1.0500   0.0000   1.8723 &   4.7523 r
  clock reconvergence pessimism                                                                           0.0000     4.7523
  clock uncertainty                                                                                       0.1000     4.8523
  library hold time                                                                     1.0000            0.1505     5.0028
  data required time                                                                                                 5.0028
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0028
  data arrival time                                                                                                 -2.8878
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2263 
  total derate : arrival time                                                                             0.1470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3733 

  slack (with derating applied) (VIOLATED)                                                               -2.1150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7416 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          2.3923                     1.2177 &   3.2177 f
  la_data_in[43] (net)                                   2   0.2307 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2177 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3410   2.4119   0.9500  -0.2060  -0.0630 &   3.1547 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1525   0.9500            0.6405 &   3.7952 f
  mprj/buf_i[171] (net)                                  2   0.0274 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0902   0.1526   0.9500  -0.0249  -0.0251 &   3.7702 f
  data arrival time                                                                                                  3.7702

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4339   1.0500   0.0000   2.6802 &   5.5602 r
  clock reconvergence pessimism                                                                           0.0000     5.5602
  clock uncertainty                                                                                       0.1000     5.6602
  library hold time                                                                     1.0000            0.2186     5.8788
  data required time                                                                                                 5.8788
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8788
  data arrival time                                                                                                 -3.7702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2648 
  total derate : arrival time                                                                             0.0534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3182 

  slack (with derating applied) (VIOLATED)                                                               -2.1087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7905 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             2.4761                     1.2599 &   3.2599 f
  la_oenb[38] (net)                                      2   0.2388 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2599 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6660   2.4965   0.9500  -0.3802  -0.2394 &   3.0205 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1292   0.9500            0.6274 &   3.6480 f
  mprj/buf_i[102] (net)                                  1   0.0087 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0534   0.1292   0.9500  -0.0048  -0.0047 &   3.6432 f
  data arrival time                                                                                                  3.6432

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4290   1.0500   0.0000   2.5481 &   5.4281 r
  clock reconvergence pessimism                                                                           0.0000     5.4281
  clock uncertainty                                                                                       0.1000     5.5281
  library hold time                                                                     1.0000            0.2234     5.7515
  data required time                                                                                                 5.7515
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7515
  data arrival time                                                                                                 -3.6432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2585 
  total derate : arrival time                                                                             0.0607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3192 

  slack (with derating applied) (VIOLATED)                                                               -2.1083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7891 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[31] (in)                                                             2.0179                     1.0402 &   3.0402 f
  la_oenb[31] (net)                                      2   0.1956 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0402 f
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1771   2.0387   0.9500  -0.0790   0.0364 &   3.0766 f
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1285   0.9500            0.5658 &   3.6424 f
  mprj/buf_i[95] (net)                                   2   0.0145 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1285   0.9500   0.0000   0.0004 &   3.6429 f
  data arrival time                                                                                                  3.6429

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4290   1.0500   0.0000   2.5474 &   5.4274 r
  clock reconvergence pessimism                                                                           0.0000     5.4274
  clock uncertainty                                                                                       0.1000     5.5274
  library hold time                                                                     1.0000            0.2235     5.7510
  data required time                                                                                                 5.7510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7510
  data arrival time                                                                                                 -3.6429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2584 
  total derate : arrival time                                                                             0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2985 

  slack (with derating applied) (VIOLATED)                                                               -2.1081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8096 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[32] (in)                                                             1.9569                     1.0104 &   3.0104 f
  la_oenb[32] (net)                                      2   0.1897 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0104 f
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1154   1.9759   0.9500  -0.0174   0.0960 &   3.1063 f
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1119   0.9500            0.5406 &   3.6469 f
  mprj/buf_i[96] (net)                                   1   0.0054 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0058   0.1119   0.9500  -0.0005  -0.0004 &   3.6465 f
  data arrival time                                                                                                  3.6465

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4290   1.0500   0.0000   2.5476 &   5.4276 r
  clock reconvergence pessimism                                                                           0.0000     5.4276
  clock uncertainty                                                                                       0.1000     5.5276
  library hold time                                                                     1.0000            0.2264     5.7540
  data required time                                                                                                 5.7540
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7540
  data arrival time                                                                                                 -3.6465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2585 
  total derate : arrival time                                                                             0.0354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2938 

  slack (with derating applied) (VIOLATED)                                                               -2.1075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8137 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[30] (in)                                                               6.7969                     3.3234 &   5.3234 r
  io_in[30] (net)                                        2   0.3950 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.3234 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3262   6.8562   0.9500  -2.4584  -2.2331 &   3.0904 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2026   0.9500            0.0124 &   3.1027 r
  mprj/buf_i[222] (net)                                  2   0.0249 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2026   0.9500   0.0000   0.0011 &   3.1038 r
  data arrival time                                                                                                  3.1038

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1222   1.0500   0.0000   2.0748 &   4.9548 r
  clock reconvergence pessimism                                                                           0.0000     4.9548
  clock uncertainty                                                                                       0.1000     5.0548
  library hold time                                                                     1.0000            0.1489     5.2037
  data required time                                                                                                 5.2037
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2037
  data arrival time                                                                                                 -3.1038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2359 
  total derate : arrival time                                                                             0.1420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3779 

  slack (with derating applied) (VIOLATED)                                                               -2.0998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7219 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[49] (in)                                                             4.4602                     2.2194 &   4.2194 r
  la_oenb[49] (net)                                      2   0.2596 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2194 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2340   4.4846   0.9500  -0.7121  -0.5658 &   3.6536 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1618   0.9500            0.1068 &   3.7603 r
  mprj/buf_i[113] (net)                                  2   0.0194 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0426   0.1618   0.9500  -0.0206  -0.0210 &   3.7393 r
  data arrival time                                                                                                  3.7393

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4335   1.0500   0.0000   2.6980 &   5.5779 r
  clock reconvergence pessimism                                                                           0.0000     5.5779
  clock uncertainty                                                                                       0.1000     5.6779
  library hold time                                                                     1.0000            0.1506     5.8286
  data required time                                                                                                 5.8286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8286
  data arrival time                                                                                                 -3.7393
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0892

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2656 
  total derate : arrival time                                                                             0.0519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3175 

  slack (with derating applied) (VIOLATED)                                                               -2.0892 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7718 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          2.2480                     1.1494 &   3.1494 f
  la_data_in[32] (net)                                   2   0.2171 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1494 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3074   2.2651   0.9500  -0.1984  -0.0681 &   3.0813 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1264   0.9500            0.5945 &   3.6758 f
  mprj/buf_i[160] (net)                                  1   0.0098 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0592   0.1264   0.9500  -0.0054  -0.0053 &   3.6705 f
  data arrival time                                                                                                  3.6705

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4290   1.0500   0.0000   2.5482 &   5.4281 r
  clock reconvergence pessimism                                                                           0.0000     5.4281
  clock uncertainty                                                                                       0.1000     5.5281
  library hold time                                                                     1.0000            0.2239     5.7520
  data required time                                                                                                 5.7520
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7520
  data arrival time                                                                                                 -3.6705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2585 
  total derate : arrival time                                                                             0.0489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3074 

  slack (with derating applied) (VIOLATED)                                                               -2.0815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7742 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             2.1880                     1.1197 &   3.1197 f
  la_oenb[44] (net)                                      2   0.2113 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1197 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1631   2.2037   0.9500  -0.0228   0.1137 &   3.2334 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1337   0.9500            0.5937 &   3.8271 f
  mprj/buf_i[108] (net)                                  2   0.0151 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0386   0.1337   0.9500  -0.0036  -0.0034 &   3.8237 f
  data arrival time                                                                                                  3.8237

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4335   1.0500   0.0000   2.6980 &   5.5780 r
  clock reconvergence pessimism                                                                           0.0000     5.5780
  clock uncertainty                                                                                       0.1000     5.6780
  library hold time                                                                     1.0000            0.2227     5.9006
  data required time                                                                                                 5.9006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9006
  data arrival time                                                                                                 -3.8237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2656 
  total derate : arrival time                                                                             0.0398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3055 

  slack (with derating applied) (VIOLATED)                                                               -2.0769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7714 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[31] (in)                                                          2.1464                     1.1063 &   3.1063 f
  la_data_in[31] (net)                                   2   0.2081 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1063 f
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1901   2.1683   0.9500  -0.1034   0.0209 &   3.1271 f
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1280   0.9500            0.5832 &   3.7104 f
  mprj/buf_i[159] (net)                                  2   0.0121 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0193   0.1280   0.9500  -0.0019  -0.0016 &   3.7088 f
  data arrival time                                                                                                  3.7088

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4327   1.0500   0.0000   2.5798 &   5.4598 r
  clock reconvergence pessimism                                                                           0.0000     5.4598
  clock uncertainty                                                                                       0.1000     5.5598
  library hold time                                                                     1.0000            0.2236     5.7834
  data required time                                                                                                 5.7834
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7834
  data arrival time                                                                                                 -3.7088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2600 
  total derate : arrival time                                                                             0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3028 

  slack (with derating applied) (VIOLATED)                                                               -2.0747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7719 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             2.1175                     1.0763 &   3.0763 f
  la_oenb[42] (net)                                      2   0.2039 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0763 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0705   2.1345   0.9500  -0.0058   0.1320 &   3.2083 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1328   0.9500            0.5834 &   3.7917 f
  mprj/buf_i[106] (net)                                  2   0.0161 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0054   0.1328   0.9500  -0.0004   0.0001 &   3.7918 f
  data arrival time                                                                                                  3.7918

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4342   1.0500   0.0000   2.6600 &   5.5400 r
  clock reconvergence pessimism                                                                           0.0000     5.5400
  clock uncertainty                                                                                       0.1000     5.6400
  library hold time                                                                     1.0000            0.2228     5.8628
  data required time                                                                                                 5.8628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8628
  data arrival time                                                                                                 -3.7918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2638 
  total derate : arrival time                                                                             0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3021 

  slack (with derating applied) (VIOLATED)                                                               -2.0710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7689 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[33] (in)                                                             2.1294                     1.0960 &   3.0960 f
  la_oenb[33] (net)                                      2   0.2063 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0960 f
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2219   2.1528   0.9500  -0.1331  -0.0095 &   3.0865 f
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1327   0.9500            0.5859 &   3.6724 f
  mprj/buf_i[97] (net)                                   2   0.0156 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0049   0.1327   0.9500  -0.0004   0.0002 &   3.6726 f
  data arrival time                                                                                                  3.6726

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4290   1.0500   0.0000   2.5375 &   5.4175 r
  clock reconvergence pessimism                                                                           0.0000     5.4175
  clock uncertainty                                                                                       0.1000     5.5175
  library hold time                                                                     1.0000            0.2228     5.7403
  data required time                                                                                                 5.7403
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7403
  data arrival time                                                                                                 -3.6726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2580 
  total derate : arrival time                                                                             0.0444 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3024 

  slack (with derating applied) (VIOLATED)                                                               -2.0677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7653 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[48] (in)                                                             2.2362                     1.1304 &   3.1304 f
  la_oenb[48] (net)                                      2   0.2150 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1304 f
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2564   0.9500   0.0000   0.1546 &   3.2850 f
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1345   0.9500            0.6014 &   3.8864 f
  mprj/buf_i[112] (net)                                  2   0.0148 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0176   0.1345   0.9500  -0.0016  -0.0011 &   3.8853 f
  data arrival time                                                                                                  3.8853

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4329   1.0500   0.0000   2.7130 &   5.5930 r
  clock reconvergence pessimism                                                                           0.0000     5.5930
  clock uncertainty                                                                                       0.1000     5.6930
  library hold time                                                                     1.0000            0.2225     5.9155
  data required time                                                                                                 5.9155
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9155
  data arrival time                                                                                                 -3.8853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2663 
  total derate : arrival time                                                                             0.0399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3062 

  slack (with derating applied) (VIOLATED)                                                               -2.0302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7240 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[34] (in)                                                             2.3900                     1.2499 &   3.2499 f
  la_oenb[34] (net)                                      2   0.2331 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2499 f
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4912   2.4084   0.9500  -0.2943  -0.1759 &   3.0741 f
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1242   0.9500            0.6111 &   3.6852 f
  mprj/buf_i[98] (net)                                   1   0.0069 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1242   0.9500   0.0000   0.0003 &   3.6854 f
  data arrival time                                                                                                  3.6854

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4288   1.0500   0.0000   2.5054 &   5.3854 r
  clock reconvergence pessimism                                                                           0.0000     5.3854
  clock uncertainty                                                                                       0.1000     5.4854
  library hold time                                                                     1.0000            0.2243     5.7097
  data required time                                                                                                 5.7097
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7097
  data arrival time                                                                                                 -3.6854
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0242

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2564 
  total derate : arrival time                                                                             0.0539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3104 

  slack (with derating applied) (VIOLATED)                                                               -2.0242 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7139 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             2.3210                     1.1783 &   3.1783 f
  la_oenb[47] (net)                                      2   0.2236 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1783 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1785   2.3403   0.9500  -0.0463   0.1058 &   3.2841 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1389   0.9500            0.6169 &   3.9009 f
  mprj/buf_i[111] (net)                                  2   0.0171 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0470   0.1389   0.9500  -0.0044  -0.0039 &   3.8970 f
  data arrival time                                                                                                  3.8970

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4329   1.0500   0.0000   2.7136 &   5.5936 r
  clock reconvergence pessimism                                                                           0.0000     5.5936
  clock uncertainty                                                                                       0.1000     5.6936
  library hold time                                                                     1.0000            0.2218     5.9153
  data required time                                                                                                 5.9153
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9153
  data arrival time                                                                                                 -3.8970
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0183

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2664 
  total derate : arrival time                                                                             0.0432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3095 

  slack (with derating applied) (VIOLATED)                                                               -2.0183 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7088 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               5.6384                     2.7887 &   4.7887 r
  io_in[28] (net)                                        2   0.3283 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7887 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1651   5.6733   0.9500  -1.8488  -1.6989 &   3.0897 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1853   0.9500            0.0621 &   3.1518 r
  mprj/buf_i[220] (net)                                  2   0.0240 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1854   0.9500   0.0000   0.0010 &   3.1528 r
  data arrival time                                                                                                  3.1528

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1282   1.0500   0.0000   2.0352 &   4.9152 r
  clock reconvergence pessimism                                                                           0.0000     4.9152
  clock uncertainty                                                                                       0.1000     5.0152
  library hold time                                                                     1.0000            0.1496     5.1648
  data required time                                                                                                 5.1648
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1648
  data arrival time                                                                                                 -3.1528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2341 
  total derate : arrival time                                                                             0.1085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3426 

  slack (with derating applied) (VIOLATED)                                                               -2.0120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6694 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             2.3351                     1.1767 &   3.1767 f
  la_oenb[46] (net)                                      2   0.2244 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1767 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2264   2.3572   0.9500  -0.0621   0.0994 &   3.2761 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1520   0.9500            0.6330 &   3.9091 f
  mprj/buf_i[110] (net)                                  2   0.0281 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0523   0.1520   0.9500  -0.0086  -0.0080 &   3.9011 f
  data arrival time                                                                                                  3.9011

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4329   1.0500   0.0000   2.7137 &   5.5937 r
  clock reconvergence pessimism                                                                           0.0000     5.5937
  clock uncertainty                                                                                       0.1000     5.6937
  library hold time                                                                     1.0000            0.2188     5.9125
  data required time                                                                                                 5.9125
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9125
  data arrival time                                                                                                 -3.9011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2664 
  total derate : arrival time                                                                             0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3119 

  slack (with derating applied) (VIOLATED)                                                               -2.0113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6994 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[24] (in)                                                             2.2641                     1.1688 &   3.1688 f
  la_oenb[24] (net)                                      2   0.2198 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1688 f
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2287   2.2880   0.9500  -0.1273   0.0013 &   3.1701 f
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1371   0.9500            0.6082 &   3.7783 f
  mprj/buf_i[88] (net)                                   2   0.0164 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0221   0.1371   0.9500  -0.0021  -0.0017 &   3.7766 f
  data arrival time                                                                                                  3.7766

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4329   1.0500   0.0000   2.5831 &   5.4631 r
  clock reconvergence pessimism                                                                           0.0000     5.4631
  clock uncertainty                                                                                       0.1000     5.5631
  library hold time                                                                     1.0000            0.2221     5.7851
  data required time                                                                                                 5.7851
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7851
  data arrival time                                                                                                 -3.7766
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0085

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2601 
  total derate : arrival time                                                                             0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3058 

  slack (with derating applied) (VIOLATED)                                                               -2.0085 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7027 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             2.4658                     1.2437 &   3.2437 f
  la_oenb[52] (net)                                      2   0.2371 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2437 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2789   2.4901   0.9500  -0.1246   0.0446 &   3.2883 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1244   0.9500            0.6219 &   3.9102 f
  mprj/buf_i[116] (net)                                  1   0.0060 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0314   0.1244   0.9500  -0.0028  -0.0027 &   3.9075 f
  data arrival time                                                                                                  3.9075

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4330   1.0500   0.0000   2.7110 &   5.5910 r
  clock reconvergence pessimism                                                                           0.0000     5.5910
  clock uncertainty                                                                                       0.1000     5.6910
  library hold time                                                                     1.0000            0.2242     5.9152
  data required time                                                                                                 5.9152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9152
  data arrival time                                                                                                 -3.9075
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2662 
  total derate : arrival time                                                                             0.0483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3146 

  slack (with derating applied) (VIOLATED)                                                               -2.0077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6931 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          2.3968                     1.2175 &   3.2175 f
  la_data_in[40] (net)                                   2   0.2310 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2175 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3455   2.4168   0.9500  -0.2223  -0.0782 &   3.1393 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1364   0.9500            0.6240 &   3.7632 f
  mprj/buf_i[168] (net)                                  2   0.0136 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0068   0.1364   0.9500  -0.0007  -0.0003 &   3.7629 f
  data arrival time                                                                                                  3.7629

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4289   1.0500   0.0000   2.5671 &   5.4470 r
  clock reconvergence pessimism                                                                           0.0000     5.4470
  clock uncertainty                                                                                       0.1000     5.5470
  library hold time                                                                     1.0000            0.2222     5.7692
  data required time                                                                                                 5.7692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7692
  data arrival time                                                                                                 -3.7629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0063

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2594 
  total derate : arrival time                                                                             0.0522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3116 

  slack (with derating applied) (VIOLATED)                                                               -2.0063 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6948 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          2.4965                     1.2656 &   3.2656 f
  la_data_in[41] (net)                                   2   0.2405 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2656 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4454   2.5174   0.9500  -0.2721  -0.1205 &   3.1451 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1381   0.9500            0.6387 &   3.7838 f
  mprj/buf_i[169] (net)                                  2   0.0133 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0234   0.1381   0.9500  -0.0023  -0.0020 &   3.7818 f
  data arrival time                                                                                                  3.7818

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4289   1.0500   0.0000   2.5691 &   5.4491 r
  clock reconvergence pessimism                                                                           0.0000     5.4491
  clock uncertainty                                                                                       0.1000     5.5491
  library hold time                                                                     1.0000            0.2219     5.7710
  data required time                                                                                                 5.7710
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7710
  data arrival time                                                                                                 -3.7818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9892

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2595 
  total derate : arrival time                                                                             0.0561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3155 

  slack (with derating applied) (VIOLATED)                                                               -1.9892 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6737 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[10] (in)                                                               7.6020                     3.8662 &   5.8662 r
  io_in[10] (net)                                        2   0.4475 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.8662 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.4658   7.6240   0.9500  -3.1465  -3.0608 &   2.8053 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2273   0.9500           -0.0115 &   2.7939 r
  mprj/buf_i[202] (net)                                  2   0.0318 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2274   0.9500   0.0000   0.0026 &   2.7965 r
  data arrival time                                                                                                  2.7965

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0821   1.0500   0.0000   1.6541 &   4.5341 r
  clock reconvergence pessimism                                                                           0.0000     4.5341
  clock uncertainty                                                                                       0.1000     4.6341
  library hold time                                                                     1.0000            0.1478     4.7819
  data required time                                                                                                 4.7819
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7819
  data arrival time                                                                                                 -2.7965
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9854

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2159 
  total derate : arrival time                                                                             0.1708 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3867 

  slack (with derating applied) (VIOLATED)                                                               -1.9854 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5987 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          2.4704                     1.2533 &   3.2533 f
  la_data_in[38] (net)                                   2   0.2380 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2533 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4609   2.4912   0.9500  -0.2702  -0.1193 &   3.1340 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1360   0.9500            0.6333 &   3.7673 f
  mprj/buf_i[166] (net)                                  2   0.0125 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0094   0.1360   0.9500  -0.0008  -0.0004 &   3.7669 f
  data arrival time                                                                                                  3.7669

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4290   1.0500   0.0000   2.5471 &   5.4271 r
  clock reconvergence pessimism                                                                           0.0000     5.4271
  clock uncertainty                                                                                       0.1000     5.5271
  library hold time                                                                     1.0000            0.2223     5.7493
  data required time                                                                                                 5.7493
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7493
  data arrival time                                                                                                 -3.7669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2584 
  total derate : arrival time                                                                             0.0556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3140 

  slack (with derating applied) (VIOLATED)                                                               -1.9824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6684 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             2.2739                     1.1836 &   3.1836 f
  la_oenb[40] (net)                                      2   0.2216 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1836 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2306   2.2938   0.9500  -0.1081   0.0190 &   3.2027 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1292   0.9500            0.6011 &   3.8038 f
  mprj/buf_i[104] (net)                                  2   0.0111 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1292   0.9500   0.0000   0.0004 &   3.8041 f
  data arrival time                                                                                                  3.8041

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4289   1.0500   0.0000   2.5672 &   5.4472 r
  clock reconvergence pessimism                                                                           0.0000     5.4472
  clock uncertainty                                                                                       0.1000     5.5472
  library hold time                                                                     1.0000            0.2234     5.7706
  data required time                                                                                                 5.7706
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7706
  data arrival time                                                                                                 -3.8041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2594 
  total derate : arrival time                                                                             0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3034 

  slack (with derating applied) (VIOLATED)                                                               -1.9665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6631 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             2.2831                     1.1610 &   3.1610 f
  la_oenb[50] (net)                                      2   0.2201 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1610 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1142   2.3030   0.9500  -0.0094   0.1434 &   3.3044 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1266   0.9500            0.5997 &   3.9040 f
  mprj/buf_i[114] (net)                                  1   0.0094 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0682   0.1266   0.9500  -0.0063  -0.0063 &   3.8978 f
  data arrival time                                                                                                  3.8978

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4342   1.0500   0.0000   2.6602 &   5.5402 r
  clock reconvergence pessimism                                                                           0.0000     5.5402
  clock uncertainty                                                                                       0.1000     5.6402
  library hold time                                                                     1.0000            0.2239     5.8641
  data required time                                                                                                 5.8641
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8641
  data arrival time                                                                                                 -3.8978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9663

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2638 
  total derate : arrival time                                                                             0.0404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3042 

  slack (with derating applied) (VIOLATED)                                                               -1.9663 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6621 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[21] (in)                                                               4.3382                     2.2375 &   4.2375 r
  io_in[21] (net)                                        2   0.2541 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2375 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0594   4.3430   0.9500  -1.2635  -1.2326 &   3.0049 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1801   0.9500            0.1270 &   3.1319 r
  mprj/buf_i[213] (net)                                  2   0.0298 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1803   0.9500   0.0000   0.0032 &   3.1351 r
  data arrival time                                                                                                  3.1351

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1342   1.0500   0.0000   1.9639 &   4.8439 r
  clock reconvergence pessimism                                                                           0.0000     4.8439
  clock uncertainty                                                                                       0.1000     4.9439
  library hold time                                                                     1.0000            0.1498     5.0938
  data required time                                                                                                 5.0938
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0938
  data arrival time                                                                                                 -3.1351
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2307 
  total derate : arrival time                                                                             0.0750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3056 

  slack (with derating applied) (VIOLATED)                                                               -1.9587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6530 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[51] (in)                                                             2.3924                     1.2217 &   3.2217 f
  la_oenb[51] (net)                                      2   0.2310 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2217 f
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1949   2.4097   0.9500  -0.0280   0.1248 &   3.3465 f
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1258   0.9500            0.6128 &   3.9593 f
  mprj/buf_i[115] (net)                                  1   0.0077 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0199   0.1258   0.9500  -0.0019  -0.0017 &   3.9575 f
  data arrival time                                                                                                  3.9575

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4332   1.0500   0.0000   2.7067 &   5.5867 r
  clock reconvergence pessimism                                                                           0.0000     5.5867
  clock uncertainty                                                                                       0.1000     5.6867
  library hold time                                                                     1.0000            0.2240     5.9107
  data required time                                                                                                 5.9107
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9107
  data arrival time                                                                                                 -3.9575
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2660 
  total derate : arrival time                                                                             0.0419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3079 

  slack (with derating applied) (VIOLATED)                                                               -1.9532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6453 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          2.1142                     1.1016 &   3.1016 f
  la_data_in[14] (net)                                   2   0.2058 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1016 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3503   2.1310   0.9500  -0.2406  -0.1381 &   2.9635 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1174   0.9500            0.5676 &   3.5311 f
  mprj/buf_i[142] (net)                                  1   0.0064 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1174   0.9500   0.0000   0.0002 &   3.5313 f
  data arrival time                                                                                                  3.5313

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4005   1.0500   0.0000   2.2695 &   5.1495 r
  clock reconvergence pessimism                                                                           0.0000     5.1495
  clock uncertainty                                                                                       0.1000     5.2495
  library hold time                                                                     1.0000            0.2254     5.4749
  data required time                                                                                                 5.4749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4749
  data arrival time                                                                                                 -3.5313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2452 
  total derate : arrival time                                                                             0.0479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2932 

  slack (with derating applied) (VIOLATED)                                                               -1.9436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6504 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          2.4576                     1.2365 &   3.2365 f
  la_data_in[37] (net)                                   2   0.2361 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2365 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3816   2.4810   0.9500  -0.2196  -0.0602 &   3.1763 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1286   0.9500            0.6249 &   3.8011 f
  mprj/buf_i[165] (net)                                  1   0.0085 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1287   0.9500   0.0000   0.0003 &   3.8014 f
  data arrival time                                                                                                  3.8014

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4290   1.0500   0.0000   2.5352 &   5.4152 r
  clock reconvergence pessimism                                                                           0.0000     5.4152
  clock uncertainty                                                                                       0.1000     5.5152
  library hold time                                                                     1.0000            0.2235     5.7387
  data required time                                                                                                 5.7387
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7387
  data arrival time                                                                                                 -3.8014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2579 
  total derate : arrival time                                                                             0.0529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3107 

  slack (with derating applied) (VIOLATED)                                                               -1.9373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6266 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             4.0737                     2.0507 &   4.0507 r
  la_oenb[10] (net)                                      2   0.2378 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0507 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4847   4.0877   0.9500  -0.9403  -0.8505 &   3.2002 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1268   0.9500            0.0966 &   3.2968 r
  mprj/buf_i[74] (net)                                   1   0.0036 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1268   0.9500   0.0000   0.0001 &   3.2969 r
  data arrival time                                                                                                  3.2969

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.3755   1.0500   0.0000   2.1003 &   4.9803 r
  clock reconvergence pessimism                                                                           0.0000     4.9803
  clock uncertainty                                                                                       0.1000     5.0803
  library hold time                                                                     1.0000            0.1520     5.2323
  data required time                                                                                                 5.2323
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2323
  data arrival time                                                                                                 -3.2969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9354

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2372 
  total derate : arrival time                                                                             0.0593 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2965 

  slack (with derating applied) (VIOLATED)                                                               -1.9354 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6390 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               1.3300                     0.6964 &   2.6964 f
  io_in[20] (net)                                        2   0.1295 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6964 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3366   0.9500   0.0000   0.0560 &   2.7524 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1278   0.9500            0.4631 &   3.2155 f
  mprj/buf_i[212] (net)                                  2   0.0299 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1280   0.9500   0.0000   0.0023 &   3.2178 f
  data arrival time                                                                                                  3.2178

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1341   1.0500   0.0000   1.9456 &   4.8256 r
  clock reconvergence pessimism                                                                           0.0000     4.8256
  clock uncertainty                                                                                       0.1000     4.9256
  library hold time                                                                     1.0000            0.2236     5.1492
  data required time                                                                                                 5.1492
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1492
  data arrival time                                                                                                 -3.2178
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2298 
  total derate : arrival time                                                                             0.0274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2572 

  slack (with derating applied) (VIOLATED)                                                               -1.9315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6742 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[39] (in)                                                             2.9029                     1.4680 &   3.4680 f
  la_oenb[39] (net)                                      2   0.2798 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4680 f
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8682   2.9296   0.9500  -0.5098  -0.3341 &   3.1339 f
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1487   0.9500            0.7024 &   3.8363 f
  mprj/buf_i[103] (net)                                  2   0.0141 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1487   0.9500   0.0000   0.0005 &   3.8368 f
  data arrival time                                                                                                  3.8368

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4289   1.0500   0.0000   2.5646 &   5.4446 r
  clock reconvergence pessimism                                                                           0.0000     5.4446
  clock uncertainty                                                                                       0.1000     5.5446
  library hold time                                                                     1.0000            0.2197     5.7642
  data required time                                                                                                 5.7642
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7642
  data arrival time                                                                                                 -3.8368
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2593 
  total derate : arrival time                                                                             0.0731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3323 

  slack (with derating applied) (VIOLATED)                                                               -1.9274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5951 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[35] (in)                                                          2.5286                     1.2728 &   3.2728 f
  la_data_in[35] (net)                                   2   0.2430 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2728 f
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4297   2.5518   0.9500  -0.2517  -0.0888 &   3.1840 f
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1292   0.9500            0.6346 &   3.8186 f
  mprj/buf_i[163] (net)                                  1   0.0080 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1292   0.9500   0.0000   0.0003 &   3.8189 f
  data arrival time                                                                                                  3.8189

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4303   1.0500   0.0000   2.5262 &   5.4062 r
  clock reconvergence pessimism                                                                           0.0000     5.4062
  clock uncertainty                                                                                       0.1000     5.5062
  library hold time                                                                     1.0000            0.2234     5.7296
  data required time                                                                                                 5.7296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7296
  data arrival time                                                                                                 -3.8189
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2574 
  total derate : arrival time                                                                             0.0552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3127 

  slack (with derating applied) (VIOLATED)                                                               -1.9107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5980 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             2.4678                     1.2449 &   3.2449 f
  la_oenb[53] (net)                                      2   0.2374 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2449 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1194   2.4925   0.9500  -0.0411   0.1355 &   3.3804 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1314   0.9500            0.6290 &   4.0093 f
  mprj/buf_i[117] (net)                                  1   0.0099 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1314   0.9500   0.0000   0.0003 &   4.0097 f
  data arrival time                                                                                                  4.0097

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4329   1.0500   0.0000   2.7137 &   5.5937 r
  clock reconvergence pessimism                                                                           0.0000     5.5937
  clock uncertainty                                                                                       0.1000     5.6937
  library hold time                                                                     1.0000            0.2230     5.9168
  data required time                                                                                                 5.9168
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9168
  data arrival time                                                                                                 -4.0097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9071

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2664 
  total derate : arrival time                                                                             0.0446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3110 

  slack (with derating applied) (VIOLATED)                                                               -1.9071 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5961 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[55] (in)                                                             2.8468                     1.4277 &   3.4277 f
  la_oenb[55] (net)                                      2   0.2736 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4277 f
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7307   2.8777   0.9500  -0.4184  -0.2271 &   3.2006 f
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1614   0.9500            0.7095 &   3.9101 f
  mprj/buf_i[119] (net)                                  2   0.0258 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0121   0.1615   0.9500  -0.0013  -0.0002 &   3.9099 f
  data arrival time                                                                                                  3.9099

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4337   1.0500   0.0000   2.6102 &   5.4902 r
  clock reconvergence pessimism                                                                           0.0000     5.4902
  clock uncertainty                                                                                       0.1000     5.5902
  library hold time                                                                     1.0000            0.2163     5.8065
  data required time                                                                                                 5.8065
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8065
  data arrival time                                                                                                 -3.9099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2614 
  total derate : arrival time                                                                             0.0696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3310 

  slack (with derating applied) (VIOLATED)                                                               -1.8966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5656 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          2.4942                     1.2564 &   3.2564 f
  la_data_in[36] (net)                                   2   0.2397 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2564 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4059   2.5170   0.9500  -0.2325  -0.0713 &   3.1851 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1258   0.9500            0.6268 &   3.8120 f
  mprj/buf_i[164] (net)                                  1   0.0065 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0102   0.1258   0.9500  -0.0008  -0.0006 &   3.8113 f
  data arrival time                                                                                                  3.8113

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4288   1.0500   0.0000   2.5027 &   5.3826 r
  clock reconvergence pessimism                                                                           0.0000     5.3826
  clock uncertainty                                                                                       0.1000     5.4826
  library hold time                                                                     1.0000            0.2240     5.7066
  data required time                                                                                                 5.7066
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7066
  data arrival time                                                                                                 -3.8113
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2563 
  total derate : arrival time                                                                             0.0538 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3101 

  slack (with derating applied) (VIOLATED)                                                               -1.8953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5853 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           6.5186                     3.3106 &   5.3106 r
  la_data_in[3] (net)                                    2   0.3832 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3106 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8543   6.5370   0.9500  -2.2994  -2.2031 &   3.1076 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1734   0.9500            0.0016 &   3.1092 r
  mprj/buf_i[131] (net)                                  2   0.0106 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0118   0.1734   0.9500  -0.0048  -0.0047 &   3.1044 r
  data arrival time                                                                                                  3.1044

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.2680   1.0500   0.0000   1.8694 &   4.7494 r
  clock reconvergence pessimism                                                                           0.0000     4.7494
  clock uncertainty                                                                                       0.1000     4.8494
  library hold time                                                                     1.0000            0.1501     4.9996
  data required time                                                                                                 4.9996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9996
  data arrival time                                                                                                 -3.1044
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2262 
  total derate : arrival time                                                                             0.1264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3526 

  slack (with derating applied) (VIOLATED)                                                               -1.8951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5425 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          2.1119                     1.1088 &   3.1088 f
  la_data_in[11] (net)                                   2   0.2060 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1088 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5942   2.1258   0.9500  -0.3490  -0.2595 &   2.8493 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1141   0.9500            0.5636 &   3.4129 f
  mprj/buf_i[139] (net)                                  1   0.0045 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1141   0.9500   0.0000   0.0001 &   3.4130 f
  data arrival time                                                                                                  3.4130

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3758   1.0500   0.0000   2.1015 &   4.9814 r
  clock reconvergence pessimism                                                                           0.0000     4.9814
  clock uncertainty                                                                                       0.1000     5.0814
  library hold time                                                                     1.0000            0.2260     5.3074
  data required time                                                                                                 5.3074
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3074
  data arrival time                                                                                                 -3.4130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2372 
  total derate : arrival time                                                                             0.0527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2900 

  slack (with derating applied) (VIOLATED)                                                               -1.8945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6045 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               1.4774                     0.7854 &   2.7854 f
  io_in[18] (net)                                        2   0.1442 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7854 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1179   1.4825   0.9500  -0.0751  -0.0248 &   2.7606 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1346   0.9500            0.4920 &   3.2526 f
  mprj/buf_i[210] (net)                                  2   0.0316 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1347   0.9500   0.0000   0.0023 &   3.2549 f
  data arrival time                                                                                                  3.2549

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1341   1.0500   0.0000   1.9469 &   4.8268 r
  clock reconvergence pessimism                                                                           0.0000     4.8268
  clock uncertainty                                                                                       0.1000     4.9268
  library hold time                                                                     1.0000            0.2225     5.1493
  data required time                                                                                                 5.1493
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1493
  data arrival time                                                                                                 -3.2549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8944

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2298 
  total derate : arrival time                                                                             0.0326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2625 

  slack (with derating applied) (VIOLATED)                                                               -1.8944 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6320 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          1.8557                     0.9579 &   2.9579 f
  la_data_in[18] (net)                                   2   0.1798 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9579 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8736   0.9500   0.0000   0.1072 &   3.0651 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1086   0.9500            0.5231 &   3.5882 f
  mprj/buf_i[146] (net)                                  1   0.0049 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1086   0.9500   0.0000   0.0002 &   3.5884 f
  data arrival time                                                                                                  3.5884

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3954   1.0500   0.0000   2.2349 &   5.1149 r
  clock reconvergence pessimism                                                                           0.0000     5.1149
  clock uncertainty                                                                                       0.1000     5.2149
  library hold time                                                                     1.0000            0.2269     5.4419
  data required time                                                                                                 5.4419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4419
  data arrival time                                                                                                 -3.5884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2436 
  total derate : arrival time                                                                             0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2768 

  slack (with derating applied) (VIOLATED)                                                               -1.8535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5767 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             1.9025                     0.9915 &   2.9915 f
  la_oenb[17] (net)                                      2   0.1850 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9915 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9173   0.9500   0.0000   0.0993 &   3.0908 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1098   0.9500            0.5303 &   3.6211 f
  mprj/buf_i[81] (net)                                   1   0.0050 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1098   0.9500   0.0000   0.0001 &   3.6212 f
  data arrival time                                                                                                  3.6212

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4005   1.0500   0.0000   2.2627 &   5.1427 r
  clock reconvergence pessimism                                                                           0.0000     5.1427
  clock uncertainty                                                                                       0.1000     5.2427
  library hold time                                                                     1.0000            0.2267     5.4694
  data required time                                                                                                 5.4694
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4694
  data arrival time                                                                                                 -3.6212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8482

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2449 
  total derate : arrival time                                                                             0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2780 

  slack (with derating applied) (VIOLATED)                                                               -1.8482 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5702 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[59] (in)                                                             4.7385                     2.3437 &   4.3437 r
  la_oenb[59] (net)                                      2   0.2756 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3437 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2857   4.7687   0.9500  -0.7596  -0.5826 &   3.7611 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1877   0.9500            0.1099 &   3.8710 r
  mprj/buf_i[123] (net)                                  2   0.0306 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0528   0.1879   0.9500  -0.0270  -0.0246 &   3.8464 r
  data arrival time                                                                                                  3.8464

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4321   1.0500   0.0000   2.5617 &   5.4416 r
  clock reconvergence pessimism                                                                           0.0000     5.4416
  clock uncertainty                                                                                       0.1000     5.5416
  library hold time                                                                     1.0000            0.1495     5.6911
  data required time                                                                                                 5.6911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6911
  data arrival time                                                                                                 -3.8464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2591 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3157 

  slack (with derating applied) (VIOLATED)                                                               -1.8448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5290 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          2.8086                     1.4145 &   3.4145 f
  la_data_in[56] (net)                                   2   0.2704 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4145 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6246   2.8396   0.9500  -0.3493  -0.1588 &   3.2558 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1608   0.9500            0.7040 &   3.9598 f
  mprj/buf_i[184] (net)                                  2   0.0260 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0453   0.1609   0.9500  -0.0043  -0.0035 &   3.9563 f
  data arrival time                                                                                                  3.9563

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4335   1.0500   0.0000   2.6020 &   5.4820 r
  clock reconvergence pessimism                                                                           0.0000     5.4820
  clock uncertainty                                                                                       0.1000     5.5820
  library hold time                                                                     1.0000            0.2165     5.7985
  data required time                                                                                                 5.7985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7985
  data arrival time                                                                                                 -3.9563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2610 
  total derate : arrival time                                                                             0.0657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3268 

  slack (with derating applied) (VIOLATED)                                                               -1.8422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5154 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                          5.1152                     2.5522 &   4.5522 r
  la_data_in[34] (net)                                   2   0.2984 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5522 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8119   5.1422   0.9500  -0.9478  -0.7881 &   3.7641 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1609   0.9500            0.0695 &   3.8336 r
  mprj/buf_i[162] (net)                                  2   0.0137 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0104   0.1609   0.9500  -0.0018  -0.0014 &   3.8323 r
  data arrival time                                                                                                  3.8323

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4289   1.0500   0.0000   2.5223 &   5.4023 r
  clock reconvergence pessimism                                                                           0.0000     5.4023
  clock uncertainty                                                                                       0.1000     5.5023
  library hold time                                                                     1.0000            0.1507     5.6529
  data required time                                                                                                 5.6529
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6529
  data arrival time                                                                                                 -3.8323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2573 
  total derate : arrival time                                                                             0.0621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3193 

  slack (with derating applied) (VIOLATED)                                                               -1.8207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5014 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[24] (in)                                                               6.9840                     3.4906 &   5.4906 r
  io_in[24] (net)                                        2   0.4084 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4906 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.2019   7.0162   0.9500  -2.3437  -2.1761 &   3.3146 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2315   0.9500            0.0266 &   3.3412 r
  mprj/buf_i[216] (net)                                  2   0.0388 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0557   0.2316   0.9500  -0.0303  -0.0286 &   3.3126 r
  data arrival time                                                                                                  3.3126

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1338   1.0500   0.0000   2.0039 &   4.8839 r
  clock reconvergence pessimism                                                                           0.0000     4.8839
  clock uncertainty                                                                                       0.1000     4.9839
  library hold time                                                                     1.0000            0.1476     5.1315
  data required time                                                                                                 5.1315
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1315
  data arrival time                                                                                                 -3.3126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2326 
  total derate : arrival time                                                                             0.1353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3678 

  slack (with derating applied) (VIOLATED)                                                               -1.8189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4511 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          3.0189                     1.5093 &   3.5093 f
  la_data_in[58] (net)                                   2   0.2899 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5093 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8712   3.0530   0.9500  -0.4905  -0.2849 &   3.2244 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1631   0.9500            0.7336 &   3.9580 f
  mprj/buf_i[186] (net)                                  2   0.0240 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0277   0.1631   0.9500  -0.0026  -0.0014 &   3.9565 f
  data arrival time                                                                                                  3.9565

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4289   1.0500   0.0000   2.5605 &   5.4404 r
  clock reconvergence pessimism                                                                           0.0000     5.4404
  clock uncertainty                                                                                       0.1000     5.5404
  library hold time                                                                     1.0000            0.2159     5.7563
  data required time                                                                                                 5.7563
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7563
  data arrival time                                                                                                 -3.9565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2591 
  total derate : arrival time                                                                             0.0754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3345 

  slack (with derating applied) (VIOLATED)                                                               -1.7998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4653 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               6.3638                     3.2288 &   5.2288 r
  io_in[15] (net)                                        2   0.3739 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2288 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.9051   6.3799   0.9500  -2.2016  -2.1055 &   3.1233 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2036   0.9500            0.0397 &   3.1630 r
  mprj/buf_i[207] (net)                                  2   0.0292 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2037   0.9500   0.0000   0.0013 &   3.1643 r
  data arrival time                                                                                                  3.1643

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1198   1.0500   0.0000   1.8103 &   4.6903 r
  clock reconvergence pessimism                                                                           0.0000     4.6903
  clock uncertainty                                                                                       0.1000     4.7903
  library hold time                                                                     1.0000            0.1488     4.9391
  data required time                                                                                                 4.9391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9391
  data arrival time                                                                                                 -3.1643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7748

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2233 
  total derate : arrival time                                                                             0.1231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3464 

  slack (with derating applied) (VIOLATED)                                                               -1.7748 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4284 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[59] (in)                                                          5.2126                     2.5760 &   4.5760 r
  la_data_in[59] (net)                                   2   0.3033 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5760 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5654   5.2468   0.9500  -0.9247  -0.7314 &   3.8446 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2039   0.9500            0.0984 &   3.9430 r
  mprj/buf_i[187] (net)                                  2   0.0365 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0546   0.2042   0.9500  -0.0283  -0.0258 &   3.9172 r
  data arrival time                                                                                                  3.9172

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4290   1.0500   0.0000   2.5465 &   5.4265 r
  clock reconvergence pessimism                                                                           0.0000     5.4265
  clock uncertainty                                                                                       0.1000     5.5265
  library hold time                                                                     1.0000            0.1488     5.6753
  data required time                                                                                                 5.6753
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6753
  data arrival time                                                                                                 -3.9172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2584 
  total derate : arrival time                                                                             0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3240 

  slack (with derating applied) (VIOLATED)                                                               -1.7581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4340 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[56] (in)                                                             2.4253                     1.2259 &   3.2259 f
  la_oenb[56] (net)                                      2   0.2334 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2259 f
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0875   2.4492   0.9500  -0.0072   0.1653 &   3.3912 f
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1683   0.9500            0.6585 &   4.0497 f
  mprj/buf_i[120] (net)                                  2   0.0376 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0774   0.1685   0.9500  -0.0157  -0.0134 &   4.0363 f
  data arrival time                                                                                                  4.0363

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4332   1.0500   0.0000   2.5926 &   5.4725 r
  clock reconvergence pessimism                                                                           0.0000     5.4725
  clock uncertainty                                                                                       0.1000     5.5725
  library hold time                                                                     1.0000            0.2145     5.7870
  data required time                                                                                                 5.7870
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7870
  data arrival time                                                                                                 -4.0363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7507

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2606 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3057 

  slack (with derating applied) (VIOLATED)                                                               -1.7507 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4451 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             3.0451                     1.5375 &   3.5375 f
  la_oenb[54] (net)                                      2   0.2934 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5375 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6705   3.0743   0.9500  -0.3797  -0.1818 &   3.3557 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1642   0.9500            0.7372 &   4.0929 f
  mprj/buf_i[118] (net)                                  2   0.0244 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0442   0.1642   0.9500  -0.0044  -0.0036 &   4.0893 f
  data arrival time                                                                                                  4.0893

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4341   1.0500   0.0000   2.6378 &   5.5178 r
  clock reconvergence pessimism                                                                           0.0000     5.5178
  clock uncertainty                                                                                       0.1000     5.6178
  library hold time                                                                     1.0000            0.2156     5.8334
  data required time                                                                                                 5.8334
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8334
  data arrival time                                                                                                 -4.0893
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2628 
  total derate : arrival time                                                                             0.0695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3322 

  slack (with derating applied) (VIOLATED)                                                               -1.7441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4119 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[60] (in)                                                             2.3745                     1.2018 &   3.2018 f
  la_oenb[60] (net)                                      2   0.2286 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2018 f
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3965   0.9500   0.0000   0.1675 &   3.3692 f
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1635   0.9500            0.6460 &   4.0152 f
  mprj/buf_i[124] (net)                                  2   0.0342 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0114   0.1638   0.9500  -0.0009   0.0028 &   4.0180 f
  data arrival time                                                                                                  4.0180

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4314   1.0500   0.0000   2.5474 &   5.4274 r
  clock reconvergence pessimism                                                                           0.0000     5.4274
  clock uncertainty                                                                                       0.1000     5.5274
  library hold time                                                                     1.0000            0.2157     5.7431
  data required time                                                                                                 5.7431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7431
  data arrival time                                                                                                 -4.0180
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2584 
  total derate : arrival time                                                                             0.0431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3015 

  slack (with derating applied) (VIOLATED)                                                               -1.7251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4236 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[58] (in)                                                             2.4999                     1.2479 &   3.2479 f
  la_oenb[58] (net)                                      2   0.2396 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2479 f
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5278   0.9500   0.0000   0.1926 &   3.4405 f
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1506   0.9500            0.6535 &   4.0940 f
  mprj/buf_i[122] (net)                                  2   0.0237 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0191   0.1506   0.9500  -0.0018  -0.0006 &   4.0933 f
  data arrival time                                                                                                  4.0933

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4289   1.0500   0.0000   2.5582 &   5.4381 r
  clock reconvergence pessimism                                                                           0.0000     5.4381
  clock uncertainty                                                                                       0.1000     5.5381
  library hold time                                                                     1.0000            0.2191     5.7573
  data required time                                                                                                 5.7573
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7573
  data arrival time                                                                                                 -4.0933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6640

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2590 
  total derate : arrival time                                                                             0.0447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3037 

  slack (with derating applied) (VIOLATED)                                                               -1.6640 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3603 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[6] (in)                                                              4.1666                     2.1074 &   4.1074 r
  la_oenb[6] (net)                                       2   0.2437 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1074 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5403   4.1784   0.9500  -0.9350  -0.8472 &   3.2601 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1300   0.9500            0.0945 &   3.3546 r
  mprj/buf_i[70] (net)                                   1   0.0046 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1300   0.9500   0.0000   0.0002 &   3.3548 r
  data arrival time                                                                                                  3.3548

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2683   1.0500   0.0000   1.8794 &   4.7594 r
  clock reconvergence pessimism                                                                           0.0000     4.7594
  clock uncertainty                                                                                       0.1000     4.8594
  library hold time                                                                     1.0000            0.1519     5.0113
  data required time                                                                                                 5.0113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0113
  data arrival time                                                                                                 -3.3548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2266 
  total derate : arrival time                                                                             0.0588 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2855 

  slack (with derating applied) (VIOLATED)                                                               -1.6565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3711 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[61] (in)                                                             3.0059                     1.4803 &   3.4803 f
  la_oenb[61] (net)                                      2   0.2871 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4803 f
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8429   3.0474   0.9500  -0.4756  -0.2506 &   3.2298 f
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1923   0.9500            0.7577 &   3.9874 f
  mprj/buf_i[125] (net)                                  2   0.0438 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0160   0.1929   0.9500  -0.0013   0.0043 &   3.9917 f
  data arrival time                                                                                                  3.9917

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4253   1.0500   0.0000   2.4454 &   5.3254 r
  clock reconvergence pessimism                                                                           0.0000     5.3254
  clock uncertainty                                                                                       0.1000     5.4254
  library hold time                                                                     1.0000            0.2081     5.6335
  data required time                                                                                                 5.6335
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6335
  data arrival time                                                                                                 -3.9917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2536 
  total derate : arrival time                                                                             0.0771 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3307 

  slack (with derating applied) (VIOLATED)                                                               -1.6418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3111 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               1.9725                     1.0423 &   3.0423 f
  io_in[17] (net)                                        2   0.1930 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0423 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2921   1.9820   0.9500  -0.1905  -0.1134 &   2.9289 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1499   0.9500            0.5781 &   3.5069 f
  mprj/buf_i[209] (net)                                  2   0.0329 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1500   0.9500   0.0000   0.0023 &   3.5092 f
  data arrival time                                                                                                  3.5092

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1340   1.0500   0.0000   1.9472 &   4.8272 r
  clock reconvergence pessimism                                                                           0.0000     4.8272
  clock uncertainty                                                                                       0.1000     4.9272
  library hold time                                                                     1.0000            0.2193     5.1465
  data required time                                                                                                 5.1465
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1465
  data arrival time                                                                                                 -3.5092
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2299 
  total derate : arrival time                                                                             0.0446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2745 

  slack (with derating applied) (VIOLATED)                                                               -1.6373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3628 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           1.9327                     0.9995 &   2.9995 f
  la_data_in[9] (net)                                    2   0.1875 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9995 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0604   1.9508   0.9500  -0.0050   0.1057 &   3.1052 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1076   0.9500            0.5328 &   3.6380 f
  mprj/buf_i[137] (net)                                  1   0.0031 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1076   0.9500   0.0000   0.0001 &   3.6381 f
  data arrival time                                                                                                  3.6381

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3519   1.0500   0.0000   2.0677 &   4.9477 r
  clock reconvergence pessimism                                                                           0.0000     4.9477
  clock uncertainty                                                                                       0.1000     5.0477
  library hold time                                                                     1.0000            0.2271     5.2748
  data required time                                                                                                 5.2748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2748
  data arrival time                                                                                                 -3.6381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2356 
  total derate : arrival time                                                                             0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2697 

  slack (with derating applied) (VIOLATED)                                                               -1.6367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3670 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              2.1165                     1.1009 &   3.1009 f
  la_oenb[8] (net)                                       2   0.2060 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.1009 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4723   2.1336   0.9500  -0.2747  -0.1709 &   2.9300 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1138   0.9500            0.5644 &   3.4944 f
  mprj/buf_i[72] (net)                                   1   0.0042 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1138   0.9500   0.0000   0.0001 &   3.4945 f
  data arrival time                                                                                                  3.4945

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2973   1.0500   0.0000   1.9203 &   4.8003 r
  clock reconvergence pessimism                                                                           0.0000     4.8003
  clock uncertainty                                                                                       0.1000     4.9003
  library hold time                                                                     1.0000            0.2261     5.1263
  data required time                                                                                                 5.1263
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1263
  data arrival time                                                                                                 -3.4945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2286 
  total derate : arrival time                                                                             0.0496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2782 

  slack (with derating applied) (VIOLATED)                                                               -1.6319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3536 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             2.5687                     1.2830 &   3.2830 f
  la_oenb[57] (net)                                      2   0.2463 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2830 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5971   0.9500   0.0000   0.1963 &   3.4793 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1487   0.9500            0.6601 &   4.1394 f
  mprj/buf_i[121] (net)                                  2   0.0205 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1487   0.9500   0.0000   0.0009 &   4.1403 f
  data arrival time                                                                                                  4.1403

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4289   1.0500   0.0000   2.5659 &   5.4459 r
  clock reconvergence pessimism                                                                           0.0000     5.4459
  clock uncertainty                                                                                       0.1000     5.5459
  library hold time                                                                     1.0000            0.2197     5.7655
  data required time                                                                                                 5.7655
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7655
  data arrival time                                                                                                 -4.1403
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2593 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3045 

  slack (with derating applied) (VIOLATED)                                                               -1.6252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3208 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[3] (in)                                                              4.2278                     2.1291 &   4.1291 r
  la_oenb[3] (net)                                       2   0.2470 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1291 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5569   4.2424   0.9500  -0.9153  -0.8133 &   3.3158 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1313   0.9500            0.0920 &   3.4078 r
  mprj/buf_i[67] (net)                                   1   0.0048 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1313   0.9500   0.0000   0.0001 &   3.4079 r
  data arrival time                                                                                                  3.4079

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2681   1.0500   0.0000   1.8692 &   4.7491 r
  clock reconvergence pessimism                                                                           0.0000     4.7491
  clock uncertainty                                                                                       0.1000     4.8491
  library hold time                                                                     1.0000            0.1519     5.0010
  data required time                                                                                                 5.0010
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0010
  data arrival time                                                                                                 -3.4079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5931

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2261 
  total derate : arrival time                                                                             0.0584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2845 

  slack (with derating applied) (VIOLATED)                                                               -1.5931 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3086 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[27] (in)                                                               4.3307                     2.1768 &   4.1768 r
  io_in[27] (net)                                        2   0.2529 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1768 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3189   4.3471   0.9500  -0.7832  -0.6731 &   3.5037 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1717   0.9500            0.1228 &   3.6265 r
  mprj/buf_i[219] (net)                                  2   0.0266 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1717   0.9500   0.0000   0.0011 &   3.6275 r
  data arrival time                                                                                                  3.6275

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1290   1.0500   0.0000   2.0302 &   4.9101 r
  clock reconvergence pessimism                                                                           0.0000     4.9101
  clock uncertainty                                                                                       0.1000     5.0101
  library hold time                                                                     1.0000            0.1502     5.1603
  data required time                                                                                                 5.1603
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1603
  data arrival time                                                                                                 -3.6275
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2338 
  total derate : arrival time                                                                             0.0535 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2873 

  slack (with derating applied) (VIOLATED)                                                               -1.5328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2454 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[9] (in)                                                              2.0382                     1.0539 &   3.0539 f
  la_oenb[9] (net)                                       2   0.1978 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.0539 f
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3259   2.0566   0.9500  -0.2025  -0.0958 &   2.9581 f
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1110   0.9500            0.5509 &   3.5090 f
  mprj/buf_i[73] (net)                                   1   0.0037 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1110   0.9500   0.0000   0.0001 &   3.5091 f
  data arrival time                                                                                                  3.5091

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2525   1.0500   0.0000   1.8200 &   4.7000 r
  clock reconvergence pessimism                                                                           0.0000     4.7000
  clock uncertainty                                                                                       0.1000     4.8000
  library hold time                                                                     1.0000            0.2265     5.0265
  data required time                                                                                                 5.0265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0265
  data arrival time                                                                                                 -3.5091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2238 
  total derate : arrival time                                                                             0.0453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2691 

  slack (with derating applied) (VIOLATED)                                                               -1.5174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2484 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          2.7207                     1.3738 &   3.3738 f
  la_data_in[61] (net)                                   2   0.2620 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3738 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2297   2.7469   0.9500  -0.0372   0.1587 &   3.5326 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1942   0.9500            0.7201 &   4.2527 f
  mprj/buf_i[189] (net)                                  2   0.0506 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0124   0.1950   0.9500  -0.0015   0.0046 &   4.2573 f
  data arrival time                                                                                                  4.2573

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4311   1.0500   0.0000   2.5430 &   5.4230 r
  clock reconvergence pessimism                                                                           0.0000     5.4230
  clock uncertainty                                                                                       0.1000     5.5230
  library hold time                                                                     1.0000            0.2076     5.7306
  data required time                                                                                                 5.7306
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7306
  data arrival time                                                                                                 -4.2573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2582 
  total derate : arrival time                                                                             0.0506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3088 

  slack (with derating applied) (VIOLATED)                                                               -1.4732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1644 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               2.0233                     1.0304 &   3.0304 f
  io_in[26] (net)                                        2   0.1949 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0304 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0398   0.9500   0.0000   0.1312 &   3.1615 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1509   0.9500            0.5872 &   3.7488 f
  mprj/buf_i[218] (net)                                  2   0.0325 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1510   0.9500   0.0000   0.0021 &   3.7509 f
  data arrival time                                                                                                  3.7509

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1335   1.0500   0.0000   2.0101 &   4.8901 r
  clock reconvergence pessimism                                                                           0.0000     4.8901
  clock uncertainty                                                                                       0.1000     4.9901
  library hold time                                                                     1.0000            0.2190     5.2092
  data required time                                                                                                 5.2092
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2092
  data arrival time                                                                                                 -3.7509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4583

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2329 
  total derate : arrival time                                                                             0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2708 

  slack (with derating applied) (VIOLATED)                                                               -1.4583 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1875 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           2.0393                     1.0527 &   3.0527 f
  la_data_in[7] (net)                                    2   0.1978 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0527 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0604   0.9500   0.0000   0.1223 &   3.1750 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1124   0.9500            0.5527 &   3.7277 f
  mprj/buf_i[135] (net)                                  1   0.0044 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1124   0.9500   0.0000   0.0001 &   3.7278 f
  data arrival time                                                                                                  3.7278

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3207   1.0500   0.0000   1.9782 &   4.8582 r
  clock reconvergence pessimism                                                                           0.0000     4.8582
  clock uncertainty                                                                                       0.1000     4.9582
  library hold time                                                                     1.0000            0.2263     5.1845
  data required time                                                                                                 5.1845
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1845
  data arrival time                                                                                                 -3.7278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2313 
  total derate : arrival time                                                                             0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2669 

  slack (with derating applied) (VIOLATED)                                                               -1.4567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1898 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           2.4158                     1.2300 &   3.2300 f
  la_data_in[5] (net)                                    2   0.2330 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2300 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5346   2.4366   0.9500  -0.3402  -0.2009 &   3.0292 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1193   0.9500            0.6100 &   3.6391 f
  mprj/buf_i[133] (net)                                  1   0.0037 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1193   0.9500   0.0000   0.0001 &   3.6392 f
  data arrival time                                                                                                  3.6392

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.2680   1.0500   0.0000   1.8672 &   4.7472 r
  clock reconvergence pessimism                                                                           0.0000     4.7472
  clock uncertainty                                                                                       0.1000     4.8472
  library hold time                                                                     1.0000            0.2251     5.0723
  data required time                                                                                                 5.0723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0723
  data arrival time                                                                                                 -3.6392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2261 
  total derate : arrival time                                                                             0.0573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2834 

  slack (with derating applied) (VIOLATED)                                                               -1.4331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1497 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[13] (in)                                                               4.6577                     2.3828 &   4.3828 r
  io_in[13] (net)                                        2   0.2716 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3828 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0467   4.6688   0.9500  -1.1502  -1.0687 &   3.3141 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2016   0.9500            0.1282 &   3.4423 r
  mprj/buf_i[205] (net)                                  2   0.0402 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0021   0.2017   0.9500  -0.0012   0.0020 &   3.4442 r
  data arrival time                                                                                                  3.4442

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1069   1.0500   0.0000   1.7424 &   4.6224 r
  clock reconvergence pessimism                                                                           0.0000     4.6224
  clock uncertainty                                                                                       0.1000     4.7224
  library hold time                                                                     1.0000            0.1489     4.8713
  data required time                                                                                                 4.8713
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8713
  data arrival time                                                                                                 -3.4442
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2201 
  total derate : arrival time                                                                             0.0718 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2919 

  slack (with derating applied) (VIOLATED)                                                               -1.4271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1352 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[63] (in)                                                             5.1778                     2.5558 &   4.5558 r
  la_oenb[63] (net)                                      2   0.3012 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5558 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8264   5.2137   0.9500  -1.0666  -0.8781 &   3.6777 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2630   0.9500            0.1416 &   3.8194 r
  mprj/buf_i[127] (net)                                  2   0.0695 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0103   0.2641   0.9500  -0.0056   0.0050 &   3.8243 r
  data arrival time                                                                                                  3.8243

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3776   1.0500   0.0000   2.1099 &   4.9899 r
  clock reconvergence pessimism                                                                           0.0000     4.9899
  clock uncertainty                                                                                       0.1000     5.0899
  library hold time                                                                     1.0000            0.1462     5.2361
  data required time                                                                                                 5.2361
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2361
  data arrival time                                                                                                 -3.8243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2376 
  total derate : arrival time                                                                             0.0744 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3120 

  slack (with derating applied) (VIOLATED)                                                               -1.4118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0998 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          2.9315                     1.4650 &   3.4650 f
  la_data_in[62] (net)                                   2   0.2814 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4650 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6850   2.9651   0.9500  -0.3927  -0.1859 &   3.2791 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2124   0.9500            0.7659 &   4.0449 f
  mprj/buf_i[190] (net)                                  2   0.0599 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0400   0.2131   0.9500  -0.0050   0.0023 &   4.0472 f
  data arrival time                                                                                                  4.0472

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4005   1.0500   0.0000   2.2694 &   5.1494 r
  clock reconvergence pessimism                                                                           0.0000     5.1494
  clock uncertainty                                                                                       0.1000     5.2494
  library hold time                                                                     1.0000            0.2029     5.4523
  data required time                                                                                                 5.4523
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4523
  data arrival time                                                                                                 -4.0472
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2452 
  total derate : arrival time                                                                             0.0725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3177 

  slack (with derating applied) (VIOLATED)                                                               -1.4050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0873 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           2.2651                     1.1695 &   3.1695 f
  la_data_in[4] (net)                                    2   0.2199 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1695 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3345   2.2890   0.9500  -0.2085  -0.0796 &   3.0899 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1246   0.9500            0.5959 &   3.6858 f
  mprj/buf_i[132] (net)                                  1   0.0084 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0042   0.1246   0.9500  -0.0003  -0.0002 &   3.6856 f
  data arrival time                                                                                                  3.6856

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.2682   1.0500   0.0000   1.8740 &   4.7540 r
  clock reconvergence pessimism                                                                           0.0000     4.7540
  clock uncertainty                                                                                       0.1000     4.8540
  library hold time                                                                     1.0000            0.2242     5.0782
  data required time                                                                                                 5.0782
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0782
  data arrival time                                                                                                 -3.6856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3926

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2264 
  total derate : arrival time                                                                             0.0491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2755 

  slack (with derating applied) (VIOLATED)                                                               -1.3926 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1171 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           2.4416                     1.2686 &   3.2686 f
  la_data_in[1] (net)                                    2   0.2379 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2686 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5670   2.4635   0.9500  -0.3121  -0.1830 &   3.0856 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1213   0.9500            0.6154 &   3.7011 f
  mprj/buf_i[129] (net)                                  1   0.0046 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1213   0.9500   0.0000   0.0001 &   3.7011 f
  data arrival time                                                                                                  3.7011

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.2681   1.0500   0.0000   1.8722 &   4.7522 r
  clock reconvergence pessimism                                                                           0.0000     4.7522
  clock uncertainty                                                                                       0.1000     4.8522
  library hold time                                                                     1.0000            0.2248     5.0769
  data required time                                                                                                 5.0769
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0769
  data arrival time                                                                                                 -3.7011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2263 
  total derate : arrival time                                                                             0.0556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2819 

  slack (with derating applied) (VIOLATED)                                                               -1.3758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0939 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               2.3270                     1.2125 &   3.2125 f
  io_in[16] (net)                                        2   0.2268 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2125 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4441   2.3441   0.9500  -0.2687  -0.1578 &   3.0547 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1495   0.9500            0.6287 &   3.6833 f
  mprj/buf_i[208] (net)                                  2   0.0262 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1495   0.9500   0.0000   0.0011 &   3.6845 f
  data arrival time                                                                                                  3.6845

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1239   1.0500   0.0000   1.8368 &   4.7168 r
  clock reconvergence pessimism                                                                           0.0000     4.7168
  clock uncertainty                                                                                       0.1000     4.8168
  library hold time                                                                     1.0000            0.2194     5.0362
  data required time                                                                                                 5.0362
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0362
  data arrival time                                                                                                 -3.6845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3518

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2246 
  total derate : arrival time                                                                             0.0531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2777 

  slack (with derating applied) (VIOLATED)                                                               -1.3518 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0740 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           4.8341                     2.4034 &   4.4034 r
  wbs_dat_i[28] (net)                                    2   0.2815 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4034 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8666   4.8620   0.9500  -1.0772  -0.9313 &   3.4721 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1378   0.9500            0.0624 &   3.5345 r
  mprj/buf_i[28] (net)                                   1   0.0039 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1378   0.9500   0.0000   0.0002 &   3.5346 r
  data arrival time                                                                                                  3.5346

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2172   1.0500   0.0000   1.7467 &   4.6267 r
  clock reconvergence pessimism                                                                           0.0000     4.6267
  clock uncertainty                                                                                       0.1000     4.7267
  library hold time                                                                     1.0000            0.1516     4.8783
  data required time                                                                                                 4.8783
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8783
  data arrival time                                                                                                 -3.5346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2203 
  total derate : arrival time                                                                             0.0677 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2880 

  slack (with derating applied) (VIOLATED)                                                               -1.3437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0557 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[1] (in)                                                              2.8138                     1.4088 &   3.4088 f
  la_oenb[1] (net)                                       2   0.2701 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.4088 f
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9123   2.8438   0.9500  -0.5180  -0.3418 &   3.0670 f
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1353   0.9500            0.6785 &   3.7455 f
  mprj/buf_i[65] (net)                                   1   0.0079 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0037   0.1353   0.9500  -0.0003  -0.0001 &   3.7454 f
  data arrival time                                                                                                  3.7454

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2681   1.0500   0.0000   1.8708 &   4.7508 r
  clock reconvergence pessimism                                                                           0.0000     4.7508
  clock uncertainty                                                                                       0.1000     4.8508
  library hold time                                                                     1.0000            0.2224     5.0732
  data required time                                                                                                 5.0732
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0732
  data arrival time                                                                                                 -3.7454
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3278

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2262 
  total derate : arrival time                                                                             0.0723 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2985 

  slack (with derating applied) (VIOLATED)                                                               -1.3278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0293 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                6.2473                     3.1371 &   5.1371 r
  io_in[9] (net)                                         2   0.3657 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.1371 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4564   6.2765   0.9500  -1.8741  -1.7298 &   3.4072 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2099   0.9500            0.0481 &   3.4554 r
  mprj/buf_i[201] (net)                                  2   0.0323 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2100   0.9500   0.0000   0.0027 &   3.4580 r
  data arrival time                                                                                                  3.4580

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0823   1.0500   0.0000   1.6560 &   4.5359 r
  clock reconvergence pessimism                                                                           0.0000     4.5359
  clock uncertainty                                                                                       0.1000     4.6359
  library hold time                                                                     1.0000            0.1485     4.7845
  data required time                                                                                                 4.7845
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7845
  data arrival time                                                                                                 -3.4580
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2160 
  total derate : arrival time                                                                             0.1089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3249 

  slack (with derating applied) (VIOLATED)                                                               -1.3265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0016 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               2.8193                     1.4434 &   3.4434 f
  io_in[23] (net)                                        2   0.2727 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4434 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7718   2.8380   0.9500  -0.4444  -0.2903 &   3.1531 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1761   0.9500            0.7160 &   3.8692 f
  mprj/buf_i[215] (net)                                  2   0.0360 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1764   0.9500   0.0000   0.0035 &   3.8726 f
  data arrival time                                                                                                  3.8726

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1338   1.0500   0.0000   2.0038 &   4.8837 r
  clock reconvergence pessimism                                                                           0.0000     4.8837
  clock uncertainty                                                                                       0.1000     4.9837
  library hold time                                                                     1.0000            0.2124     5.1962
  data required time                                                                                                 5.1962
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1962
  data arrival time                                                                                                 -3.8726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2326 
  total derate : arrival time                                                                             0.0694 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3019 

  slack (with derating applied) (VIOLATED)                                                               -1.3236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0216 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           2.4493                     1.2349 &   3.2349 f
  la_data_in[2] (net)                                    2   0.2355 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2349 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4605   2.4720   0.9500  -0.2657  -0.1128 &   3.1222 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1337   0.9500            0.6285 &   3.7507 f
  mprj/buf_i[130] (net)                                  1   0.0114 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1337   0.9500   0.0000   0.0003 &   3.7509 f
  data arrival time                                                                                                  3.7509

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.2681   1.0500   0.0000   1.8706 &   4.7506 r
  clock reconvergence pessimism                                                                           0.0000     4.7506
  clock uncertainty                                                                                       0.1000     4.8506
  library hold time                                                                     1.0000            0.2226     5.0733
  data required time                                                                                                 5.0733
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0733
  data arrival time                                                                                                 -3.7509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2262 
  total derate : arrival time                                                                             0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2813 

  slack (with derating applied) (VIOLATED)                                                               -1.3223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0410 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               2.2447                     1.1338 &   3.1338 f
  io_in[25] (net)                                        2   0.2158 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1338 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2653   0.9500   0.0000   0.1574 &   3.2911 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1484   0.9500            0.6175 &   3.9087 f
  mprj/buf_i[217] (net)                                  2   0.0270 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1485   0.9500   0.0000   0.0012 &   3.9099 f
  data arrival time                                                                                                  3.9099

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1305   1.0500   0.0000   2.0201 &   4.9001 r
  clock reconvergence pessimism                                                                           0.0000     4.9001
  clock uncertainty                                                                                       0.1000     5.0001
  library hold time                                                                     1.0000            0.2197     5.2198
  data required time                                                                                                 5.2198
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2198
  data arrival time                                                                                                 -3.9099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2333 
  total derate : arrival time                                                                             0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2742 

  slack (with derating applied) (VIOLATED)                                                               -1.3099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0357 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[14] (in)                                                               4.3254                     2.1942 &   4.1942 r
  io_in[14] (net)                                        2   0.2534 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1942 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4677   4.3367   0.9500  -0.8180  -0.7191 &   3.4751 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1807   0.9500            0.1289 &   3.6039 r
  mprj/buf_i[206] (net)                                  2   0.0307 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1809   0.9500   0.0000   0.0024 &   3.6064 r
  data arrival time                                                                                                  3.6064

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1146   1.0500   0.0000   1.7800 &   4.6600 r
  clock reconvergence pessimism                                                                           0.0000     4.6600
  clock uncertainty                                                                                       0.1000     4.7600
  library hold time                                                                     1.0000            0.1498     4.9098
  data required time                                                                                                 4.9098
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9098
  data arrival time                                                                                                 -3.6064
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3034

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2219 
  total derate : arrival time                                                                             0.0552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2771 

  slack (with derating applied) (VIOLATED)                                                               -1.3034 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0264 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              2.6789                     1.3668 &   3.3668 f
  la_oenb[5] (net)                                       2   0.2589 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.3668 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6614   2.7007   0.9500  -0.3887  -0.2320 &   3.1347 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1298   0.9500            0.6546 &   3.7894 f
  mprj/buf_i[69] (net)                                   1   0.0066 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1298   0.9500   0.0000   0.0003 &   3.7896 f
  data arrival time                                                                                                  3.7896

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2683   1.0500   0.0000   1.8766 &   4.7566 r
  clock reconvergence pessimism                                                                           0.0000     4.7566
  clock uncertainty                                                                                       0.1000     4.8566
  library hold time                                                                     1.0000            0.2233     5.0799
  data required time                                                                                                 5.0799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0799
  data arrival time                                                                                                 -3.7896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2265 
  total derate : arrival time                                                                             0.0632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2897 

  slack (with derating applied) (VIOLATED)                                                               -1.2903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0006 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.9228                     1.0040 &   3.0040 f
  io_in[12] (net)                                        2   0.1871 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0040 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1597   1.9378   0.9500  -0.0648   0.0316 &   3.0356 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1446   0.9500            0.5662 &   3.6018 f
  mprj/buf_i[204] (net)                                  2   0.0292 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1448   0.9500   0.0000   0.0022 &   3.6040 f
  data arrival time                                                                                                  3.6040

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0926   1.0500   0.0000   1.6840 &   4.5640 r
  clock reconvergence pessimism                                                                           0.0000     4.5640
  clock uncertainty                                                                                       0.1000     4.6640
  library hold time                                                                     1.0000            0.2207     4.8847
  data required time                                                                                                 4.8847
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8847
  data arrival time                                                                                                 -3.6040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2173 
  total derate : arrival time                                                                             0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2557 

  slack (with derating applied) (VIOLATED)                                                               -1.2807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0249 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[2] (in)                                                              2.5047                     1.2677 &   3.2677 f
  la_oenb[2] (net)                                       2   0.2412 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.2677 f
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3949   2.5267   0.9500  -0.2485  -0.0938 &   3.1739 f
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1262   0.9500            0.6284 &   3.8023 f
  mprj/buf_i[66] (net)                                   1   0.0066 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0100   0.1262   0.9500  -0.0008  -0.0007 &   3.8016 f
  data arrival time                                                                                                  3.8016

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2681   1.0500   0.0000   1.8699 &   4.7499 r
  clock reconvergence pessimism                                                                           0.0000     4.7499
  clock uncertainty                                                                                       0.1000     4.8499
  library hold time                                                                     1.0000            0.2239     5.0738
  data required time                                                                                                 5.0738
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0738
  data arrival time                                                                                                 -3.8016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2262 
  total derate : arrival time                                                                             0.0543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2805 

  slack (with derating applied) (VIOLATED)                                                               -1.2722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9917 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[6] (in)                                                           2.5687                     1.3053 &   3.3053 f
  la_data_in[6] (net)                                    2   0.2477 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3053 f
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4232   2.5892   0.9500  -0.2664  -0.1103 &   3.1950 f
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1226   0.9500            0.6331 &   3.8281 f
  mprj/buf_i[134] (net)                                  1   0.0039 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1226   0.9500   0.0000   0.0002 &   3.8283 f
  data arrival time                                                                                                  3.8283

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.2684   1.0500   0.0000   1.8814 &   4.7614 r
  clock reconvergence pessimism                                                                           0.0000     4.7614
  clock uncertainty                                                                                       0.1000     4.8614
  library hold time                                                                     1.0000            0.2246     5.0860
  data required time                                                                                                 5.0860
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0860
  data arrival time                                                                                                 -3.8283
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2267 
  total derate : arrival time                                                                             0.0556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2823 

  slack (with derating applied) (VIOLATED)                                                               -1.2577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9754 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             2.9975                     1.4892 &   3.4892 f
  la_oenb[62] (net)                                      2   0.2872 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4892 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6209   3.0336   0.9500  -0.3568  -0.1401 &   3.3492 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2379   0.9500            0.7960 &   4.1451 f
  mprj/buf_i[126] (net)                                  2   0.0811 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0865   0.2393   0.9500  -0.0134  -0.0030 &   4.1421 f
  data arrival time                                                                                                  4.1421

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3864   1.0500   0.0000   2.1935 &   5.0735 r
  clock reconvergence pessimism                                                                           0.0000     5.0735
  clock uncertainty                                                                                       0.1000     5.1735
  library hold time                                                                     1.0000            0.1960     5.3695
  data required time                                                                                                 5.3695
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3695
  data arrival time                                                                                                 -4.1421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2275

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2416 
  total derate : arrival time                                                                             0.0733 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3149 

  slack (with derating applied) (VIOLATED)                                                               -1.2275 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9125 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[30] (in)                                                           4.6397                     2.2961 &   4.2961 r
  wbs_adr_i[30] (net)                                    2   0.2698 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2961 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6479   4.6681   0.9500  -0.9391  -0.7856 &   3.5105 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1380   0.9500            0.0738 &   3.5843 r
  mprj/buf_i[62] (net)                                   1   0.0053 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1380   0.9500   0.0000   0.0001 &   3.5844 r
  data arrival time                                                                                                  3.5844

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.1738   1.0500   0.0000   1.6348 &   4.5148 r
  clock reconvergence pessimism                                                                           0.0000     4.5148
  clock uncertainty                                                                                       0.1000     4.6148
  library hold time                                                                     1.0000            0.1516     4.7665
  data required time                                                                                                 4.7665
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7665
  data arrival time                                                                                                 -3.5844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2150 
  total derate : arrival time                                                                             0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2764 

  slack (with derating applied) (VIOLATED)                                                               -1.1821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9057 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           2.5253                     1.2795 &   3.2795 f
  wbs_adr_i[28] (net)                                    2   0.2433 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2795 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4261   2.5472   0.9500  -0.2570  -0.1009 &   3.1786 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1279   0.9500            0.6328 &   3.8114 f
  mprj/buf_i[60] (net)                                   1   0.0073 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1279   0.9500   0.0000   0.0003 &   3.8117 f
  data arrival time                                                                                                  3.8117

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2353   1.0500   0.0000   1.7833 &   4.6632 r
  clock reconvergence pessimism                                                                           0.0000     4.6632
  clock uncertainty                                                                                       0.1000     4.7632
  library hold time                                                                     1.0000            0.2236     4.9869
  data required time                                                                                                 4.9869
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9869
  data arrival time                                                                                                 -3.8117
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2221 
  total derate : arrival time                                                                             0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2771 

  slack (with derating applied) (VIOLATED)                                                               -1.1752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8981 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          2.5634                     1.2885 &   3.2885 f
  la_data_in[63] (net)                                   2   0.2464 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2885 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1681   2.5900   0.9500  -0.0138   0.1787 &   3.4672 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2065   0.9500            0.7097 &   4.1769 f
  mprj/buf_i[191] (net)                                  2   0.0630 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0241   0.2077   0.9500  -0.0022   0.0072 &   4.1841 f
  data arrival time                                                                                                  4.1841

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3795   1.0500   0.0000   2.1656 &   5.0456 r
  clock reconvergence pessimism                                                                           0.0000     5.0456
  clock uncertainty                                                                                       0.1000     5.1456
  library hold time                                                                     1.0000            0.2043     5.3498
  data required time                                                                                                 5.3498
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3498
  data arrival time                                                                                                 -4.1841
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2403 
  total derate : arrival time                                                                             0.0488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2891 

  slack (with derating applied) (VIOLATED)                                                               -1.1657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8767 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           2.6561                     1.3389 &   3.3389 f
  wbs_adr_i[27] (net)                                    2   0.2555 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3389 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7138   2.6819   0.9500  -0.4251  -0.2634 &   3.0755 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1347   0.9500            0.6568 &   3.7323 f
  mprj/buf_i[59] (net)                                   1   0.0095 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1347   0.9500   0.0000   0.0003 &   3.7327 f
  data arrival time                                                                                                  3.7327

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.1834   1.0500   0.0000   1.6829 &   4.5628 r
  clock reconvergence pessimism                                                                           0.0000     4.5628
  clock uncertainty                                                                                       0.1000     4.6628
  library hold time                                                                     1.0000            0.2225     4.8853
  data required time                                                                                                 4.8853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8853
  data arrival time                                                                                                 -3.7327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2173 
  total derate : arrival time                                                                             0.0655 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2827 

  slack (with derating applied) (VIOLATED)                                                               -1.1526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8699 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[11] (in)                                                               2.3949                     1.2348 &   3.2348 f
  io_in[11] (net)                                        2   0.2324 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2348 f
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4561   2.4193   0.9500  -0.2835  -0.1601 &   3.0747 f
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1593   0.9500            0.6457 &   3.7204 f
  mprj/buf_i[203] (net)                                  2   0.0310 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1594   0.9500   0.0000   0.0025 &   3.7229 f
  data arrival time                                                                                                  3.7229

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0818   1.0500   0.0000   1.6441 &   4.5241 r
  clock reconvergence pessimism                                                                           0.0000     4.5241
  clock uncertainty                                                                                       0.1000     4.6241
  library hold time                                                                     1.0000            0.2169     4.8409
  data required time                                                                                                 4.8409
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8409
  data arrival time                                                                                                 -3.7229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2154 
  total derate : arrival time                                                                             0.0555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2710 

  slack (with derating applied) (VIOLATED)                                                               -1.1180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8470 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           2.6279                     1.3186 &   3.3186 f
  wbs_dat_i[27] (net)                                    2   0.2523 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3186 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6102   2.6542   0.9500  -0.3506  -0.1810 &   3.1376 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1441   0.9500            0.6624 &   3.8000 f
  mprj/buf_i[27] (net)                                   2   0.0154 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1441   0.9500   0.0000   0.0005 &   3.8005 f
  data arrival time                                                                                                  3.8005

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.1959   1.0500   0.0000   1.7059 &   4.5858 r
  clock reconvergence pessimism                                                                           0.0000     4.5858
  clock uncertainty                                                                                       0.1000     4.6858
  library hold time                                                                     1.0000            0.2208     4.9067
  data required time                                                                                                 4.9067
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9067
  data arrival time                                                                                                 -3.8005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2184 
  total derate : arrival time                                                                             0.0623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2806 

  slack (with derating applied) (VIOLATED)                                                               -1.1062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8256 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               3.1313                     1.5478 &   3.5478 f
  io_in[29] (net)                                        2   0.2995 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5478 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5733   3.1703   0.9500  -0.3741  -0.1477 &   3.4001 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1667   0.9500            0.7515 &   4.1516 f
  mprj/buf_i[221] (net)                                  2   0.0248 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1667   0.9500   0.0000   0.0010 &   4.1526 f
  data arrival time                                                                                                  4.1526

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1251   1.0500   0.0000   2.0612 &   4.9412 r
  clock reconvergence pessimism                                                                           0.0000     4.9412
  clock uncertainty                                                                                       0.1000     5.0412
  library hold time                                                                     1.0000            0.2150     5.2561
  data required time                                                                                                 5.2561
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2561
  data arrival time                                                                                                 -4.1526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2353 
  total derate : arrival time                                                                             0.0712 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3065 

  slack (with derating applied) (VIOLATED)                                                               -1.1035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7970 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           2.5344                     1.2842 &   3.2842 f
  wbs_adr_i[29] (net)                                    2   0.2441 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2842 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4642   2.5569   0.9500  -0.2818  -0.1271 &   3.1571 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1208   0.9500            0.6271 &   3.7842 f
  mprj/buf_i[61] (net)                                   1   0.0032 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1208   0.9500   0.0000   0.0001 &   3.7843 f
  data arrival time                                                                                                  3.7843

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.1957   1.0500   0.0000   1.6795 &   4.5595 r
  clock reconvergence pessimism                                                                           0.0000     4.5595
  clock uncertainty                                                                                       0.1000     4.6595
  library hold time                                                                     1.0000            0.2249     4.8844
  data required time                                                                                                 4.8844
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8844
  data arrival time                                                                                                 -3.7843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2171 
  total derate : arrival time                                                                             0.0560 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2731 

  slack (with derating applied) (VIOLATED)                                                               -1.1001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8270 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           2.2388                     1.1394 &   3.1394 f
  wbs_dat_i[29] (net)                                    2   0.2158 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1394 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0968   2.2573   0.9500  -0.0103   0.1352 &   3.2747 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1190   0.9500            0.5863 &   3.8610 f
  mprj/buf_i[29] (net)                                   1   0.0056 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1190   0.9500   0.0000   0.0001 &   3.8611 f
  data arrival time                                                                                                  3.8611

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.1957   1.0500   0.0000   1.6796 &   4.5596 r
  clock reconvergence pessimism                                                                           0.0000     4.5596
  clock uncertainty                                                                                       0.1000     4.6596
  library hold time                                                                     1.0000            0.2252     4.8847
  data required time                                                                                                 4.8847
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8847
  data arrival time                                                                                                 -3.8611
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2171 
  total derate : arrival time                                                                             0.0391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2562 

  slack (with derating applied) (VIOLATED)                                                               -1.0236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7674 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           6.2729                     3.1301 &   5.1301 r
  wbs_dat_i[31] (net)                                    2   0.3664 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1301 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4176   6.3045   0.9500  -1.9699  -1.8176 &   3.3125 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1583   0.9500           -0.0015 &   3.3109 r
  mprj/buf_i[31] (net)                                   1   0.0044 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1583   0.9500   0.0000   0.0001 &   3.3110 r
  data arrival time                                                                                                  3.3110

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8942   1.0500   0.0000   1.1479 &   4.0279 r
  clock reconvergence pessimism                                                                           0.0000     4.0279
  clock uncertainty                                                                                       0.1000     4.1279
  library hold time                                                                     1.0000            0.1508     4.2787
  data required time                                                                                                 4.2787
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2787
  data arrival time                                                                                                 -3.3110
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1918 
  total derate : arrival time                                                                             0.1118 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3036 

  slack (with derating applied) (VIOLATED)                                                               -0.9677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6641 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[31] (in)                                                           4.6855                     2.3326 &   4.3326 r
  wbs_adr_i[31] (net)                                    2   0.2729 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3326 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6615   4.7112   0.9500  -0.9510  -0.8088 &   3.5238 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1394   0.9500            0.0727 &   3.5965 r
  mprj/buf_i[63] (net)                                   1   0.0057 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1394   0.9500   0.0000   0.0002 &   3.5967 r
  data arrival time                                                                                                  3.5967

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0485   1.0500   0.0000   1.4159 &   4.2959 r
  clock reconvergence pessimism                                                                           0.0000     4.2959
  clock uncertainty                                                                                       0.1000     4.3959
  library hold time                                                                     1.0000            0.1516     4.5474
  data required time                                                                                                 4.5474
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5474
  data arrival time                                                                                                 -3.5967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9507

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2046 
  total derate : arrival time                                                                             0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2659 

  slack (with derating applied) (VIOLATED)                                                               -0.9507 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6848 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                            6.7174                     3.2848 &   5.2848 r
  wbs_dat_i[7] (net)                                     2   0.3903 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.2848 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -6.1979   6.7774   0.9500  -3.2060  -3.0213 &   2.2635 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1913   0.9500            0.0062 &   2.2697 r
  mprj/buf_i[7] (net)                                    2   0.0188 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0191   0.1913   0.9500  -0.0082  -0.0080 &   2.2617 r
  data arrival time                                                                                                  2.2617

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5557   1.0500   0.0000   0.0526 &   2.9326 r
  clock reconvergence pessimism                                                                           0.0000     2.9326
  clock uncertainty                                                                                       0.1000     3.0326
  library hold time                                                                     1.0000            0.1494     3.1819
  data required time                                                                                                 3.1819
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1819
  data arrival time                                                                                                 -2.2617
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1396 
  total derate : arrival time                                                                             0.1792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3189 

  slack (with derating applied) (VIOLATED)                                                               -0.9202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6013 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           2.4370                     1.2346 &   3.2346 f
  wbs_dat_i[26] (net)                                    2   0.2347 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2346 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1935   2.4589   0.9500  -0.1127   0.0475 &   3.2821 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1221   0.9500            0.6156 &   3.8977 f
  mprj/buf_i[26] (net)                                   1   0.0051 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1221   0.9500   0.0000   0.0002 &   3.8979 f
  data arrival time                                                                                                  3.8979

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.1193   1.0500   0.0000   1.5338 &   4.4138 r
  clock reconvergence pessimism                                                                           0.0000     4.4138
  clock uncertainty                                                                                       0.1000     4.5138
  library hold time                                                                     1.0000            0.2246     4.7384
  data required time                                                                                                 4.7384
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7384
  data arrival time                                                                                                 -3.8979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2102 
  total derate : arrival time                                                                             0.0468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2569 

  slack (with derating applied) (VIOLATED)                                                               -0.8405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5835 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           2.6144                     1.3214 &   3.3214 f
  wbs_adr_i[26] (net)                                    2   0.2517 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3214 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4910   2.6387   0.9500  -0.2932  -0.1296 &   3.1918 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1258   0.9500            0.6427 &   3.8345 f
  mprj/buf_i[58] (net)                                   1   0.0051 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1258   0.9500   0.0000   0.0001 &   3.8346 f
  data arrival time                                                                                                  3.8346

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0748   1.0500   0.0000   1.4581 &   4.3381 r
  clock reconvergence pessimism                                                                           0.0000     4.3381
  clock uncertainty                                                                                       0.1000     4.4381
  library hold time                                                                     1.0000            0.2240     4.6621
  data required time                                                                                                 4.6621
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6621
  data arrival time                                                                                                 -3.8346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8275

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2066 
  total derate : arrival time                                                                             0.0579 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2644 

  slack (with derating applied) (VIOLATED)                                                               -0.8275 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5631 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[31] (in)                                                               2.9987                     1.4835 &   3.4835 f
  io_in[31] (net)                                        2   0.2870 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4835 f
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.0375   0.9500   0.0000   0.2536 &   3.7370 f
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1639   0.9500            0.7325 &   4.4695 f
  mprj/buf_i[223] (net)                                  2   0.0248 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0237   0.1639   0.9500  -0.0024  -0.0014 &   4.4681 f
  data arrival time                                                                                                  4.4681

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1201   1.0500   0.0000   2.0830 &   4.9630 r
  clock reconvergence pessimism                                                                           0.0000     4.9630
  clock uncertainty                                                                                       0.1000     5.0630
  library hold time                                                                     1.0000            0.2157     5.2787
  data required time                                                                                                 5.2787
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2787
  data arrival time                                                                                                 -4.4681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2363 
  total derate : arrival time                                                                             0.0521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2884 

  slack (with derating applied) (VIOLATED)                                                               -0.8106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5222 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[30] (in)                                                           5.3846                     2.6782 &   4.6782 r
  wbs_dat_i[30] (net)                                    2   0.3139 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6782 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7580   5.4152   0.9500  -1.0264  -0.8530 &   3.8252 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1478   0.9500            0.0401 &   3.8653 r
  mprj/buf_i[30] (net)                                   1   0.0052 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1478   0.9500   0.0000   0.0001 &   3.8654 r
  data arrival time                                                                                                  3.8654

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.1193   1.0500   0.0000   1.5338 &   4.4138 r
  clock reconvergence pessimism                                                                           0.0000     4.4138
  clock uncertainty                                                                                       0.1000     4.5138
  library hold time                                                                     1.0000            0.1512     4.6650
  data required time                                                                                                 4.6650
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6650
  data arrival time                                                                                                 -3.8654
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7996

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2102 
  total derate : arrival time                                                                             0.0653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2754 

  slack (with derating applied) (VIOLATED)                                                               -0.7996 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5242 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[25] (in)                                                           4.4954                     2.2407 &   4.2407 r
  wbs_dat_i[25] (net)                                    2   0.2618 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2407 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3270   4.5184   0.9500  -0.7742  -0.6327 &   3.6080 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1357   0.9500            0.0802 &   3.6882 r
  mprj/buf_i[25] (net)                                   1   0.0051 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1357   0.9500   0.0000   0.0001 &   3.6883 r
  data arrival time                                                                                                  3.6883

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0174   1.0500   0.0000   1.3559 &   4.2359 r
  clock reconvergence pessimism                                                                           0.0000     4.2359
  clock uncertainty                                                                                       0.1000     4.3359
  library hold time                                                                     1.0000            0.1517     4.4876
  data required time                                                                                                 4.4876
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4876
  data arrival time                                                                                                 -3.6883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7993

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2017 
  total derate : arrival time                                                                             0.0524 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2541 

  slack (with derating applied) (VIOLATED)                                                               -0.7993 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5452 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           2.5405                     1.2867 &   3.2867 f
  wbs_adr_i[25] (net)                                    2   0.2447 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2867 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4974   2.5632   0.9500  -0.2905  -0.1344 &   3.1523 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1253   0.9500            0.6324 &   3.7847 f
  mprj/buf_i[57] (net)                                   1   0.0057 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1253   0.9500   0.0000   0.0002 &   3.7849 f
  data arrival time                                                                                                  3.7849

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.0148   1.0500   0.0000   1.3510 &   4.2310 r
  clock reconvergence pessimism                                                                           0.0000     4.2310
  clock uncertainty                                                                                       0.1000     4.3310
  library hold time                                                                     1.0000            0.2241     4.5551
  data required time                                                                                                 4.5551
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5551
  data arrival time                                                                                                 -3.7849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2015 
  total derate : arrival time                                                                             0.0568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2583 

  slack (with derating applied) (VIOLATED)                                                               -0.7702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5119 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[32] (in)                                                               3.8898                     1.8661 &   3.8661 f
  io_in[32] (net)                                        2   0.3692 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8661 f
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9965   3.9614   0.9500  -0.5478  -0.1907 &   3.6753 f
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1820   0.9500            0.8634 &   4.5388 f
  mprj/buf_i[224] (net)                                  2   0.0239 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0530   0.1820   0.9500  -0.0049  -0.0042 &   4.5345 f
  data arrival time                                                                                                  4.5345

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1188   1.0500   0.0000   2.0880 &   4.9680 r
  clock reconvergence pessimism                                                                           0.0000     4.9680
  clock uncertainty                                                                                       0.1000     5.0680
  library hold time                                                                     1.0000            0.2110     5.2790
  data required time                                                                                                 5.2790
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2790
  data arrival time                                                                                                 -4.5345
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2366 
  total derate : arrival time                                                                             0.0934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3299 

  slack (with derating applied) (VIOLATED)                                                               -0.7444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4145 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[33] (in)                                                               6.7711                     3.3104 &   5.3104 r
  io_in[33] (net)                                        2   0.3935 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.3104 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0473   6.8295   0.9500  -1.1441  -0.8243 &   4.4861 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1957   0.9500            0.0073 &   4.4934 r
  mprj/buf_i[225] (net)                                  2   0.0210 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0139   0.1957   0.9500  -0.0057  -0.0051 &   4.4883 r
  data arrival time                                                                                                  4.4883

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1192   1.0500   0.0000   2.0865 &   4.9665 r
  clock reconvergence pessimism                                                                           0.0000     4.9665
  clock uncertainty                                                                                       0.1000     5.0665
  library hold time                                                                     1.0000            0.1492     5.2157
  data required time                                                                                                 5.2157
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2157
  data arrival time                                                                                                 -4.4883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2365 
  total derate : arrival time                                                                             0.0778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3143 

  slack (with derating applied) (VIOLATED)                                                               -0.7274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4132 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           5.3389                     2.6289 &   4.6289 r
  wbs_dat_i[20] (net)                                    2   0.3104 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6289 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2603   5.3777   0.9500  -1.3077  -1.1228 &   3.5061 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1448   0.9500            0.0392 &   3.5453 r
  mprj/buf_i[20] (net)                                   1   0.0039 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1448   0.9500   0.0000   0.0002 &   3.5454 r
  data arrival time                                                                                                  3.5454

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8071   1.0500   0.0000   1.0214 &   3.9014 r
  clock reconvergence pessimism                                                                           0.0000     3.9014
  clock uncertainty                                                                                       0.1000     4.0014
  library hold time                                                                     1.0000            0.1514     4.1528
  data required time                                                                                                 4.1528
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1528
  data arrival time                                                                                                 -3.5454
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1858 
  total derate : arrival time                                                                             0.0806 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2664 

  slack (with derating applied) (VIOLATED)                                                               -0.6074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3410 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           6.3651                     3.1236 &   5.1236 r
  wbs_adr_i[13] (net)                                    2   0.3701 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1236 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5069   6.4168   0.9500  -1.9772  -1.7603 &   3.3632 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1642   0.9500           -0.0018 &   3.3615 r
  mprj/buf_i[45] (net)                                   1   0.0067 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1642   0.9500   0.0000   0.0001 &   3.3616 r
  data arrival time                                                                                                  3.3616

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6187   1.0500   0.0000   0.8197 &   3.6997 r
  clock reconvergence pessimism                                                                           0.0000     3.6997
  clock uncertainty                                                                                       0.1000     3.7997
  library hold time                                                                     1.0000            0.1505     3.9502
  data required time                                                                                                 3.9502
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9502
  data arrival time                                                                                                 -3.3616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1762 
  total derate : arrival time                                                                             0.1156 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2917 

  slack (with derating applied) (VIOLATED)                                                               -0.5886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2968 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           6.0519                     2.9783 &   4.9783 r
  wbs_adr_i[16] (net)                                    2   0.3521 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.9783 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2086   6.0979   0.9500  -1.8182  -1.6223 &   3.3559 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1641   0.9500            0.0173 &   3.3732 r
  mprj/buf_i[48] (net)                                   1   0.0088 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0690   0.1641   0.9500  -0.0318  -0.0331 &   3.3401 r
  data arrival time                                                                                                  3.3401

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5801   1.0500   0.0000   0.7631 &   3.6430 r
  clock reconvergence pessimism                                                                           0.0000     3.6430
  clock uncertainty                                                                                       0.1000     3.7430
  library hold time                                                                     1.0000            0.1505     3.8936
  data required time                                                                                                 3.8936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8936
  data arrival time                                                                                                 -3.3401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1735 
  total derate : arrival time                                                                             0.1085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2820 

  slack (with derating applied) (VIOLATED)                                                               -0.5534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2715 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                2.8188                     1.4181 &   3.4181 f
  io_in[8] (net)                                         2   0.2711 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.4181 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1002   2.8460   0.9500  -0.0082   0.1923 &   3.6104 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1695   0.9500            0.7111 &   4.3215 f
  mprj/buf_i[200] (net)                                  2   0.0310 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1696   0.9500   0.0000   0.0025 &   4.3240 f
  data arrival time                                                                                                  4.3240

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0828   1.0500   0.0000   1.6673 &   4.5473 r
  clock reconvergence pessimism                                                                           0.0000     4.5473
  clock uncertainty                                                                                       0.1000     4.6473
  library hold time                                                                     1.0000            0.2142     4.8615
  data required time                                                                                                 4.8615
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8615
  data arrival time                                                                                                 -4.3240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2165 
  total derate : arrival time                                                                             0.0485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2651 

  slack (with derating applied) (VIOLATED)                                                               -0.5375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2724 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                2.8408                     1.4159 &   3.4159 f
  io_in[7] (net)                                         2   0.2725 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.4159 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.8730   0.9500   0.0000   0.2247 &   3.6406 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1629   0.9500            0.7104 &   4.3510 f
  mprj/buf_i[199] (net)                                  2   0.0271 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1629   0.9500   0.0000   0.0011 &   4.3522 f
  data arrival time                                                                                                  4.3522

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0830   1.0500   0.0000   1.6834 &   4.5634 r
  clock reconvergence pessimism                                                                           0.0000     4.5634
  clock uncertainty                                                                                       0.1000     4.6634
  library hold time                                                                     1.0000            0.2159     4.8793
  data required time                                                                                                 4.8793
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8793
  data arrival time                                                                                                 -4.3522
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5272

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2173 
  total derate : arrival time                                                                             0.0493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2666 

  slack (with derating applied) (VIOLATED)                                                               -0.5272 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2606 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           5.3919                     2.6533 &   4.6533 r
  wbs_adr_i[18] (net)                                    2   0.3134 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6533 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5201   5.4317   0.9500  -1.4106  -1.2274 &   3.4259 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1486   0.9500            0.0399 &   3.4658 r
  mprj/buf_i[50] (net)                                   1   0.0054 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1486   0.9500   0.0000   0.0001 &   3.4659 r
  data arrival time                                                                                                  3.4659

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6242   1.0500   0.0000   0.8073 &   3.6873 r
  clock reconvergence pessimism                                                                           0.0000     3.6873
  clock uncertainty                                                                                       0.1000     3.7873
  library hold time                                                                     1.0000            0.1512     3.9385
  data required time                                                                                                 3.9385
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9385
  data arrival time                                                                                                 -3.4659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1756 
  total derate : arrival time                                                                             0.0860 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2616 

  slack (with derating applied) (VIOLATED)                                                               -0.4726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2110 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[24] (in)                                                           2.8344                     1.4363 &   3.4363 f
  wbs_dat_i[24] (net)                                    2   0.2733 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4363 f
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6425   2.8592   0.9500  -0.3700  -0.1962 &   3.2401 f
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1320   0.9500            0.6774 &   3.9175 f
  mprj/buf_i[24] (net)                                   1   0.0060 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1320   0.9500   0.0000   0.0001 &   3.9176 f
  data arrival time                                                                                                  3.9176

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.9078   1.0500   0.0000   1.1689 &   4.0489 r
  clock reconvergence pessimism                                                                           0.0000     4.0489
  clock uncertainty                                                                                       0.1000     4.1489
  library hold time                                                                     1.0000            0.2229     4.3718
  data required time                                                                                                 4.3718
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3718
  data arrival time                                                                                                 -3.9176
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1928 
  total derate : arrival time                                                                             0.0643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2571 

  slack (with derating applied) (VIOLATED)                                                               -0.4542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1971 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[22] (in)                                                           2.8342                     1.4222 &   3.4222 f
  wbs_adr_i[22] (net)                                    2   0.2723 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4222 f
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6791   2.8633   0.9500  -0.3918  -0.2083 &   3.2139 f
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1309   0.9500            0.6769 &   3.8908 f
  mprj/buf_i[54] (net)                                   1   0.0054 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1309   0.9500   0.0000   0.0001 &   3.8909 f
  data arrival time                                                                                                  3.8909

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8533   1.0500   0.0000   1.0870 &   3.9670 r
  clock reconvergence pessimism                                                                           0.0000     3.9670
  clock uncertainty                                                                                       0.1000     4.0670
  library hold time                                                                     1.0000            0.2231     4.2901
  data required time                                                                                                 4.2901
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2901
  data arrival time                                                                                                 -3.8909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3992

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1889 
  total derate : arrival time                                                                             0.0659 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2548 

  slack (with derating applied) (VIOLATED)                                                               -0.3992 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1444 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           2.8035                     1.4090 &   3.4090 f
  wbs_adr_i[21] (net)                                    2   0.2695 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4090 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7385   2.8319   0.9500  -0.4227  -0.2432 &   3.1659 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1271   0.9500            0.6692 &   3.8350 f
  mprj/buf_i[53] (net)                                   1   0.0037 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1271   0.9500   0.0000   0.0001 &   3.8351 f
  data arrival time                                                                                                  3.8351

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8072   1.0500   0.0000   1.0212 &   3.9012 r
  clock reconvergence pessimism                                                                           0.0000     3.9012
  clock uncertainty                                                                                       0.1000     4.0012
  library hold time                                                                     1.0000            0.2238     4.2250
  data required time                                                                                                 4.2250
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2250
  data arrival time                                                                                                 -3.8351
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3898

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1858 
  total derate : arrival time                                                                             0.0669 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2527 

  slack (with derating applied) (VIOLATED)                                                               -0.3898 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1371 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           5.8478                     2.8737 &   4.8737 r
  wbs_adr_i[12] (net)                                    2   0.3400 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8737 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8565   5.8934   0.9500  -1.6057  -1.4011 &   3.4726 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1508   0.9500            0.0150 &   3.4876 r
  mprj/buf_i[44] (net)                                   1   0.0034 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1508   0.9500   0.0000   0.0001 &   3.4877 r
  data arrival time                                                                                                  3.4877

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5688   1.0500   0.0000   0.7416 &   3.6216 r
  clock reconvergence pessimism                                                                           0.0000     3.6216
  clock uncertainty                                                                                       0.1000     3.7216
  library hold time                                                                     1.0000            0.1511     3.8727
  data required time                                                                                                 3.8727
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8727
  data arrival time                                                                                                 -3.4877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1725 
  total derate : arrival time                                                                             0.0961 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2685 

  slack (with derating applied) (VIOLATED)                                                               -0.3850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1165 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[5] (in)                                                                3.8550                     1.9011 &   3.9011 f
  io_in[5] (net)                                         2   0.3690 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.9011 f
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9491   3.9014   0.9500  -0.5513  -0.2459 &   3.6552 f
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1872   0.9500            0.8619 &   4.5171 f
  mprj/buf_i[197] (net)                                  2   0.0290 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0259   0.1872   0.9500  -0.0024  -0.0013 &   4.5158 f
  data arrival time                                                                                                  4.5158

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0828   1.0500   0.0000   1.6930 &   4.5729 r
  clock reconvergence pessimism                                                                           0.0000     4.5729
  clock uncertainty                                                                                       0.1000     4.6729
  library hold time                                                                     1.0000            0.2096     4.8826
  data required time                                                                                                 4.8826
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8826
  data arrival time                                                                                                 -4.5158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2178 
  total derate : arrival time                                                                             0.0906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3084 

  slack (with derating applied) (VIOLATED)                                                               -0.3667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0583 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[20] (in)                                                           5.3985                     2.6657 &   4.6657 r
  wbs_adr_i[20] (net)                                    2   0.3142 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6657 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3221   5.4353   0.9500  -1.3487  -1.1686 &   3.4972 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1453   0.9500            0.0363 &   3.5335 r
  mprj/buf_i[52] (net)                                   1   0.0038 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1453   0.9500   0.0000   0.0001 &   3.5335 r
  data arrival time                                                                                                  3.5335

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5780   1.0500   0.0000   0.7674 &   3.6474 r
  clock reconvergence pessimism                                                                           0.0000     3.6474
  clock uncertainty                                                                                       0.1000     3.7474
  library hold time                                                                     1.0000            0.1514     3.8988
  data required time                                                                                                 3.8988
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8988
  data arrival time                                                                                                 -3.5335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1737 
  total derate : arrival time                                                                             0.0824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2561 

  slack (with derating applied) (VIOLATED)                                                               -0.3652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1092 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           2.4654                     1.2344 &   3.2344 f
  wbs_dat_i[21] (net)                                    2   0.2365 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2344 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1829   2.4916   0.9500  -0.0962   0.0823 &   3.3168 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1200   0.9500            0.6178 &   3.9346 f
  mprj/buf_i[21] (net)                                   1   0.0035 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1200   0.9500   0.0000   0.0001 &   3.9347 f
  data arrival time                                                                                                  3.9347

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8569   1.0500   0.0000   1.0922 &   3.9722 r
  clock reconvergence pessimism                                                                           0.0000     3.9722
  clock uncertainty                                                                                       0.1000     4.0722
  library hold time                                                                     1.0000            0.2250     4.2972
  data required time                                                                                                 4.2972
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2972
  data arrival time                                                                                                 -3.9347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1892 
  total derate : arrival time                                                                             0.0470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2361 

  slack (with derating applied) (VIOLATED)                                                               -0.3625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1264 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[6] (in)                                                                3.0971                     1.5447 &   3.5447 f
  io_in[6] (net)                                         2   0.2973 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.5447 f
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0805   3.1324   0.9500  -0.0066   0.2446 &   3.7893 f
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1685   0.9500            0.7489 &   4.5382 f
  mprj/buf_i[198] (net)                                  2   0.0270 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0066   0.1685   0.9500  -0.0005   0.0007 &   4.5389 f
  data arrival time                                                                                                  4.5389

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0829   1.0500   0.0000   1.6902 &   4.5702 r
  clock reconvergence pessimism                                                                           0.0000     4.5702
  clock uncertainty                                                                                       0.1000     4.6702
  library hold time                                                                     1.0000            0.2145     4.8847
  data required time                                                                                                 4.8847
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8847
  data arrival time                                                                                                 -4.5389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2176 
  total derate : arrival time                                                                             0.0531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2707 

  slack (with derating applied) (VIOLATED)                                                               -0.3458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0751 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           5.2371                     2.5771 &   4.5771 r
  wbs_dat_i[17] (net)                                    2   0.3044 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5771 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1360   5.2760   0.9500  -1.2541  -1.0689 &   3.5081 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1436   0.9500            0.0439 &   3.5520 r
  mprj/buf_i[17] (net)                                   1   0.0040 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1436   0.9500   0.0000   0.0001 &   3.5521 r
  data arrival time                                                                                                  3.5521

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5786   1.0500   0.0000   0.7663 &   3.6463 r
  clock reconvergence pessimism                                                                           0.0000     3.6463
  clock uncertainty                                                                                       0.1000     3.7463
  library hold time                                                                     1.0000            0.1514     3.8977
  data required time                                                                                                 3.8977
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8977
  data arrival time                                                                                                 -3.5521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1736 
  total derate : arrival time                                                                             0.0781 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2517 

  slack (with derating applied) (VIOLATED)                                                               -0.3456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0939 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[15] (in)                                                           5.9606                     2.9430 &   4.9430 r
  wbs_adr_i[15] (net)                                    2   0.3471 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.9430 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0817   6.0021   0.9500  -1.7085  -1.5169 &   3.4261 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1537   0.9500            0.0116 &   3.4377 r
  mprj/buf_i[47] (net)                                   1   0.0041 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0110   0.1537   0.9500  -0.0045  -0.0046 &   3.4330 r
  data arrival time                                                                                                  3.4330

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.4459   1.0500   0.0000   0.6211 &   3.5011 r
  clock reconvergence pessimism                                                                           0.0000     3.5011
  clock uncertainty                                                                                       0.1000     3.6011
  library hold time                                                                     1.0000            0.1510     3.7521
  data required time                                                                                                 3.7521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7521
  data arrival time                                                                                                 -3.4330
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1667 
  total derate : arrival time                                                                             0.1008 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2676 

  slack (with derating applied) (VIOLATED)                                                               -0.3190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0515 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               3.6494                     1.7484 &   3.7484 f
  io_in[34] (net)                                        2   0.3464 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7484 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7378   0.9500   0.0000   0.3870 &   4.1354 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1772   0.9500            0.8314 &   4.9668 f
  mprj/buf_i[226] (net)                                  2   0.0239 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1773   0.9500   0.0000   0.0011 &   4.9679 f
  data arrival time                                                                                                  4.9679

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1196   1.0500   0.0000   2.0849 &   4.9649 r
  clock reconvergence pessimism                                                                           0.0000     4.9649
  clock uncertainty                                                                                       0.1000     5.0649
  library hold time                                                                     1.0000            0.2122     5.2771
  data required time                                                                                                 5.2771
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2771
  data arrival time                                                                                                 -4.9679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2364 
  total derate : arrival time                                                                             0.0642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3006 

  slack (with derating applied) (VIOLATED)                                                               -0.3092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0086 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           5.1334                     2.5412 &   4.5412 r
  wbs_dat_i[16] (net)                                    2   0.2988 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5412 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0107   5.1651   0.9500  -1.1463  -0.9741 &   3.5671 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1526   0.9500            0.0597 &   3.6267 r
  mprj/buf_i[16] (net)                                   1   0.0093 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0477   0.1526   0.9500  -0.0220  -0.0227 &   3.6040 r
  data arrival time                                                                                                  3.6040

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5802   1.0500   0.0000   0.7630 &   3.6430 r
  clock reconvergence pessimism                                                                           0.0000     3.6430
  clock uncertainty                                                                                       0.1000     3.7430
  library hold time                                                                     1.0000            0.1510     3.8940
  data required time                                                                                                 3.8940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8940
  data arrival time                                                                                                 -3.6040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1735 
  total derate : arrival time                                                                             0.0737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2471 

  slack (with derating applied) (VIOLATED)                                                               -0.2900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0429 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[10] (in)                                                           6.3559                     3.1161 &   5.1161 r
  wbs_adr_i[10] (net)                                    2   0.3695 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1161 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4545   6.4092   0.9500  -1.9557  -1.7348 &   3.3813 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1601   0.9500           -0.0063 &   3.3750 r
  mprj/buf_i[42] (net)                                   1   0.0046 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1601   0.9500   0.0000   0.0001 &   3.3751 r
  data arrival time                                                                                                  3.3751

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.3696   1.0500   0.0000   0.5341 &   3.4141 r
  clock reconvergence pessimism                                                                           0.0000     3.4141
  clock uncertainty                                                                                       0.1000     3.5141
  library hold time                                                                     1.0000            0.1507     3.6648
  data required time                                                                                                 3.6648
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6648
  data arrival time                                                                                                 -3.3751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1626 
  total derate : arrival time                                                                             0.1149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2774 

  slack (with derating applied) (VIOLATED)                                                               -0.2897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0123 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[13] (in)                                                           5.6330                     2.7768 &   4.7768 r
  wbs_dat_i[13] (net)                                    2   0.3277 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7768 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4001   5.6726   0.9500  -1.3438  -1.1417 &   3.6350 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1521   0.9500            0.0294 &   3.6644 r
  mprj/buf_i[13] (net)                                   1   0.0056 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1521   0.9500   0.0000   0.0001 &   3.6645 r
  data arrival time                                                                                                  3.6645

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5809   1.0500   0.0000   0.7613 &   3.6413 r
  clock reconvergence pessimism                                                                           0.0000     3.6413
  clock uncertainty                                                                                       0.1000     3.7413
  library hold time                                                                     1.0000            0.1511     3.8924
  data required time                                                                                                 3.8924
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8924
  data arrival time                                                                                                 -3.6645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1734 
  total derate : arrival time                                                                             0.0829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2563 

  slack (with derating applied) (VIOLATED)                                                               -0.2279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0284 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           5.7242                     2.8167 &   4.8167 r
  wbs_adr_i[14] (net)                                    2   0.3329 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8167 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7136   5.7678   0.9500  -1.5029  -1.3017 &   3.5150 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1502   0.9500            0.0218 &   3.5368 r
  mprj/buf_i[46] (net)                                   1   0.0040 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0065   0.1502   0.9500  -0.0026  -0.0027 &   3.5341 r
  data arrival time                                                                                                  3.5341

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.4464   1.0500   0.0000   0.6201 &   3.5001 r
  clock reconvergence pessimism                                                                           0.0000     3.5001
  clock uncertainty                                                                                       0.1000     3.6001
  library hold time                                                                     1.0000            0.1511     3.7512
  data required time                                                                                                 3.7512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7512
  data arrival time                                                                                                 -3.5341
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1667 
  total derate : arrival time                                                                             0.0910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2576 

  slack (with derating applied) (VIOLATED)                                                               -0.2171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0406 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[35] (in)                                                               3.8074                     1.8104 &   3.8104 f
  io_in[35] (net)                                        2   0.3607 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8104 f
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.9091   0.9500   0.0000   0.4255 &   4.2359 f
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1861   0.9500            0.8616 &   5.0975 f
  mprj/buf_i[227] (net)                                  2   0.0279 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0117   0.1861   0.9500  -0.0012  -0.0001 &   5.0973 f
  data arrival time                                                                                                  5.0973

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1210   1.0500   0.0000   2.0797 &   4.9597 r
  clock reconvergence pessimism                                                                           0.0000     4.9597
  clock uncertainty                                                                                       0.1000     5.0597
  library hold time                                                                     1.0000            0.2099     5.2696
  data required time                                                                                                 5.2696
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2696
  data arrival time                                                                                                 -5.0973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2362 
  total derate : arrival time                                                                             0.0679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3040 

  slack (with derating applied) (VIOLATED)                                                               -0.1723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1317 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           2.7770                     1.3971 &   3.3971 f
  wbs_adr_i[23] (net)                                    2   0.2670 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3971 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7205   2.8047   0.9500  -0.4128  -0.2367 &   3.1604 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1284   0.9500            0.6669 &   3.8273 f
  mprj/buf_i[55] (net)                                   1   0.0047 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1284   0.9500   0.0000   0.0001 &   3.8274 f
  data arrival time                                                                                                  3.8274

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5789   1.0500   0.0000   0.7657 &   3.6457 r
  clock reconvergence pessimism                                                                           0.0000     3.6457
  clock uncertainty                                                                                       0.1000     3.7457
  library hold time                                                                     1.0000            0.2235     3.9692
  data required time                                                                                                 3.9692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9692
  data arrival time                                                                                                 -3.8274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1736 
  total derate : arrival time                                                                             0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2397 

  slack (with derating applied) (VIOLATED)                                                               -0.1418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0979 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           5.3920                     2.6589 &   4.6589 r
  wbs_adr_i[17] (net)                                    2   0.3136 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6589 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1437   5.4300   0.9500  -1.2689  -1.0819 &   3.5770 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1444   0.9500            0.0357 &   3.6127 r
  mprj/buf_i[49] (net)                                   1   0.0033 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1444   0.9500   0.0000   0.0001 &   3.6127 r
  data arrival time                                                                                                  3.6127

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.4471   1.0500   0.0000   0.6190 &   3.4990 r
  clock reconvergence pessimism                                                                           0.0000     3.4990
  clock uncertainty                                                                                       0.1000     3.5990
  library hold time                                                                     1.0000            0.1514     3.7504
  data required time                                                                                                 3.7504
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7504
  data arrival time                                                                                                 -3.6127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1376

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1666 
  total derate : arrival time                                                                             0.0785 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2451 

  slack (with derating applied) (VIOLATED)                                                               -0.1377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1075 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           2.7620                     1.3898 &   3.3898 f
  wbs_dat_i[23] (net)                                    2   0.2656 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3898 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6532   2.7890   0.9500  -0.3870  -0.2099 &   3.1799 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1269   0.9500            0.6634 &   3.8433 f
  mprj/buf_i[23] (net)                                   1   0.0041 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1269   0.9500   0.0000   0.0001 &   3.8434 f
  data arrival time                                                                                                  3.8434

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5791   1.0500   0.0000   0.7653 &   3.6452 r
  clock reconvergence pessimism                                                                           0.0000     3.6452
  clock uncertainty                                                                                       0.1000     3.7452
  library hold time                                                                     1.0000            0.2238     3.9691
  data required time                                                                                                 3.9691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9691
  data arrival time                                                                                                 -3.8434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1736 
  total derate : arrival time                                                                             0.0646 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2382 

  slack (with derating applied) (VIOLATED)                                                               -0.1257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1125 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[4] (in)                                                                3.3921                     1.6452 &   3.6452 f
  io_in[4] (net)                                         2   0.3230 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.6452 f
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4494   0.9500   0.0000   0.3301 &   3.9753 f
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1732   0.9500            0.7922 &   4.7675 f
  mprj/buf_i[196] (net)                                  2   0.0254 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1732   0.9500   0.0000   0.0010 &   4.7686 f
  data arrival time                                                                                                  4.7686

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0828   1.0500   0.0000   1.6937 &   4.5737 r
  clock reconvergence pessimism                                                                           0.0000     4.5737
  clock uncertainty                                                                                       0.1000     4.6737
  library hold time                                                                     1.0000            0.2133     4.8870
  data required time                                                                                                 4.8870
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8870
  data arrival time                                                                                                 -4.7686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2178 
  total derate : arrival time                                                                             0.0591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2769 

  slack (with derating applied) (VIOLATED)                                                               -0.1184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1585 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           2.6531                     1.3467 &   3.3467 f
  wbs_adr_i[24] (net)                                    2   0.2558 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3467 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4891   2.6757   0.9500  -0.2866  -0.1235 &   3.2232 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1248   0.9500            0.6465 &   3.8698 f
  mprj/buf_i[56] (net)                                   1   0.0041 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1248   0.9500   0.0000   0.0001 &   3.8698 f
  data arrival time                                                                                                  3.8698

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5779   1.0500   0.0000   0.7676 &   3.6476 r
  clock reconvergence pessimism                                                                           0.0000     3.6476
  clock uncertainty                                                                                       0.1000     3.7476
  library hold time                                                                     1.0000            0.2242     3.9718
  data required time                                                                                                 3.9718
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9718
  data arrival time                                                                                                 -3.8698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1737 
  total derate : arrival time                                                                             0.0577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2314 

  slack (with derating applied) (VIOLATED)                                                               -0.1019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1295 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           2.3989                     1.2125 &   3.2125 f
  wbs_dat_i[22] (net)                                    2   0.2308 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2125 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1949   2.4212   0.9500  -0.1105   0.0511 &   3.2636 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1235   0.9500            0.6121 &   3.8757 f
  mprj/buf_i[22] (net)                                   1   0.0063 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1235   0.9500   0.0000   0.0001 &   3.8758 f
  data arrival time                                                                                                  3.8758

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5780   1.0500   0.0000   0.7674 &   3.6474 r
  clock reconvergence pessimism                                                                           0.0000     3.6474
  clock uncertainty                                                                                       0.1000     3.7474
  library hold time                                                                     1.0000            0.2244     3.9718
  data required time                                                                                                 3.9718
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9718
  data arrival time                                                                                                 -3.8758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1737 
  total derate : arrival time                                                                             0.0465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2202 

  slack (with derating applied) (VIOLATED)                                                               -0.0960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1243 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[3] (in)                                                                3.4427                     1.6622 &   3.6622 f
  io_in[3] (net)                                         2   0.3274 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.6622 f
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.5188   0.9500   0.0000   0.3492 &   4.0114 f
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1748   0.9500            0.8023 &   4.8137 f
  mprj/buf_i[195] (net)                                  2   0.0255 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1749   0.9500   0.0000   0.0011 &   4.8148 f
  data arrival time                                                                                                  4.8148

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0825   1.0500   0.0000   1.6977 &   4.5777 r
  clock reconvergence pessimism                                                                           0.0000     4.5777
  clock uncertainty                                                                                       0.1000     4.6777
  library hold time                                                                     1.0000            0.2128     4.8905
  data required time                                                                                                 4.8905
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8905
  data arrival time                                                                                                 -4.8148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2180 
  total derate : arrival time                                                                             0.0607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2786 

  slack (with derating applied) (VIOLATED)                                                               -0.0757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2029 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           2.4846                     1.2426 &   3.2426 f
  wbs_dat_i[18] (net)                                    2   0.2382 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2426 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1647   2.5116   0.9500  -0.0736   0.1097 &   3.3523 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1243   0.9500            0.6246 &   3.9770 f
  mprj/buf_i[18] (net)                                   1   0.0057 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1243   0.9500   0.0000   0.0001 &   3.9771 f
  data arrival time                                                                                                  3.9771

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6414   1.0500   0.0000   0.8238 &   3.7038 r
  clock reconvergence pessimism                                                                           0.0000     3.7038
  clock uncertainty                                                                                       0.1000     3.8038
  library hold time                                                                     1.0000            0.2243     4.0281
  data required time                                                                                                 4.0281
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0281
  data arrival time                                                                                                 -3.9771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1764 
  total derate : arrival time                                                                             0.0464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2228 

  slack (with derating applied) (VIOLATED)                                                               -0.0510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1718 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           2.5434                     1.2773 &   3.2773 f
  wbs_dat_i[19] (net)                                    2   0.2443 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2773 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1662   2.5697   0.9500  -0.0873   0.0968 &   3.3741 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1249   0.9500            0.6328 &   4.0069 f
  mprj/buf_i[19] (net)                                   1   0.0054 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1249   0.9500   0.0000   0.0001 &   4.0070 f
  data arrival time                                                                                                  4.0070

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6460   1.0500   0.0000   0.8291 &   3.7091 r
  clock reconvergence pessimism                                                                           0.0000     3.7091
  clock uncertainty                                                                                       0.1000     3.8091
  library hold time                                                                     1.0000            0.2242     4.0332
  data required time                                                                                                 4.0332
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0332
  data arrival time                                                                                                 -4.0070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0262

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1766 
  total derate : arrival time                                                                             0.0476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2242 

  slack (with derating applied) (VIOLATED)                                                               -0.0262 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1980 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[19] (in)                                                           4.9774                     2.4649 &   4.4649 r
  wbs_adr_i[19] (net)                                    2   0.2897 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4649 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1972   5.0081   0.9500  -0.7592  -0.5755 &   3.8894 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1485   0.9500            0.0645 &   3.9539 r
  mprj/buf_i[51] (net)                                   1   0.0082 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0397   0.1485   0.9500  -0.0184  -0.0192 &   3.9347 r
  data arrival time                                                                                                  3.9347

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6390   1.0500   0.0000   0.8213 &   3.7013 r
  clock reconvergence pessimism                                                                           0.0000     3.7013
  clock uncertainty                                                                                       0.1000     3.8013
  library hold time                                                                     1.0000            0.1512     3.9525
  data required time                                                                                                 3.9525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9525
  data arrival time                                                                                                 -3.9347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0178

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1763 
  total derate : arrival time                                                                             0.0540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2302 

  slack (with derating applied) (VIOLATED)                                                               -0.0178 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2124 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[12] (in)                                                           5.2973                     2.6091 &   4.6091 r
  wbs_dat_i[12] (net)                                    2   0.3080 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6091 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6425   5.3353   0.9500  -0.9175  -0.7092 &   3.8998 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1507   0.9500            0.0477 &   3.9476 r
  mprj/buf_i[12] (net)                                   1   0.0072 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0302   0.1507   0.9500  -0.0141  -0.0146 &   3.9329 r
  data arrival time                                                                                                  3.9329

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6189   1.0500   0.0000   0.8194 &   3.6994 r
  clock reconvergence pessimism                                                                           0.0000     3.6994
  clock uncertainty                                                                                       0.1000     3.7994
  library hold time                                                                     1.0000            0.1511     3.9505
  data required time                                                                                                 3.9505
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9505
  data arrival time                                                                                                 -3.9329
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1762 
  total derate : arrival time                                                                             0.0625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2386 

  slack (with derating applied) (VIOLATED)                                                               -0.0176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2210 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[10] (in)                                                           2.9328                     1.4571 &   3.4571 f
  wbs_dat_i[10] (net)                                    2   0.2810 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4571 f
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6228   2.9694   0.9500  -0.3498  -0.1334 &   3.3238 f
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1282   0.9500            0.6883 &   4.0121 f
  mprj/buf_i[10] (net)                                   1   0.0029 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1282   0.9500   0.0000   0.0001 &   4.0121 f
  data arrival time                                                                                                  4.0121

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6187   1.0500   0.0000   0.8197 &   3.6997 r
  clock reconvergence pessimism                                                                           0.0000     3.6997
  clock uncertainty                                                                                       0.1000     3.7997
  library hold time                                                                     1.0000            0.2236     4.0233
  data required time                                                                                                 4.0233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0233
  data arrival time                                                                                                 -4.0121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1762 
  total derate : arrival time                                                                             0.0660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2422 

  slack (with derating applied) (VIOLATED)                                                               -0.0112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2310 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[14] (in)                                                           4.9538                     2.4500 &   4.4500 r
  wbs_dat_i[14] (net)                                    2   0.2882 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4500 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6408   4.9857   0.9500  -0.9215  -0.7413 &   3.7087 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1411   0.9500            0.0584 &   3.7671 r
  mprj/buf_i[14] (net)                                   1   0.0047 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0290   0.1411   0.9500  -0.0126  -0.0131 &   3.7540 r
  data arrival time                                                                                                  3.7540

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.4465   1.0500   0.0000   0.6200 &   3.5000 r
  clock reconvergence pessimism                                                                           0.0000     3.5000
  clock uncertainty                                                                                       0.1000     3.6000
  library hold time                                                                     1.0000            0.1515     3.7515
  data required time                                                                                                 3.7515
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7515
  data arrival time                                                                                                 -3.7540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1667 
  total derate : arrival time                                                                             0.0617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2284 

  slack (with derating applied) (MET)                                                                     0.0024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2308 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[11] (in)                                                           5.6054                     2.7491 &   4.7491 r
  wbs_dat_i[11] (net)                                    2   0.3256 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7491 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8910   5.6494   0.9500  -1.0754  -0.8500 &   3.8990 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1492   0.9500            0.0277 &   3.9267 r
  mprj/buf_i[11] (net)                                   1   0.0043 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1492   0.9500   0.0000   0.0002 &   3.9269 r
  data arrival time                                                                                                  3.9269

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5798   1.0500   0.0000   0.7639 &   3.6439 r
  clock reconvergence pessimism                                                                           0.0000     3.6439
  clock uncertainty                                                                                       0.1000     3.7439
  library hold time                                                                     1.0000            0.1512     3.8950
  data required time                                                                                                 3.8950
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8950
  data arrival time                                                                                                 -3.9269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0318

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1735 
  total derate : arrival time                                                                             0.0699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2434 

  slack (with derating applied) (MET)                                                                     0.0318 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2753 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           5.2488                     2.5953 &   4.5953 r
  wbs_dat_i[15] (net)                                    2   0.3055 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5953 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7383   5.2823   0.9500  -1.0086  -0.8191 &   3.7762 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1463   0.9500            0.0463 &   3.8225 r
  mprj/buf_i[15] (net)                                   1   0.0053 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0282   0.1463   0.9500  -0.0125  -0.0130 &   3.8095 r
  data arrival time                                                                                                  3.8095

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.4460   1.0500   0.0000   0.6209 &   3.5009 r
  clock reconvergence pessimism                                                                           0.0000     3.5009
  clock uncertainty                                                                                       0.1000     3.6009
  library hold time                                                                     1.0000            0.1513     3.7522
  data required time                                                                                                 3.7522
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7522
  data arrival time                                                                                                 -3.8095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0574

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1667 
  total derate : arrival time                                                                             0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2328 

  slack (with derating applied) (MET)                                                                     0.0574 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2902 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[2] (in)                                                                3.6159                     1.7313 &   3.7313 f
  io_in[2] (net)                                         2   0.3432 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.7313 f
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7053   0.9500   0.0000   0.3882 &   4.1195 f
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1815   0.9500            0.8320 &   4.9516 f
  mprj/buf_i[194] (net)                                  2   0.0278 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0242   0.1815   0.9500  -0.0023  -0.0011 &   4.9504 f
  data arrival time                                                                                                  4.9504

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0823   1.0500   0.0000   1.7004 &   4.5803 r
  clock reconvergence pessimism                                                                           0.0000     4.5803
  clock uncertainty                                                                                       0.1000     4.6803
  library hold time                                                                     1.0000            0.2111     4.8915
  data required time                                                                                                 4.8915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8915
  data arrival time                                                                                                 -4.9504
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2181 
  total derate : arrival time                                                                             0.0644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2825 

  slack (with derating applied) (MET)                                                                     0.0590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3415 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[37] (in)                                                               4.1486                     1.9390 &   3.9390 f
  io_in[37] (net)                                        2   0.3915 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9390 f
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.2829   0.9500   0.0000   0.5128 &   4.4518 f
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2089   0.9500            0.9273 &   5.3791 f
  mprj/buf_i[229] (net)                                  2   0.0368 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2091   0.9500   0.0000   0.0036 &   5.3827 f
  data arrival time                                                                                                  5.3827

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1251   1.0500   0.0000   2.0615 &   4.9415 r
  clock reconvergence pessimism                                                                           0.0000     4.9415
  clock uncertainty                                                                                       0.1000     5.0415
  library hold time                                                                     1.0000            0.2039     5.2454
  data required time                                                                                                 5.2454
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2454
  data arrival time                                                                                                 -5.3827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2353 
  total derate : arrival time                                                                             0.0760 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3113 

  slack (with derating applied) (MET)                                                                     0.1373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4486 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[11] (in)                                                           2.6672                     1.3282 &   3.3282 f
  wbs_adr_i[11] (net)                                    2   0.2556 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3282 f
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3340   2.6992   0.9500  -0.1891   0.0108 &   3.3390 f
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1233   0.9500            0.6482 &   3.9872 f
  mprj/buf_i[43] (net)                                   1   0.0031 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1233   0.9500   0.0000   0.0001 &   3.9873 f
  data arrival time                                                                                                  3.9873

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.4479   1.0500   0.0000   0.6176 &   3.4976 r
  clock reconvergence pessimism                                                                           0.0000     3.4976
  clock uncertainty                                                                                       0.1000     3.5976
  library hold time                                                                     1.0000            0.2244     3.8220
  data required time                                                                                                 3.8220
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8220
  data arrival time                                                                                                 -3.9873
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1666 
  total derate : arrival time                                                                             0.0546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2211 

  slack (with derating applied) (MET)                                                                     0.1652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3864 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            6.5885                     3.2125 &   5.2125 r
  wbs_adr_i[1] (net)                                     2   0.3825 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.2125 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5728   6.6523   0.9500  -1.8660  -1.5974 &   3.6151 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1707   0.9500           -0.0092 &   3.6058 r
  mprj/buf_i[33] (net)                                   1   0.0084 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1707   0.9500   0.0000   0.0002 &   3.6060 r
  data arrival time                                                                                                  3.6060

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9822   1.0500   0.0000   0.2678 &   3.1478 r
  clock reconvergence pessimism                                                                           0.0000     3.1478
  clock uncertainty                                                                                       0.1000     3.2478
  library hold time                                                                     1.0000            0.1503     3.3981
  data required time                                                                                                 3.3981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3981
  data arrival time                                                                                                 -3.6060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1499 
  total derate : arrival time                                                                             0.1128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2627 

  slack (with derating applied) (MET)                                                                     0.2079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4706 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[1] (in)                                                                3.8538                     1.8273 &   3.8273 f
  io_in[1] (net)                                         2   0.3649 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.8273 f
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2351   3.9607   0.9500  -0.0193   0.4184 &   4.2456 f
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1820   0.9500            0.8634 &   5.1090 f
  mprj/buf_i[193] (net)                                  2   0.0240 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1820   0.9500   0.0000   0.0010 &   5.1101 f
  data arrival time                                                                                                  5.1101

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0819   1.0500   0.0000   1.7053 &   4.5853 r
  clock reconvergence pessimism                                                                           0.0000     4.5853
  clock uncertainty                                                                                       0.1000     4.6853
  library hold time                                                                     1.0000            0.2110     4.8963
  data required time                                                                                                 4.8963
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8963
  data arrival time                                                                                                 -5.1101
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2183 
  total derate : arrival time                                                                             0.0695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2879 

  slack (with derating applied) (MET)                                                                     0.2138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5017 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            2.9151                     1.4461 &   3.4461 f
  wbs_adr_i[7] (net)                                     2   0.2791 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4461 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5834   2.9523   0.9500  -0.3309  -0.1121 &   3.3340 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1481   0.9500            0.7049 &   4.0389 f
  mprj/buf_i[39] (net)                                   2   0.0136 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0111   0.1481   0.9500  -0.0009  -0.0005 &   4.0384 f
  data arrival time                                                                                                  4.0384

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.4454   1.0500   0.0000   0.6218 &   3.5018 r
  clock reconvergence pessimism                                                                           0.0000     3.5018
  clock uncertainty                                                                                       0.1000     3.6018
  library hold time                                                                     1.0000            0.2198     3.8216
  data required time                                                                                                 3.8216
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8216
  data arrival time                                                                                                 -4.0384
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2168

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1668 
  total derate : arrival time                                                                             0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2329 

  slack (with derating applied) (MET)                                                                     0.2168 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4497 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[0] (in)                                                                4.8591                     2.3301 &   4.3301 f
  io_in[0] (net)                                         2   0.4617 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.3301 f
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1251   4.9746   0.9500  -0.6740  -0.1763 &   4.1539 f
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1926   0.9500            0.9972 &   5.1510 f
  mprj/buf_i[192] (net)                                  2   0.0165 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1926   0.9500   0.0000   0.0006 &   5.1516 f
  data arrival time                                                                                                  5.1516

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0819   1.0500   0.0000   1.7052 &   4.5851 r
  clock reconvergence pessimism                                                                           0.0000     4.5851
  clock uncertainty                                                                                       0.1000     4.6851
  library hold time                                                                     1.0000            0.2082     4.8933
  data required time                                                                                                 4.8933
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8933
  data arrival time                                                                                                 -5.1516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2583

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2183 
  total derate : arrival time                                                                             0.1142 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3325 

  slack (with derating applied) (MET)                                                                     0.2583 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5908 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            2.6843                     1.3328 &   3.3328 f
  wbs_dat_i[5] (net)                                     2   0.2570 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3328 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.1317   2.7183   0.9500  -0.0682   0.1447 &   3.4776 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1303   0.9500            0.6574 &   4.1349 f
  mprj/buf_i[5] (net)                                    1   0.0067 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0164   0.1303   0.9500  -0.0014  -0.0013 &   4.1337 f
  data arrival time                                                                                                  4.1337

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   7.4456   1.0500   0.0000   0.6216 &   3.5015 r
  clock reconvergence pessimism                                                                           0.0000     3.5015
  clock uncertainty                                                                                       0.1000     3.6015
  library hold time                                                                     1.0000            0.2232     3.8248
  data required time                                                                                                 3.8248
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8248
  data arrival time                                                                                                 -4.1337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3089

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1667 
  total derate : arrival time                                                                             0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2162 

  slack (with derating applied) (MET)                                                                     0.3089 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5251 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[5] (in)                                                            5.5468                     2.7257 &   4.7257 r
  wbs_adr_i[5] (net)                                     2   0.3224 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7257 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9799   5.5904   0.9500  -1.1111  -0.8893 &   3.8364 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1574   0.9500            0.0400 &   3.8763 r
  mprj/buf_i[37] (net)                                   1   0.0089 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0102   0.1574   0.9500  -0.0041  -0.0040 &   3.8723 r
  data arrival time                                                                                                  3.8723

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.1952   1.0500   0.0000   0.3983 &   3.2782 r
  clock reconvergence pessimism                                                                           0.0000     3.2782
  clock uncertainty                                                                                       0.1000     3.3782
  library hold time                                                                     1.0000            0.1508     3.5291
  data required time                                                                                                 3.5291
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5291
  data arrival time                                                                                                 -3.8723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1561 
  total derate : arrival time                                                                             0.0725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2286 

  slack (with derating applied) (MET)                                                                     0.3433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5718 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            3.0351                     1.4981 &   3.4981 f
  wbs_dat_i[4] (net)                                     2   0.2902 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4981 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.8521   3.0769   0.9500  -0.4672  -0.2374 &   3.2607 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1372   0.9500            0.7105 &   3.9712 f
  mprj/buf_i[4] (net)                                    1   0.0065 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0172   0.1372   0.9500  -0.0015  -0.0013 &   3.9699 f
  data arrival time                                                                                                  3.9699

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   7.1809   1.0500   0.0000   0.3891 &   3.2690 r
  clock reconvergence pessimism                                                                           0.0000     3.2690
  clock uncertainty                                                                                       0.1000     3.3690
  library hold time                                                                     1.0000            0.2220     3.5911
  data required time                                                                                                 3.5911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5911
  data arrival time                                                                                                 -3.9699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3788

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1557 
  total derate : arrival time                                                                             0.0742 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2298 

  slack (with derating applied) (MET)                                                                     0.3788 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6086 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            5.8731                     2.8756 &   4.8756 r
  wbs_adr_i[2] (net)                                     2   0.3412 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8756 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2736   5.9244   0.9500  -1.2795  -1.0345 &   3.8411 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1826   0.9500            0.0457 &   3.8868 r
  mprj/buf_i[34] (net)                                   2   0.0204 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0680   0.1826   0.9500  -0.0320  -0.0328 &   3.8539 r
  data arrival time                                                                                                  3.8539

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9885   1.0500   0.0000   0.2639 &   3.1439 r
  clock reconvergence pessimism                                                                           0.0000     3.1439
  clock uncertainty                                                                                       0.1000     3.2439
  library hold time                                                                     1.0000            0.1497     3.3936
  data required time                                                                                                 3.3936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3936
  data arrival time                                                                                                 -3.8539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4603

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1497 
  total derate : arrival time                                                                             0.0843 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2340 

  slack (with derating applied) (MET)                                                                     0.4603 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6943 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[4] (in)                                                            5.5561                     2.7292 &   4.7292 r
  wbs_adr_i[4] (net)                                     2   0.3229 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7292 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7570   5.6004   0.9500  -1.0525  -0.8247 &   3.9045 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1549   0.9500            0.0366 &   3.9411 r
  mprj/buf_i[36] (net)                                   1   0.0075 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1549   0.9500   0.0000   0.0001 &   3.9412 r
  data arrival time                                                                                                  3.9412

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.0915   1.0500   0.0000   0.3335 &   3.2135 r
  clock reconvergence pessimism                                                                           0.0000     3.2135
  clock uncertainty                                                                                       0.1000     3.3135
  library hold time                                                                     1.0000            0.1509     3.4645
  data required time                                                                                                 3.4645
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4645
  data arrival time                                                                                                 -3.9412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1530 
  total derate : arrival time                                                                             0.0693 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2223 

  slack (with derating applied) (MET)                                                                     0.4767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6991 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[6] (in)                                                            5.6052                     2.7606 &   4.7606 r
  wbs_dat_i[6] (net)                                     2   0.3260 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7606 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -2.2931   5.6461   0.9500  -1.3155  -1.1113 &   3.6493 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1629   0.9500            0.0424 &   3.6917 r
  mprj/buf_i[6] (net)                                    2   0.0113 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1629   0.9500   0.0000   0.0003 &   3.6921 r
  data arrival time                                                                                                  3.6921

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5770   1.0500   0.0000   0.0581 &   2.9381 r
  clock reconvergence pessimism                                                                           0.0000     2.9381
  clock uncertainty                                                                                       0.1000     3.0381
  library hold time                                                                     1.0000            0.1506     3.1887
  data required time                                                                                                 3.1887
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1887
  data arrival time                                                                                                 -3.6921
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5033

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1399 
  total derate : arrival time                                                                             0.0822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2221 

  slack (with derating applied) (MET)                                                                     0.5033 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7255 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[9] (in)                                                            5.4299                     2.6760 &   4.6760 r
  wbs_adr_i[9] (net)                                     2   0.3158 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6760 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0700   5.4687   0.9500  -1.1802  -0.9789 &   3.6970 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1640   0.9500            0.0539 &   3.7510 r
  mprj/buf_i[41] (net)                                   2   0.0131 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0517   0.1640   0.9500  -0.0241  -0.0249 &   3.7261 r
  data arrival time                                                                                                  3.7261

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5557   1.0500   0.0000   0.0527 &   2.9327 r
  clock reconvergence pessimism                                                                           0.0000     2.9327
  clock uncertainty                                                                                       0.1000     3.0327
  library hold time                                                                     1.0000            0.1505     3.1832
  data required time                                                                                                 3.1832
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1832
  data arrival time                                                                                                 -3.7261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1397 
  total derate : arrival time                                                                             0.0768 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2164 

  slack (with derating applied) (MET)                                                                     0.5429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7593 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[9] (in)                                                            5.2129                     2.5731 &   4.5731 r
  wbs_dat_i[9] (net)                                     2   0.3032 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5731 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.8702   5.2469   0.9500  -1.0706  -0.8822 &   3.6909 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1668   0.9500            0.0691 &   3.7599 r
  mprj/buf_i[9] (net)                                    2   0.0163 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0717   0.1668   0.9500  -0.0329  -0.0340 &   3.7259 r
  data arrival time                                                                                                  3.7259

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5557   1.0500   0.0000   0.0526 &   2.9325 r
  clock reconvergence pessimism                                                                           0.0000     2.9325
  clock uncertainty                                                                                       0.1000     3.0325
  library hold time                                                                     1.0000            0.1504     3.1830
  data required time                                                                                                 3.1830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1830
  data arrival time                                                                                                 -3.7259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1396 
  total derate : arrival time                                                                             0.0716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2112 

  slack (with derating applied) (MET)                                                                     0.5430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7542 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            3.1739                     1.5596 &   3.5596 f
  wbs_dat_i[1] (net)                                     2   0.3032 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5596 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.9111   3.2173   0.9500  -0.4960  -0.2425 &   3.3171 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1425   0.9500            0.7328 &   4.0499 f
  mprj/buf_i[1] (net)                                    1   0.0079 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1425   0.9500   0.0000   0.0002 &   4.0501 f
  data arrival time                                                                                                  4.0501

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2629 &   3.1429 r
  clock reconvergence pessimism                                                                           0.0000     3.1429
  clock uncertainty                                                                                       0.1000     3.2429
  library hold time                                                                     1.0000            0.2211     3.4640
  data required time                                                                                                 3.4640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4640
  data arrival time                                                                                                 -4.0501
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5861

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1497 
  total derate : arrival time                                                                             0.0780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2277 

  slack (with derating applied) (MET)                                                                     0.5861 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8137 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[6] (in)                                                            5.6375                     2.7724 &   4.7724 r
  wbs_adr_i[6] (net)                                     2   0.3278 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7724 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0621   5.6809   0.9500  -1.2234  -1.0074 &   3.7651 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1674   0.9500            0.0453 &   3.8103 r
  mprj/buf_i[38] (net)                                   2   0.0134 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0556   0.1674   0.9500  -0.0258  -0.0266 &   3.7838 r
  data arrival time                                                                                                  3.7838

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5664   1.0500   0.0000   0.0534 &   2.9334 r
  clock reconvergence pessimism                                                                           0.0000     2.9334
  clock uncertainty                                                                                       0.1000     3.0334
  library hold time                                                                     1.0000            0.1504     3.1838
  data required time                                                                                                 3.1838
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1838
  data arrival time                                                                                                 -3.7838
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1397 
  total derate : arrival time                                                                             0.0795 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2191 

  slack (with derating applied) (MET)                                                                     0.6000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8191 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            3.0885                     1.5218 &   3.5218 f
  wbs_dat_i[0] (net)                                     2   0.2953 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5218 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.7111   3.1325   0.9500  -0.3919  -0.1488 &   3.3730 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1531   0.9500            0.7323 &   4.1053 f
  mprj/buf_i[0] (net)                                    2   0.0142 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0441   0.1531   0.9500  -0.0041  -0.0039 &   4.1015 f
  data arrival time                                                                                                  4.1015

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9822   1.0500   0.0000   0.2677 &   3.1477 r
  clock reconvergence pessimism                                                                           0.0000     3.1477
  clock uncertainty                                                                                       0.1000     3.2477
  library hold time                                                                     1.0000            0.2185     3.4662
  data required time                                                                                                 3.4662
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4662
  data arrival time                                                                                                 -4.1015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1499 
  total derate : arrival time                                                                             0.0722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2221 

  slack (with derating applied) (MET)                                                                     0.6353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8573 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[2] (in)                                                            5.5492                     2.7099 &   4.7099 r
  wbs_dat_i[2] (net)                                     2   0.3219 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7099 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.6832   5.5991   0.9500  -0.9615  -0.7118 &   3.9980 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1816   0.9500            0.0628 &   4.0608 r
  mprj/buf_i[2] (net)                                    2   0.0224 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0388   0.1816   0.9500  -0.0175  -0.0174 &   4.0434 r
  data arrival time                                                                                                  4.0434

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.9885   1.0500   0.0000   0.2639 &   3.1439 r
  clock reconvergence pessimism                                                                           0.0000     3.1439
  clock uncertainty                                                                                       0.1000     3.2439
  library hold time                                                                     1.0000            0.1498     3.3937
  data required time                                                                                                 3.3937
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3937
  data arrival time                                                                                                 -4.0434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1497 
  total derate : arrival time                                                                             0.0680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2177 

  slack (with derating applied) (MET)                                                                     0.6498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8674 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[8] (in)                                                            3.0059                     1.4794 &   3.4794 f
  wbs_adr_i[8] (net)                                     2   0.2871 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4794 f
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8827   3.0469   0.9500  -0.5017  -0.2768 &   3.2026 f
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1516   0.9500            0.7204 &   3.9230 f
  mprj/buf_i[40] (net)                                   2   0.0144 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1516   0.9500   0.0000   0.0005 &   3.9234 f
  data arrival time                                                                                                  3.9234

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5557   1.0500   0.0000   0.0524 &   2.9324 r
  clock reconvergence pessimism                                                                           0.0000     2.9324
  clock uncertainty                                                                                       0.1000     3.0324
  library hold time                                                                     1.0000            0.2189     3.2512
  data required time                                                                                                 3.2512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2512
  data arrival time                                                                                                 -3.9234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1396 
  total derate : arrival time                                                                             0.0762 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2158 

  slack (with derating applied) (MET)                                                                     0.6722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8880 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[2] (in)                                                            3.1836                     1.5597 &   3.5597 f
  wbs_sel_i[2] (net)                                     2   0.3038 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5597 f
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7853   3.2313   0.9500  -0.4620  -0.2068 &   3.3529 f
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1612   0.9500            0.7529 &   4.1058 f
  mprj/buf_i[232] (net)                                  2   0.0192 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0239   0.1612   0.9500  -0.0022  -0.0016 &   4.1042 f
  data arrival time                                                                                                  4.1042

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8759   1.0500   0.0000   0.2022 &   3.0822 r
  clock reconvergence pessimism                                                                           0.0000     3.0822
  clock uncertainty                                                                                       0.1000     3.1822
  library hold time                                                                     1.0000            0.2164     3.3986
  data required time                                                                                                 3.3986
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3986
  data arrival time                                                                                                 -4.1042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7056

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1468 
  total derate : arrival time                                                                             0.0775 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2243 

  slack (with derating applied) (MET)                                                                     0.7056 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9299 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[1] (in)                                                            2.6465                     1.3230 &   3.3230 f
  wbs_sel_i[1] (net)                                     2   0.2540 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3230 f
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.6773   0.9500   0.0000   0.2094 &   3.5324 f
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1432   0.9500            0.6644 &   4.1968 f
  mprj/buf_i[231] (net)                                  2   0.0142 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0244   0.1432   0.9500  -0.0023  -0.0020 &   4.1949 f
  data arrival time                                                                                                  4.1949

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9822   1.0500   0.0000   0.2624 &   3.1424 r
  clock reconvergence pessimism                                                                           0.0000     3.1424
  clock uncertainty                                                                                       0.1000     3.2424
  library hold time                                                                     1.0000            0.2210     3.4634
  data required time                                                                                                 3.4634
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4634
  data arrival time                                                                                                 -4.1949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1496 
  total derate : arrival time                                                                             0.0461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1958 

  slack (with derating applied) (MET)                                                                     0.7314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9272 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            3.0378                     1.5014 &   3.5014 f
  wbs_adr_i[3] (net)                                     2   0.2907 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5014 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6822   3.0784   0.9500  -0.3876  -0.1505 &   3.3509 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1582   0.9500            0.7312 &   4.0821 f
  mprj/buf_i[35] (net)                                   2   0.0193 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0560   0.1582   0.9500  -0.0053  -0.0048 &   4.0773 f
  data arrival time                                                                                                  4.0773

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7576   1.0500   0.0000   0.1423 &   3.0223 r
  clock reconvergence pessimism                                                                           0.0000     3.0223
  clock uncertainty                                                                                       0.1000     3.1223
  library hold time                                                                     1.0000            0.2172     3.3394
  data required time                                                                                                 3.3394
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3394
  data arrival time                                                                                                 -4.0773
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1439 
  total derate : arrival time                                                                             0.0717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2156 

  slack (with derating applied) (MET)                                                                     0.7378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9534 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[3] (in)                                                            5.2857                     2.5920 &   4.5920 r
  wbs_sel_i[3] (net)                                     2   0.3069 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5920 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6759   5.3264   0.9500  -0.9430  -0.7240 &   3.8680 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1561   0.9500            0.0539 &   3.9219 r
  mprj/buf_i[233] (net)                                  2   0.0100 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1561   0.9500   0.0000   0.0004 &   3.9223 r
  data arrival time                                                                                                  3.9223

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5557   1.0500   0.0000   0.0519 &   2.9319 r
  clock reconvergence pessimism                                                                           0.0000     2.9319
  clock uncertainty                                                                                       0.1000     3.0319
  library hold time                                                                     1.0000            0.1509     3.1828
  data required time                                                                                                 3.1828
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1828
  data arrival time                                                                                                 -3.9223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1396 
  total derate : arrival time                                                                             0.0640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2036 

  slack (with derating applied) (MET)                                                                     0.7396 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9432 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            3.3211                     1.6330 &   3.6330 f
  wbs_dat_i[3] (net)                                     2   0.3174 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.6330 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.0468   3.3680   0.9500  -0.6014  -0.3517 &   3.2813 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1419   0.9500            0.7509 &   4.0322 f
  mprj/buf_i[3] (net)                                    1   0.0061 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1419   0.9500   0.0000   0.0001 &   4.0323 f
  data arrival time                                                                                                  4.0323

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5557   1.0500   0.0000   0.0519 &   2.9318 r
  clock reconvergence pessimism                                                                           0.0000     2.9318
  clock uncertainty                                                                                       0.1000     3.0318
  library hold time                                                                     1.0000            0.2212     3.2531
  data required time                                                                                                 3.2531
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2531
  data arrival time                                                                                                 -4.0323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1396 
  total derate : arrival time                                                                             0.0843 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2239 

  slack (with derating applied) (MET)                                                                     0.7792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0032 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               3.3297                     1.6348 &   3.6348 f
  wbs_stb_i (net)                                        2   0.3181 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6348 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6435   3.3789   0.9500  -0.3676  -0.0868 &   3.5480 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1456   0.9500            0.7557 &   4.3036 f
  mprj/buf_i[235] (net)                                  1   0.0079 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0477   0.1456   0.9500  -0.0044  -0.0043 &   4.2993 f
  data arrival time                                                                                                  4.2993

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   7.0566   1.0500   0.0000   0.3168 &   3.1968 r
  clock reconvergence pessimism                                                                           0.0000     3.1968
  clock uncertainty                                                                                       0.1000     3.2968
  library hold time                                                                     1.0000            0.2205     3.5173
  data required time                                                                                                 3.5173
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5173
  data arrival time                                                                                                 -4.2993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1522 
  total derate : arrival time                                                                             0.0741 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2264 

  slack (with derating applied) (MET)                                                                     0.7820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0084 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            3.4690                     1.7239 &   3.7239 f
  wbs_adr_i[0] (net)                                     2   0.3328 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7239 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8564   3.5128   0.9500  -0.4730  -0.2063 &   3.5177 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1512   0.9500            0.7774 &   4.2951 f
  mprj/buf_i[32] (net)                                   1   0.0095 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0521   0.1512   0.9500  -0.0047  -0.0046 &   4.2905 f
  data arrival time                                                                                                  4.2905

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.9783   1.0500   0.0000   0.2759 &   3.1559 r
  clock reconvergence pessimism                                                                           0.0000     3.1559
  clock uncertainty                                                                                       0.1000     3.2559
  library hold time                                                                     1.0000            0.2190     3.4749
  data required time                                                                                                 3.4749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4749
  data arrival time                                                                                                 -4.2905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1503 
  total derate : arrival time                                                                             0.0801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2304 

  slack (with derating applied) (MET)                                                                     0.8156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0460 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            2.9831                     1.4828 &   3.4828 f
  wbs_dat_i[8] (net)                                     2   0.2859 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4828 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6082   3.0198   0.9500  -0.3284  -0.1052 &   3.3776 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1359   0.9500            0.7022 &   4.0798 f
  mprj/buf_i[8] (net)                                    1   0.0064 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0289   0.1359   0.9500  -0.0026  -0.0025 &   4.0773 f
  data arrival time                                                                                                  4.0773

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5557   1.0500   0.0000   0.0519 &   2.9319 r
  clock reconvergence pessimism                                                                           0.0000     2.9319
  clock uncertainty                                                                                       0.1000     3.0319
  library hold time                                                                     1.0000            0.2223     3.2541
  data required time                                                                                                 3.2541
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2541
  data arrival time                                                                                                 -4.0773
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8232

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1396 
  total derate : arrival time                                                                             0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2057 

  slack (with derating applied) (MET)                                                                     0.8232 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0289 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[0] (in)                                                            2.8184                     1.3967 &   3.3967 f
  wbs_sel_i[0] (net)                                     2   0.2698 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3967 f
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1663   2.8557   0.9500  -0.0136   0.2206 &   3.6173 f
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1465   0.9500            0.6908 &   4.3081 f
  mprj/buf_i[230] (net)                                  2   0.0139 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0304   0.1465   0.9500  -0.0028  -0.0025 &   4.3056 f
  data arrival time                                                                                                  4.3056

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9822   1.0500   0.0000   0.2747 &   3.1547 r
  clock reconvergence pessimism                                                                           0.0000     3.1547
  clock uncertainty                                                                                       0.1000     3.2547
  library hold time                                                                     1.0000            0.2202     3.4749
  data required time                                                                                                 3.4749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4749
  data arrival time                                                                                                 -4.3056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8306

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1502 
  total derate : arrival time                                                                             0.0496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1998 

  slack (with derating applied) (MET)                                                                     0.8306 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0304 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               2.9438                     1.4441 &   3.4441 f
  wbs_cyc_i (net)                                        2   0.2810 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4441 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2552   2.9870   0.9500  -0.0447   0.2157 &   3.6597 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1407   0.9500            0.7024 &   4.3621 f
  mprj/buf_i[236] (net)                                  2   0.0093 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0089   0.1407   0.9500  -0.0007  -0.0005 &   4.3616 f
  data arrival time                                                                                                  4.3616

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   7.0643   1.0500   0.0000   0.3210 &   3.2010 r
  clock reconvergence pessimism                                                                           0.0000     3.2010
  clock uncertainty                                                                                       0.1000     3.3010
  library hold time                                                                     1.0000            0.2215     3.5225
  data required time                                                                                                 3.5225
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5225
  data arrival time                                                                                                 -4.3616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8392

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1524 
  total derate : arrival time                                                                             0.0531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2055 

  slack (with derating applied) (MET)                                                                     0.8392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0447 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_we_i (in)                                                                3.3260                     1.6699 &   3.6699 f
  wbs_we_i (net)                                         2   0.3201 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.6699 f
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3531   3.3606   0.9500  -0.1381   0.1182 &   3.7881 f
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1474   0.9500            0.7552 &   4.5433 f
  mprj/buf_i[234] (net)                                  1   0.0090 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0117   0.1474   0.9500  -0.0010  -0.0007 &   4.5426 f
  data arrival time                                                                                                  4.5426

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   7.0277   1.0500   0.0000   0.3014 &   3.1814 r
  clock reconvergence pessimism                                                                           0.0000     3.1814
  clock uncertainty                                                                                       0.1000     3.2814
  library hold time                                                                     1.0000            0.2200     3.5014
  data required time                                                                                                 3.5014
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5014
  data arrival time                                                                                                 -4.5426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0412

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1515 
  total derate : arrival time                                                                             0.0606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2121 

  slack (with derating applied) (MET)                                                                     1.0412 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2533 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               5.4381                     2.4999 &   4.4999 f
  io_in[36] (net)                                        2   0.5105 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4999 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.6231   0.9500   0.0000   0.6763 &   5.1762 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2361   0.9500            1.1191 &   6.2953 f
  mprj/buf_i[228] (net)                                  2   0.0357 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2363   0.9500   0.0000   0.0031 &   6.2984 f
  data arrival time                                                                                                  6.2984

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4174   1.0500   0.0000   0.2234 &   0.2234 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   1.0500            2.6566 &   2.8800 r
  mprj/clk (net)                                       826   3.0392 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1251   1.0500   0.0000   2.0616 &   4.9415 r
  clock reconvergence pessimism                                                                           0.0000     4.9415
  clock uncertainty                                                                                       0.1000     5.0415
  library hold time                                                                     1.0000            0.1968     5.2384
  data required time                                                                                                 5.2384
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2384
  data arrival time                                                                                                 -6.2984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2353 
  total derate : arrival time                                                                             0.0947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3300 

  slack (with derating applied) (MET)                                                                     1.0600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3900 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &   0.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &   2.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.7058 &   4.2880 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1559   0.9500            0.9570 &   5.2450 r
  mprj/o_q[49] (net)                                     1   0.0053 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1559   0.9500   0.0000   0.0002 &   5.2452 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1801   0.9500            2.1163 &   7.3615 r
  mprj/o_q_dly[49] (net)                                 1   0.0059 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1801   0.9500   0.0000   0.0001 &   7.3617 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4157   0.9500            4.9169 &  12.2786 r
  mprj/la_data_out[17] (net)                             1   0.5527 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &  12.2786 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -9.4507   9.4507   0.9500  -5.5642  -5.5130 &   6.7655 r
  data arrival time                                                                                                  6.7655

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.9441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9441 

  slack (with derating applied) (MET)                                                                     8.6655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6097 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &   0.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &   2.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.7041 &   4.2862 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2314   0.9500            1.0026 &   5.2888 r
  mprj/o_q[45] (net)                                     2   0.0103 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2314   0.9500   0.0000   0.0003 &   5.2892 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1646   0.9500            2.1144 &   7.4036 r
  mprj/o_q_dly[45] (net)                                 1   0.0048 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1647   0.9500   0.0000   0.0002 &   7.4038 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.6706   0.9500            5.0293 &  12.4331 r
  mprj/la_data_out[13] (net)                             1   0.5673 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   0.9500            0.0000 &  12.4331 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              -9.7111   9.7111   0.9500  -5.5917  -5.5148 &   6.9182 r
  data arrival time                                                                                                  6.9182

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9182
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.9551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9551 

  slack (with derating applied) (MET)                                                                     8.8182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7733 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &   0.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &   2.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.7051 &   4.2872 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1968   0.9500            0.9829 &   5.2701 r
  mprj/o_q[48] (net)                                     1   0.0081 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1968   0.9500   0.0000   0.0003 &   5.2704 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3893   0.9500            2.2466 &   7.5170 r
  mprj/o_q_dly[48] (net)                                 2   0.0196 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0246   0.3893   0.9500  -0.0027  -0.0022 &   7.5148 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1809   0.9500            4.8069 &  12.3217 r
  mprj/la_data_out[16] (net)                             1   0.5378 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &  12.3217 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -9.2146   9.2146   0.9500  -5.3324  -5.2795 &   7.0422 r
  data arrival time                                                                                                  7.0422

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.9346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9346 

  slack (with derating applied) (MET)                                                                     8.9422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8768 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &   0.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &   2.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   1.7049 &   4.2871 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2704   0.9500            1.0244 &   5.3115 r
  mprj/o_q[47] (net)                                     2   0.0128 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0153   0.2704   0.9500  -0.0014  -0.0010 &   5.3105 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3333   0.9500            2.2215 &   7.5319 r
  mprj/o_q_dly[47] (net)                                 2   0.0159 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3333   0.9500   0.0000   0.0006 &   7.5325 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.2525   0.9500            4.8331 &  12.3656 r
  mprj/la_data_out[15] (net)                             1   0.5415 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &  12.3656 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -9.2871   9.2871   0.9500  -5.3350  -5.2762 &   7.0894 r
  data arrival time                                                                                                  7.0894

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.9372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9372 

  slack (with derating applied) (MET)                                                                     8.9894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9266 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &   0.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &   2.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.2531 &   2.8352 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2103   0.9500            0.9094 &   3.7446 f
  mprj/o_q[8] (net)                                      2   0.0156 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2103   0.9500   0.0000   0.0006 &   3.7452 f
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3756   0.9500            2.3852 &   6.1304 f
  mprj/o_q_dly[8] (net)                                  2   0.0220 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1026   0.3756   0.9500  -0.0107  -0.0105 &   6.1199 f
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.4020   0.9500            2.5553 &   8.6751 f
  mprj/wbs_dat_o[8] (net)                                1   0.4264 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   8.6751 f
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                 -2.3061   4.4347   0.9500  -1.3042  -1.0691 &   7.6060 f
  data arrival time                                                                                                  7.6060

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5060

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5411 

  slack (with derating applied) (MET)                                                                     9.5060 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0471 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &   0.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &   2.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.2526 &   2.8347 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1238   0.9500            0.8441 &   3.6789 f
  mprj/o_q[6] (net)                                      1   0.0059 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1238   0.9500   0.0000   0.0002 &   3.6791 f
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.4269   0.9500            2.3986 &   6.0776 f
  mprj/o_q_dly[6] (net)                                  2   0.0278 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0981   0.4269   0.9500  -0.0131  -0.0127 &   6.0649 f
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.4567   0.9500            2.5956 &   8.6605 f
  mprj/wbs_dat_o[6] (net)                                1   0.4316 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   8.6605 f
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                 -2.2487   4.4903   0.9500  -1.2721  -1.0274 &   7.6331 f
  data arrival time                                                                                                  7.6331

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5394 

  slack (with derating applied) (MET)                                                                     9.5331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0725 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &   0.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &   2.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.2544 &   2.8365 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1560   0.9500            0.8694 &   3.7059 f
  mprj/o_q[2] (net)                                      2   0.0094 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1560   0.9500   0.0000   0.0003 &   3.7062 f
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3586   0.9500            2.3531 &   6.0594 f
  mprj/o_q_dly[2] (net)                                  2   0.0201 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0256   0.3586   0.9500  -0.0030  -0.0026 &   6.0567 f
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.9710   0.9500            2.2799 &   8.3366 f
  mprj/wbs_dat_o[2] (net)                                1   0.3813 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   8.3366 f
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                 -1.1439   4.0164   0.9500  -0.6784  -0.3864 &   7.9502 f
  data arrival time                                                                                                  7.9502

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4925 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4925 

  slack (with derating applied) (MET)                                                                     9.8502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3428 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &   0.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &   2.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.4434   0.9500   0.0000   0.2511 &   2.8333 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1696   0.9500            0.8795 &   3.7127 f
  mprj/o_q[1] (net)                                      2   0.0109 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1696   0.9500   0.0000   0.0004 &   3.7131 f
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3498   0.9500            2.3505 &   6.0636 f
  mprj/o_q_dly[1] (net)                                  2   0.0191 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0553   0.3498   0.9500  -0.0058  -0.0053 &   6.0583 f
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.8118   0.9500            2.1979 &   8.2562 f
  mprj/wbs_dat_o[1] (net)                                1   0.3659 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   8.2562 f
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                 -0.9968   3.8568   0.9500  -0.5780  -0.2996 &   7.9566 f
  data arrival time                                                                                                  7.9566

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8566

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4826 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4826 

  slack (with derating applied) (MET)                                                                     9.8566 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3392 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &   0.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &   2.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.7362 &   3.3183 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2027   0.9500            0.9038 &   4.2221 f
  mprj/o_q[30] (net)                                     2   0.0148 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0134   0.2027   0.9500  -0.0016  -0.0012 &   4.2210 f
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3018   0.9500            2.3182 &   6.5392 f
  mprj/o_q_dly[30] (net)                                 2   0.0141 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3018   0.9500   0.0000   0.0004 &   6.5396 f
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3395   0.9500            2.4769 &   9.0165 f
  mprj/wbs_dat_o[30] (net)                               1   0.4185 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   9.0165 f
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                -2.3037   4.3745   0.9500  -1.2919  -1.0559 &   7.9607 f
  data arrival time                                                                                                  7.9607

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9607
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8607

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5575 

  slack (with derating applied) (MET)                                                                     9.8607 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4182 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &   0.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &   2.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4434   0.9500   0.0000   0.2500 &   2.8322 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1244   0.9500            0.8446 &   3.6768 f
  mprj/o_q[175] (net)                                    1   0.0059 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1244   0.9500   0.0000   0.0001 &   3.6769 f
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2939   0.9500            2.2859 &   5.9627 f
  mprj/o_q_dly[175] (net)                                2   0.0133 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2939   0.9500   0.0000   0.0004 &   5.9631 f
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8857   0.9500            2.2249 &   8.1880 f
  mprj/wbs_ack_o (net)                                   1   0.3735 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.1880 f
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                    -0.8391   3.9302   0.9500  -0.5014  -0.2099 &   7.9782 f
  data arrival time                                                                                                  7.9782

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9782
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4750 

  slack (with derating applied) (MET)                                                                     9.8782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3532 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3175 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0548   0.4174   0.9500  -0.0224   0.1785 &   0.1785 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.4434   0.9500            2.4036 &   2.5821 r
  mprj/clk (net)                                       826   3.0392 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   0.9500   0.0000   0.4373 &   3.0194 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1855   0.9500            0.8911 &   3.9105 f
  mprj/o_q[16] (net)                                     2   0.0127 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0349   0.1855   0.9500  -0.0041  -0.0041 &   3.9064 f
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3736   0.9500            2.3751 &   6.2815 f
  mprj/o_q_dly[16] (net)                                 2   0.0218 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0746   0.3736   0.9500  -0.0084  -0.0083 &   6.2732 f
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6080   0.9500            2.1187 &   8.3919 f
  mprj/wbs_dat_o[16] (net)                               1   0.3472 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   8.3919 f
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                -0.9795   3.6431   0.9500  -0.5683  -0.3334 &   8.0584 f
  data arrival time                                                                                                  8.0584

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9584

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4876 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4876 

  slack (with derating applied) (MET)                                                                     9.9584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4460 



1
