
DMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089fc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08008b08  08008b08  00018b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b7c  08008b7c  0002017c  2**0
                  CONTENTS
  4 .ARM          00000000  08008b7c  08008b7c  0002017c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008b7c  08008b7c  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b7c  08008b7c  00018b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b80  08008b80  00018b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  08008b84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000133c  2000017c  08008d00  0002017c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014b8  08008d00  000214b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001778d  00000000  00000000  000201a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000032c5  00000000  00000000  00037932  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012c8  00000000  00000000  0003abf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001140  00000000  00000000  0003bec0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b567  00000000  00000000  0003d000  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011e9d  00000000  00000000  00058567  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000942a3  00000000  00000000  0006a404  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fe6a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dc4  00000000  00000000  000fe724  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	08008af0 	.word	0x08008af0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	08008af0 	.word	0x08008af0

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fe2d 	bl	8000db0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f87f 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 fb2d 	bl	80007b8 <MX_GPIO_Init>
  MX_ADC1_Init();
 800015e:	f000 f8d9 	bl	8000314 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000162:	f000 f915 	bl	8000390 <MX_ADC2_Init>
  MX_TIM1_Init();
 8000166:	f000 f951 	bl	800040c <MX_TIM1_Init>
  MX_TIM2_Init();
 800016a:	f000 f9cf 	bl	800050c <MX_TIM2_Init>
  MX_TIM3_Init();
 800016e:	f000 fa63 	bl	8000638 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000172:	f000 faf7 	bl	8000764 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000176:	f008 f813 	bl	80081a0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800017a:	2100      	movs	r1, #0
 800017c:	4832      	ldr	r0, [pc, #200]	; (8000248 <main+0xfc>)
 800017e:	f003 fc3d 	bl	80039fc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000182:	2104      	movs	r1, #4
 8000184:	4830      	ldr	r0, [pc, #192]	; (8000248 <main+0xfc>)
 8000186:	f003 fc39 	bl	80039fc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800018a:	2108      	movs	r1, #8
 800018c:	482e      	ldr	r0, [pc, #184]	; (8000248 <main+0xfc>)
 800018e:	f003 fc35 	bl	80039fc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000192:	210c      	movs	r1, #12
 8000194:	482c      	ldr	r0, [pc, #176]	; (8000248 <main+0xfc>)
 8000196:	f003 fc31 	bl	80039fc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800019a:	2100      	movs	r1, #0
 800019c:	482b      	ldr	r0, [pc, #172]	; (800024c <main+0x100>)
 800019e:	f003 fc2d 	bl	80039fc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80001a2:	2104      	movs	r1, #4
 80001a4:	4829      	ldr	r0, [pc, #164]	; (800024c <main+0x100>)
 80001a6:	f003 fc29 	bl	80039fc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80001aa:	2108      	movs	r1, #8
 80001ac:	4827      	ldr	r0, [pc, #156]	; (800024c <main+0x100>)
 80001ae:	f003 fc25 	bl	80039fc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80001b2:	210c      	movs	r1, #12
 80001b4:	4825      	ldr	r0, [pc, #148]	; (800024c <main+0x100>)
 80001b6:	f003 fc21 	bl	80039fc <HAL_TIM_PWM_Start>

  uint8_t duty = 0;
 80001ba:	2300      	movs	r3, #0
 80001bc:	71fb      	strb	r3, [r7, #7]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_GPIO_WritePin(uLED1_GPIO_Port, uLED1_Pin, GPIO_PIN_SET);
 80001be:	2201      	movs	r2, #1
 80001c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001c4:	4822      	ldr	r0, [pc, #136]	; (8000250 <main+0x104>)
 80001c6:	f001 fae9 	bl	800179c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(uLED2_GPIO_Port, uLED2_Pin, GPIO_PIN_SET);
 80001ca:	2201      	movs	r2, #1
 80001cc:	2180      	movs	r1, #128	; 0x80
 80001ce:	4820      	ldr	r0, [pc, #128]	; (8000250 <main+0x104>)
 80001d0:	f001 fae4 	bl	800179c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(uLED3_GPIO_Port, uLED3_Pin, GPIO_PIN_RESET);
 80001d4:	2200      	movs	r2, #0
 80001d6:	2140      	movs	r1, #64	; 0x40
 80001d8:	481d      	ldr	r0, [pc, #116]	; (8000250 <main+0x104>)
 80001da:	f001 fadf 	bl	800179c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(uLED4_GPIO_Port, uLED4_Pin, GPIO_PIN_RESET);
 80001de:	2200      	movs	r2, #0
 80001e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001e4:	481b      	ldr	r0, [pc, #108]	; (8000254 <main+0x108>)
 80001e6:	f001 fad9 	bl	800179c <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 80001ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80001ee:	f000 fe41 	bl	8000e74 <HAL_Delay>
	  HAL_GPIO_WritePin(uLED1_GPIO_Port, uLED1_Pin, GPIO_PIN_RESET);
 80001f2:	2200      	movs	r2, #0
 80001f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001f8:	4815      	ldr	r0, [pc, #84]	; (8000250 <main+0x104>)
 80001fa:	f001 facf 	bl	800179c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(uLED2_GPIO_Port, uLED2_Pin, GPIO_PIN_RESET);
 80001fe:	2200      	movs	r2, #0
 8000200:	2180      	movs	r1, #128	; 0x80
 8000202:	4813      	ldr	r0, [pc, #76]	; (8000250 <main+0x104>)
 8000204:	f001 faca 	bl	800179c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(uLED3_GPIO_Port, uLED3_Pin, GPIO_PIN_SET);
 8000208:	2201      	movs	r2, #1
 800020a:	2140      	movs	r1, #64	; 0x40
 800020c:	4810      	ldr	r0, [pc, #64]	; (8000250 <main+0x104>)
 800020e:	f001 fac5 	bl	800179c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(uLED4_GPIO_Port, uLED4_Pin, GPIO_PIN_SET);
 8000212:	2201      	movs	r2, #1
 8000214:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000218:	480e      	ldr	r0, [pc, #56]	; (8000254 <main+0x108>)
 800021a:	f001 fabf 	bl	800179c <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 800021e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000222:	f000 fe27 	bl	8000e74 <HAL_Delay>

	  htim2.Instance->CCR1 = duty;
 8000226:	4b08      	ldr	r3, [pc, #32]	; (8000248 <main+0xfc>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	79fa      	ldrb	r2, [r7, #7]
 800022c:	635a      	str	r2, [r3, #52]	; 0x34
	  htim3.Instance->CCR1 = duty;
 800022e:	4b07      	ldr	r3, [pc, #28]	; (800024c <main+0x100>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	79fa      	ldrb	r2, [r7, #7]
 8000234:	635a      	str	r2, [r3, #52]	; 0x34
	  if (duty == 100)
 8000236:	79fb      	ldrb	r3, [r7, #7]
 8000238:	2b64      	cmp	r3, #100	; 0x64
 800023a:	d101      	bne.n	8000240 <main+0xf4>
	  {
		  duty = 0;
 800023c:	2300      	movs	r3, #0
 800023e:	71fb      	strb	r3, [r7, #7]
	  }
	  duty++;
 8000240:	79fb      	ldrb	r3, [r7, #7]
 8000242:	3301      	adds	r3, #1
 8000244:	71fb      	strb	r3, [r7, #7]
	  HAL_GPIO_WritePin(uLED1_GPIO_Port, uLED1_Pin, GPIO_PIN_SET);
 8000246:	e7ba      	b.n	80001be <main+0x72>
 8000248:	200004ec 	.word	0x200004ec
 800024c:	200003ec 	.word	0x200003ec
 8000250:	40011000 	.word	0x40011000
 8000254:	40010c00 	.word	0x40010c00

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b094      	sub	sp, #80	; 0x50
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000262:	2228      	movs	r2, #40	; 0x28
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f008 fc3a 	bl	8008ae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026c:	f107 0314 	add.w	r3, r7, #20
 8000270:	2200      	movs	r2, #0
 8000272:	601a      	str	r2, [r3, #0]
 8000274:	605a      	str	r2, [r3, #4]
 8000276:	609a      	str	r2, [r3, #8]
 8000278:	60da      	str	r2, [r3, #12]
 800027a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800027c:	1d3b      	adds	r3, r7, #4
 800027e:	2200      	movs	r2, #0
 8000280:	601a      	str	r2, [r3, #0]
 8000282:	605a      	str	r2, [r3, #4]
 8000284:	609a      	str	r2, [r3, #8]
 8000286:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000288:	2301      	movs	r3, #1
 800028a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800028c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000290:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000292:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000296:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000298:	2301      	movs	r3, #1
 800029a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800029c:	2302      	movs	r3, #2
 800029e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002a4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002a6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002b0:	4618      	mov	r0, r3
 80002b2:	f002 fe27 	bl	8002f04 <HAL_RCC_OscConfig>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d001      	beq.n	80002c0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80002bc:	f000 fb28 	bl	8000910 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c0:	230f      	movs	r3, #15
 80002c2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c4:	2302      	movs	r3, #2
 80002c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c8:	2300      	movs	r3, #0
 80002ca:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002d0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002d6:	f107 0314 	add.w	r3, r7, #20
 80002da:	2102      	movs	r1, #2
 80002dc:	4618      	mov	r0, r3
 80002de:	f003 f891 	bl	8003404 <HAL_RCC_ClockConfig>
 80002e2:	4603      	mov	r3, r0
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d001      	beq.n	80002ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80002e8:	f000 fb12 	bl	8000910 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80002ec:	2312      	movs	r3, #18
 80002ee:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80002f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80002f4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80002f6:	2300      	movs	r3, #0
 80002f8:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	4618      	mov	r0, r3
 80002fe:	f003 fa1f 	bl	8003740 <HAL_RCCEx_PeriphCLKConfig>
 8000302:	4603      	mov	r3, r0
 8000304:	2b00      	cmp	r3, #0
 8000306:	d001      	beq.n	800030c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000308:	f000 fb02 	bl	8000910 <Error_Handler>
  }
}
 800030c:	bf00      	nop
 800030e:	3750      	adds	r7, #80	; 0x50
 8000310:	46bd      	mov	sp, r7
 8000312:	bd80      	pop	{r7, pc}

08000314 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b084      	sub	sp, #16
 8000318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800031a:	1d3b      	adds	r3, r7, #4
 800031c:	2200      	movs	r2, #0
 800031e:	601a      	str	r2, [r3, #0]
 8000320:	605a      	str	r2, [r3, #4]
 8000322:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000324:	4b18      	ldr	r3, [pc, #96]	; (8000388 <MX_ADC1_Init+0x74>)
 8000326:	4a19      	ldr	r2, [pc, #100]	; (800038c <MX_ADC1_Init+0x78>)
 8000328:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800032a:	4b17      	ldr	r3, [pc, #92]	; (8000388 <MX_ADC1_Init+0x74>)
 800032c:	2200      	movs	r2, #0
 800032e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000330:	4b15      	ldr	r3, [pc, #84]	; (8000388 <MX_ADC1_Init+0x74>)
 8000332:	2200      	movs	r2, #0
 8000334:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000336:	4b14      	ldr	r3, [pc, #80]	; (8000388 <MX_ADC1_Init+0x74>)
 8000338:	2200      	movs	r2, #0
 800033a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800033c:	4b12      	ldr	r3, [pc, #72]	; (8000388 <MX_ADC1_Init+0x74>)
 800033e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000342:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000344:	4b10      	ldr	r3, [pc, #64]	; (8000388 <MX_ADC1_Init+0x74>)
 8000346:	2200      	movs	r2, #0
 8000348:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800034a:	4b0f      	ldr	r3, [pc, #60]	; (8000388 <MX_ADC1_Init+0x74>)
 800034c:	2201      	movs	r2, #1
 800034e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000350:	480d      	ldr	r0, [pc, #52]	; (8000388 <MX_ADC1_Init+0x74>)
 8000352:	f000 fdb1 	bl	8000eb8 <HAL_ADC_Init>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d001      	beq.n	8000360 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800035c:	f000 fad8 	bl	8000910 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000360:	230a      	movs	r3, #10
 8000362:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000364:	2301      	movs	r3, #1
 8000366:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000368:	2300      	movs	r3, #0
 800036a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800036c:	1d3b      	adds	r3, r7, #4
 800036e:	4619      	mov	r1, r3
 8000370:	4805      	ldr	r0, [pc, #20]	; (8000388 <MX_ADC1_Init+0x74>)
 8000372:	f000 fe79 	bl	8001068 <HAL_ADC_ConfigChannel>
 8000376:	4603      	mov	r3, r0
 8000378:	2b00      	cmp	r3, #0
 800037a:	d001      	beq.n	8000380 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800037c:	f000 fac8 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000380:	bf00      	nop
 8000382:	3710      	adds	r7, #16
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	20000434 	.word	0x20000434
 800038c:	40012400 	.word	0x40012400

08000390 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b084      	sub	sp, #16
 8000394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	2200      	movs	r2, #0
 800039a:	601a      	str	r2, [r3, #0]
 800039c:	605a      	str	r2, [r3, #4]
 800039e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 80003a0:	4b18      	ldr	r3, [pc, #96]	; (8000404 <MX_ADC2_Init+0x74>)
 80003a2:	4a19      	ldr	r2, [pc, #100]	; (8000408 <MX_ADC2_Init+0x78>)
 80003a4:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003a6:	4b17      	ldr	r3, [pc, #92]	; (8000404 <MX_ADC2_Init+0x74>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80003ac:	4b15      	ldr	r3, [pc, #84]	; (8000404 <MX_ADC2_Init+0x74>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80003b2:	4b14      	ldr	r3, [pc, #80]	; (8000404 <MX_ADC2_Init+0x74>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003b8:	4b12      	ldr	r3, [pc, #72]	; (8000404 <MX_ADC2_Init+0x74>)
 80003ba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80003be:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003c0:	4b10      	ldr	r3, [pc, #64]	; (8000404 <MX_ADC2_Init+0x74>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80003c6:	4b0f      	ldr	r3, [pc, #60]	; (8000404 <MX_ADC2_Init+0x74>)
 80003c8:	2201      	movs	r2, #1
 80003ca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80003cc:	480d      	ldr	r0, [pc, #52]	; (8000404 <MX_ADC2_Init+0x74>)
 80003ce:	f000 fd73 	bl	8000eb8 <HAL_ADC_Init>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80003d8:	f000 fa9a 	bl	8000910 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80003dc:	2304      	movs	r3, #4
 80003de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003e0:	2301      	movs	r3, #1
 80003e2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80003e4:	2300      	movs	r3, #0
 80003e6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80003e8:	1d3b      	adds	r3, r7, #4
 80003ea:	4619      	mov	r1, r3
 80003ec:	4805      	ldr	r0, [pc, #20]	; (8000404 <MX_ADC2_Init+0x74>)
 80003ee:	f000 fe3b 	bl	8001068 <HAL_ADC_ConfigChannel>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80003f8:	f000 fa8a 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80003fc:	bf00      	nop
 80003fe:	3710      	adds	r7, #16
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	200003bc 	.word	0x200003bc
 8000408:	40012800 	.word	0x40012800

0800040c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b08a      	sub	sp, #40	; 0x28
 8000410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000412:	f107 0318 	add.w	r3, r7, #24
 8000416:	2200      	movs	r2, #0
 8000418:	601a      	str	r2, [r3, #0]
 800041a:	605a      	str	r2, [r3, #4]
 800041c:	609a      	str	r2, [r3, #8]
 800041e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000420:	f107 0310 	add.w	r3, r7, #16
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
 8000428:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800042a:	463b      	mov	r3, r7
 800042c:	2200      	movs	r2, #0
 800042e:	601a      	str	r2, [r3, #0]
 8000430:	605a      	str	r2, [r3, #4]
 8000432:	609a      	str	r2, [r3, #8]
 8000434:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000436:	4b33      	ldr	r3, [pc, #204]	; (8000504 <MX_TIM1_Init+0xf8>)
 8000438:	4a33      	ldr	r2, [pc, #204]	; (8000508 <MX_TIM1_Init+0xfc>)
 800043a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 60-1;
 800043c:	4b31      	ldr	r3, [pc, #196]	; (8000504 <MX_TIM1_Init+0xf8>)
 800043e:	223b      	movs	r2, #59	; 0x3b
 8000440:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000442:	4b30      	ldr	r3, [pc, #192]	; (8000504 <MX_TIM1_Init+0xf8>)
 8000444:	2200      	movs	r2, #0
 8000446:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8000448:	4b2e      	ldr	r3, [pc, #184]	; (8000504 <MX_TIM1_Init+0xf8>)
 800044a:	2263      	movs	r2, #99	; 0x63
 800044c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800044e:	4b2d      	ldr	r3, [pc, #180]	; (8000504 <MX_TIM1_Init+0xf8>)
 8000450:	2200      	movs	r2, #0
 8000452:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000454:	4b2b      	ldr	r3, [pc, #172]	; (8000504 <MX_TIM1_Init+0xf8>)
 8000456:	2200      	movs	r2, #0
 8000458:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800045a:	4b2a      	ldr	r3, [pc, #168]	; (8000504 <MX_TIM1_Init+0xf8>)
 800045c:	2200      	movs	r2, #0
 800045e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000460:	4828      	ldr	r0, [pc, #160]	; (8000504 <MX_TIM1_Init+0xf8>)
 8000462:	f003 fa23 	bl	80038ac <HAL_TIM_Base_Init>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <MX_TIM1_Init+0x64>
  {
    Error_Handler();
 800046c:	f000 fa50 	bl	8000910 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000470:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000474:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000476:	f107 0318 	add.w	r3, r7, #24
 800047a:	4619      	mov	r1, r3
 800047c:	4821      	ldr	r0, [pc, #132]	; (8000504 <MX_TIM1_Init+0xf8>)
 800047e:	f003 fd09 	bl	8003e94 <HAL_TIM_ConfigClockSource>
 8000482:	4603      	mov	r3, r0
 8000484:	2b00      	cmp	r3, #0
 8000486:	d001      	beq.n	800048c <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8000488:	f000 fa42 	bl	8000910 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800048c:	481d      	ldr	r0, [pc, #116]	; (8000504 <MX_TIM1_Init+0xf8>)
 800048e:	f003 fb57 	bl	8003b40 <HAL_TIM_IC_Init>
 8000492:	4603      	mov	r3, r0
 8000494:	2b00      	cmp	r3, #0
 8000496:	d001      	beq.n	800049c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000498:	f000 fa3a 	bl	8000910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800049c:	2300      	movs	r3, #0
 800049e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004a0:	2300      	movs	r3, #0
 80004a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004a4:	f107 0310 	add.w	r3, r7, #16
 80004a8:	4619      	mov	r1, r3
 80004aa:	4816      	ldr	r0, [pc, #88]	; (8000504 <MX_TIM1_Init+0xf8>)
 80004ac:	f004 f95c 	bl	8004768 <HAL_TIMEx_MasterConfigSynchronization>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80004b6:	f000 fa2b 	bl	8000910 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80004ba:	2300      	movs	r3, #0
 80004bc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80004be:	2301      	movs	r3, #1
 80004c0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80004c2:	2300      	movs	r3, #0
 80004c4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80004c6:	2300      	movs	r3, #0
 80004c8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80004ca:	463b      	mov	r3, r7
 80004cc:	2200      	movs	r2, #0
 80004ce:	4619      	mov	r1, r3
 80004d0:	480c      	ldr	r0, [pc, #48]	; (8000504 <MX_TIM1_Init+0xf8>)
 80004d2:	f003 fb8d 	bl	8003bf0 <HAL_TIM_IC_ConfigChannel>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d001      	beq.n	80004e0 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80004dc:	f000 fa18 	bl	8000910 <Error_Handler>
  }
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80004e0:	2302      	movs	r3, #2
 80004e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80004e4:	463b      	mov	r3, r7
 80004e6:	2204      	movs	r2, #4
 80004e8:	4619      	mov	r1, r3
 80004ea:	4806      	ldr	r0, [pc, #24]	; (8000504 <MX_TIM1_Init+0xf8>)
 80004ec:	f003 fb80 	bl	8003bf0 <HAL_TIM_IC_ConfigChannel>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80004f6:	f000 fa0b 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80004fa:	bf00      	nop
 80004fc:	3728      	adds	r7, #40	; 0x28
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	200004a4 	.word	0x200004a4
 8000508:	40012c00 	.word	0x40012c00

0800050c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b08e      	sub	sp, #56	; 0x38
 8000510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000512:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000516:	2200      	movs	r2, #0
 8000518:	601a      	str	r2, [r3, #0]
 800051a:	605a      	str	r2, [r3, #4]
 800051c:	609a      	str	r2, [r3, #8]
 800051e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000520:	f107 0320 	add.w	r3, r7, #32
 8000524:	2200      	movs	r2, #0
 8000526:	601a      	str	r2, [r3, #0]
 8000528:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800052a:	1d3b      	adds	r3, r7, #4
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
 8000530:	605a      	str	r2, [r3, #4]
 8000532:	609a      	str	r2, [r3, #8]
 8000534:	60da      	str	r2, [r3, #12]
 8000536:	611a      	str	r2, [r3, #16]
 8000538:	615a      	str	r2, [r3, #20]
 800053a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800053c:	4b3d      	ldr	r3, [pc, #244]	; (8000634 <MX_TIM2_Init+0x128>)
 800053e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000542:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 60-1;
 8000544:	4b3b      	ldr	r3, [pc, #236]	; (8000634 <MX_TIM2_Init+0x128>)
 8000546:	223b      	movs	r2, #59	; 0x3b
 8000548:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800054a:	4b3a      	ldr	r3, [pc, #232]	; (8000634 <MX_TIM2_Init+0x128>)
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000550:	4b38      	ldr	r3, [pc, #224]	; (8000634 <MX_TIM2_Init+0x128>)
 8000552:	2263      	movs	r2, #99	; 0x63
 8000554:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000556:	4b37      	ldr	r3, [pc, #220]	; (8000634 <MX_TIM2_Init+0x128>)
 8000558:	2200      	movs	r2, #0
 800055a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800055c:	4b35      	ldr	r3, [pc, #212]	; (8000634 <MX_TIM2_Init+0x128>)
 800055e:	2200      	movs	r2, #0
 8000560:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000562:	4834      	ldr	r0, [pc, #208]	; (8000634 <MX_TIM2_Init+0x128>)
 8000564:	f003 f9a2 	bl	80038ac <HAL_TIM_Base_Init>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800056e:	f000 f9cf 	bl	8000910 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000572:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000576:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000578:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800057c:	4619      	mov	r1, r3
 800057e:	482d      	ldr	r0, [pc, #180]	; (8000634 <MX_TIM2_Init+0x128>)
 8000580:	f003 fc88 	bl	8003e94 <HAL_TIM_ConfigClockSource>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d001      	beq.n	800058e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800058a:	f000 f9c1 	bl	8000910 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800058e:	4829      	ldr	r0, [pc, #164]	; (8000634 <MX_TIM2_Init+0x128>)
 8000590:	f003 f9db 	bl	800394a <HAL_TIM_PWM_Init>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800059a:	f000 f9b9 	bl	8000910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800059e:	2300      	movs	r3, #0
 80005a0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005a2:	2300      	movs	r3, #0
 80005a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005a6:	f107 0320 	add.w	r3, r7, #32
 80005aa:	4619      	mov	r1, r3
 80005ac:	4821      	ldr	r0, [pc, #132]	; (8000634 <MX_TIM2_Init+0x128>)
 80005ae:	f004 f8db 	bl	8004768 <HAL_TIMEx_MasterConfigSynchronization>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d001      	beq.n	80005bc <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80005b8:	f000 f9aa 	bl	8000910 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005bc:	2360      	movs	r3, #96	; 0x60
 80005be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80005c0:	2300      	movs	r3, #0
 80005c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005c4:	2300      	movs	r3, #0
 80005c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005c8:	2300      	movs	r3, #0
 80005ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	2200      	movs	r2, #0
 80005d0:	4619      	mov	r1, r3
 80005d2:	4818      	ldr	r0, [pc, #96]	; (8000634 <MX_TIM2_Init+0x128>)
 80005d4:	f003 fba0 	bl	8003d18 <HAL_TIM_PWM_ConfigChannel>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80005de:	f000 f997 	bl	8000910 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80005e2:	1d3b      	adds	r3, r7, #4
 80005e4:	2204      	movs	r2, #4
 80005e6:	4619      	mov	r1, r3
 80005e8:	4812      	ldr	r0, [pc, #72]	; (8000634 <MX_TIM2_Init+0x128>)
 80005ea:	f003 fb95 	bl	8003d18 <HAL_TIM_PWM_ConfigChannel>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 80005f4:	f000 f98c 	bl	8000910 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2208      	movs	r2, #8
 80005fc:	4619      	mov	r1, r3
 80005fe:	480d      	ldr	r0, [pc, #52]	; (8000634 <MX_TIM2_Init+0x128>)
 8000600:	f003 fb8a 	bl	8003d18 <HAL_TIM_PWM_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 800060a:	f000 f981 	bl	8000910 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	220c      	movs	r2, #12
 8000612:	4619      	mov	r1, r3
 8000614:	4807      	ldr	r0, [pc, #28]	; (8000634 <MX_TIM2_Init+0x128>)
 8000616:	f003 fb7f 	bl	8003d18 <HAL_TIM_PWM_ConfigChannel>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <MX_TIM2_Init+0x118>
  {
    Error_Handler();
 8000620:	f000 f976 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000624:	4803      	ldr	r0, [pc, #12]	; (8000634 <MX_TIM2_Init+0x128>)
 8000626:	f000 fa8d 	bl	8000b44 <HAL_TIM_MspPostInit>

}
 800062a:	bf00      	nop
 800062c:	3738      	adds	r7, #56	; 0x38
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	200004ec 	.word	0x200004ec

08000638 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b08e      	sub	sp, #56	; 0x38
 800063c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800063e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
 8000646:	605a      	str	r2, [r3, #4]
 8000648:	609a      	str	r2, [r3, #8]
 800064a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800064c:	f107 0320 	add.w	r3, r7, #32
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000656:	1d3b      	adds	r3, r7, #4
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	605a      	str	r2, [r3, #4]
 800065e:	609a      	str	r2, [r3, #8]
 8000660:	60da      	str	r2, [r3, #12]
 8000662:	611a      	str	r2, [r3, #16]
 8000664:	615a      	str	r2, [r3, #20]
 8000666:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000668:	4b3c      	ldr	r3, [pc, #240]	; (800075c <MX_TIM3_Init+0x124>)
 800066a:	4a3d      	ldr	r2, [pc, #244]	; (8000760 <MX_TIM3_Init+0x128>)
 800066c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 60-1;
 800066e:	4b3b      	ldr	r3, [pc, #236]	; (800075c <MX_TIM3_Init+0x124>)
 8000670:	223b      	movs	r2, #59	; 0x3b
 8000672:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000674:	4b39      	ldr	r3, [pc, #228]	; (800075c <MX_TIM3_Init+0x124>)
 8000676:	2200      	movs	r2, #0
 8000678:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 800067a:	4b38      	ldr	r3, [pc, #224]	; (800075c <MX_TIM3_Init+0x124>)
 800067c:	2263      	movs	r2, #99	; 0x63
 800067e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000680:	4b36      	ldr	r3, [pc, #216]	; (800075c <MX_TIM3_Init+0x124>)
 8000682:	2200      	movs	r2, #0
 8000684:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000686:	4b35      	ldr	r3, [pc, #212]	; (800075c <MX_TIM3_Init+0x124>)
 8000688:	2200      	movs	r2, #0
 800068a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800068c:	4833      	ldr	r0, [pc, #204]	; (800075c <MX_TIM3_Init+0x124>)
 800068e:	f003 f90d 	bl	80038ac <HAL_TIM_Base_Init>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000698:	f000 f93a 	bl	8000910 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800069c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80006a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006a6:	4619      	mov	r1, r3
 80006a8:	482c      	ldr	r0, [pc, #176]	; (800075c <MX_TIM3_Init+0x124>)
 80006aa:	f003 fbf3 	bl	8003e94 <HAL_TIM_ConfigClockSource>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80006b4:	f000 f92c 	bl	8000910 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80006b8:	4828      	ldr	r0, [pc, #160]	; (800075c <MX_TIM3_Init+0x124>)
 80006ba:	f003 f946 	bl	800394a <HAL_TIM_PWM_Init>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80006c4:	f000 f924 	bl	8000910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006c8:	2300      	movs	r3, #0
 80006ca:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006cc:	2300      	movs	r3, #0
 80006ce:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80006d0:	f107 0320 	add.w	r3, r7, #32
 80006d4:	4619      	mov	r1, r3
 80006d6:	4821      	ldr	r0, [pc, #132]	; (800075c <MX_TIM3_Init+0x124>)
 80006d8:	f004 f846 	bl	8004768 <HAL_TIMEx_MasterConfigSynchronization>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80006e2:	f000 f915 	bl	8000910 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006e6:	2360      	movs	r3, #96	; 0x60
 80006e8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80006ea:	2300      	movs	r3, #0
 80006ec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006ee:	2300      	movs	r3, #0
 80006f0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006f2:	2300      	movs	r3, #0
 80006f4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2200      	movs	r2, #0
 80006fa:	4619      	mov	r1, r3
 80006fc:	4817      	ldr	r0, [pc, #92]	; (800075c <MX_TIM3_Init+0x124>)
 80006fe:	f003 fb0b 	bl	8003d18 <HAL_TIM_PWM_ConfigChannel>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000708:	f000 f902 	bl	8000910 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	2204      	movs	r2, #4
 8000710:	4619      	mov	r1, r3
 8000712:	4812      	ldr	r0, [pc, #72]	; (800075c <MX_TIM3_Init+0x124>)
 8000714:	f003 fb00 	bl	8003d18 <HAL_TIM_PWM_ConfigChannel>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 800071e:	f000 f8f7 	bl	8000910 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	2208      	movs	r2, #8
 8000726:	4619      	mov	r1, r3
 8000728:	480c      	ldr	r0, [pc, #48]	; (800075c <MX_TIM3_Init+0x124>)
 800072a:	f003 faf5 	bl	8003d18 <HAL_TIM_PWM_ConfigChannel>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 8000734:	f000 f8ec 	bl	8000910 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	220c      	movs	r2, #12
 800073c:	4619      	mov	r1, r3
 800073e:	4807      	ldr	r0, [pc, #28]	; (800075c <MX_TIM3_Init+0x124>)
 8000740:	f003 faea 	bl	8003d18 <HAL_TIM_PWM_ConfigChannel>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <MX_TIM3_Init+0x116>
  {
    Error_Handler();
 800074a:	f000 f8e1 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800074e:	4803      	ldr	r0, [pc, #12]	; (800075c <MX_TIM3_Init+0x124>)
 8000750:	f000 f9f8 	bl	8000b44 <HAL_TIM_MspPostInit>

}
 8000754:	bf00      	nop
 8000756:	3738      	adds	r7, #56	; 0x38
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	200003ec 	.word	0x200003ec
 8000760:	40000400 	.word	0x40000400

08000764 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000768:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <MX_USART1_UART_Init+0x4c>)
 800076a:	4a12      	ldr	r2, [pc, #72]	; (80007b4 <MX_USART1_UART_Init+0x50>)
 800076c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800076e:	4b10      	ldr	r3, [pc, #64]	; (80007b0 <MX_USART1_UART_Init+0x4c>)
 8000770:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000774:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b0e      	ldr	r3, [pc, #56]	; (80007b0 <MX_USART1_UART_Init+0x4c>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <MX_USART1_UART_Init+0x4c>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000782:	4b0b      	ldr	r3, [pc, #44]	; (80007b0 <MX_USART1_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000788:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <MX_USART1_UART_Init+0x4c>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078e:	4b08      	ldr	r3, [pc, #32]	; (80007b0 <MX_USART1_UART_Init+0x4c>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <MX_USART1_UART_Init+0x4c>)
 8000796:	2200      	movs	r2, #0
 8000798:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800079a:	4805      	ldr	r0, [pc, #20]	; (80007b0 <MX_USART1_UART_Init+0x4c>)
 800079c:	f004 f842 	bl	8004824 <HAL_UART_Init>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80007a6:	f000 f8b3 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	20000464 	.word	0x20000464
 80007b4:	40013800 	.word	0x40013800

080007b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b088      	sub	sp, #32
 80007bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007be:	f107 0310 	add.w	r3, r7, #16
 80007c2:	2200      	movs	r2, #0
 80007c4:	601a      	str	r2, [r3, #0]
 80007c6:	605a      	str	r2, [r3, #4]
 80007c8:	609a      	str	r2, [r3, #8]
 80007ca:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007cc:	4b4b      	ldr	r3, [pc, #300]	; (80008fc <MX_GPIO_Init+0x144>)
 80007ce:	699b      	ldr	r3, [r3, #24]
 80007d0:	4a4a      	ldr	r2, [pc, #296]	; (80008fc <MX_GPIO_Init+0x144>)
 80007d2:	f043 0310 	orr.w	r3, r3, #16
 80007d6:	6193      	str	r3, [r2, #24]
 80007d8:	4b48      	ldr	r3, [pc, #288]	; (80008fc <MX_GPIO_Init+0x144>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	f003 0310 	and.w	r3, r3, #16
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007e4:	4b45      	ldr	r3, [pc, #276]	; (80008fc <MX_GPIO_Init+0x144>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	4a44      	ldr	r2, [pc, #272]	; (80008fc <MX_GPIO_Init+0x144>)
 80007ea:	f043 0320 	orr.w	r3, r3, #32
 80007ee:	6193      	str	r3, [r2, #24]
 80007f0:	4b42      	ldr	r3, [pc, #264]	; (80008fc <MX_GPIO_Init+0x144>)
 80007f2:	699b      	ldr	r3, [r3, #24]
 80007f4:	f003 0320 	and.w	r3, r3, #32
 80007f8:	60bb      	str	r3, [r7, #8]
 80007fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fc:	4b3f      	ldr	r3, [pc, #252]	; (80008fc <MX_GPIO_Init+0x144>)
 80007fe:	699b      	ldr	r3, [r3, #24]
 8000800:	4a3e      	ldr	r2, [pc, #248]	; (80008fc <MX_GPIO_Init+0x144>)
 8000802:	f043 0304 	orr.w	r3, r3, #4
 8000806:	6193      	str	r3, [r2, #24]
 8000808:	4b3c      	ldr	r3, [pc, #240]	; (80008fc <MX_GPIO_Init+0x144>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	f003 0304 	and.w	r3, r3, #4
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000814:	4b39      	ldr	r3, [pc, #228]	; (80008fc <MX_GPIO_Init+0x144>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	4a38      	ldr	r2, [pc, #224]	; (80008fc <MX_GPIO_Init+0x144>)
 800081a:	f043 0308 	orr.w	r3, r3, #8
 800081e:	6193      	str	r3, [r2, #24]
 8000820:	4b36      	ldr	r3, [pc, #216]	; (80008fc <MX_GPIO_Init+0x144>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	f003 0308 	and.w	r3, r3, #8
 8000828:	603b      	str	r3, [r7, #0]
 800082a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800082c:	2200      	movs	r2, #0
 800082e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000832:	4833      	ldr	r0, [pc, #204]	; (8000900 <MX_GPIO_Init+0x148>)
 8000834:	f000 ffb2 	bl	800179c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(uLED4_GPIO_Port, uLED4_Pin, GPIO_PIN_SET);
 8000838:	2201      	movs	r2, #1
 800083a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800083e:	4831      	ldr	r0, [pc, #196]	; (8000904 <MX_GPIO_Init+0x14c>)
 8000840:	f000 ffac 	bl	800179c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, uLED3_Pin|uLED2_Pin|uLED1_Pin, GPIO_PIN_SET);
 8000844:	2201      	movs	r2, #1
 8000846:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800084a:	482d      	ldr	r0, [pc, #180]	; (8000900 <MX_GPIO_Init+0x148>)
 800084c:	f000 ffa6 	bl	800179c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 uLED3_Pin uLED2_Pin uLED1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|uLED3_Pin|uLED2_Pin|uLED1_Pin;
 8000850:	f44f 5307 	mov.w	r3, #8640	; 0x21c0
 8000854:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000856:	2301      	movs	r3, #1
 8000858:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085e:	2302      	movs	r3, #2
 8000860:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000862:	f107 0310 	add.w	r3, r7, #16
 8000866:	4619      	mov	r1, r3
 8000868:	4825      	ldr	r0, [pc, #148]	; (8000900 <MX_GPIO_Init+0x148>)
 800086a:	f000 fe3d 	bl	80014e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : uLED4_Pin */
  GPIO_InitStruct.Pin = uLED4_Pin;
 800086e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000872:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000874:	2301      	movs	r3, #1
 8000876:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2302      	movs	r3, #2
 800087e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(uLED4_GPIO_Port, &GPIO_InitStruct);
 8000880:	f107 0310 	add.w	r3, r7, #16
 8000884:	4619      	mov	r1, r3
 8000886:	481f      	ldr	r0, [pc, #124]	; (8000904 <MX_GPIO_Init+0x14c>)
 8000888:	f000 fe2e 	bl	80014e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Input11_S3_3_Pin */
  GPIO_InitStruct.Pin = Input11_S3_3_Pin;
 800088c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000890:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000892:	2300      	movs	r3, #0
 8000894:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000896:	2302      	movs	r3, #2
 8000898:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Input11_S3_3_GPIO_Port, &GPIO_InitStruct);
 800089a:	f107 0310 	add.w	r3, r7, #16
 800089e:	4619      	mov	r1, r3
 80008a0:	4819      	ldr	r0, [pc, #100]	; (8000908 <MX_GPIO_Init+0x150>)
 80008a2:	f000 fe21 	bl	80014e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Input9_S3_1_Pin Input10_S3_2_Pin Input12_S3_4_Pin */
  GPIO_InitStruct.Pin = Input9_S3_1_Pin|Input10_S3_2_Pin|Input12_S3_4_Pin;
 80008a6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80008aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80008b0:	2302      	movs	r3, #2
 80008b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008b4:	f107 0310 	add.w	r3, r7, #16
 80008b8:	4619      	mov	r1, r3
 80008ba:	4811      	ldr	r0, [pc, #68]	; (8000900 <MX_GPIO_Init+0x148>)
 80008bc:	f000 fe14 	bl	80014e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Input5_S2_1_Pin */
  GPIO_InitStruct.Pin = Input5_S2_1_Pin;
 80008c0:	2304      	movs	r3, #4
 80008c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c4:	2300      	movs	r3, #0
 80008c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80008c8:	2302      	movs	r3, #2
 80008ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Input5_S2_1_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 0310 	add.w	r3, r7, #16
 80008d0:	4619      	mov	r1, r3
 80008d2:	480e      	ldr	r0, [pc, #56]	; (800090c <MX_GPIO_Init+0x154>)
 80008d4:	f000 fe08 	bl	80014e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Input6_S2_2_Pin Input8_S2_4_Pin Input4_S1_4_Pin Input7_S2_3_Pin
                           Input3_S1_3_Pin Input2_S1_2_Pin Input1_S1_1_Pin */
  GPIO_InitStruct.Pin = Input6_S2_2_Pin|Input8_S2_4_Pin|Input4_S1_4_Pin|Input7_S2_3_Pin
 80008d8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 80008dc:	613b      	str	r3, [r7, #16]
                          |Input3_S1_3_Pin|Input2_S1_2_Pin|Input1_S1_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008de:	2300      	movs	r3, #0
 80008e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80008e2:	2302      	movs	r3, #2
 80008e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e6:	f107 0310 	add.w	r3, r7, #16
 80008ea:	4619      	mov	r1, r3
 80008ec:	4805      	ldr	r0, [pc, #20]	; (8000904 <MX_GPIO_Init+0x14c>)
 80008ee:	f000 fdfb 	bl	80014e8 <HAL_GPIO_Init>

}
 80008f2:	bf00      	nop
 80008f4:	3720      	adds	r7, #32
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	40021000 	.word	0x40021000
 8000900:	40011000 	.word	0x40011000
 8000904:	40010c00 	.word	0x40010c00
 8000908:	40010800 	.word	0x40010800
 800090c:	40011400 	.word	0x40011400

08000910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000914:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000916:	e7fe      	b.n	8000916 <Error_Handler+0x6>

08000918 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000918:	b480      	push	{r7}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800091e:	4b15      	ldr	r3, [pc, #84]	; (8000974 <HAL_MspInit+0x5c>)
 8000920:	699b      	ldr	r3, [r3, #24]
 8000922:	4a14      	ldr	r2, [pc, #80]	; (8000974 <HAL_MspInit+0x5c>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6193      	str	r3, [r2, #24]
 800092a:	4b12      	ldr	r3, [pc, #72]	; (8000974 <HAL_MspInit+0x5c>)
 800092c:	699b      	ldr	r3, [r3, #24]
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	60bb      	str	r3, [r7, #8]
 8000934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000936:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <HAL_MspInit+0x5c>)
 8000938:	69db      	ldr	r3, [r3, #28]
 800093a:	4a0e      	ldr	r2, [pc, #56]	; (8000974 <HAL_MspInit+0x5c>)
 800093c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000940:	61d3      	str	r3, [r2, #28]
 8000942:	4b0c      	ldr	r3, [pc, #48]	; (8000974 <HAL_MspInit+0x5c>)
 8000944:	69db      	ldr	r3, [r3, #28]
 8000946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800094e:	4b0a      	ldr	r3, [pc, #40]	; (8000978 <HAL_MspInit+0x60>)
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800095a:	60fb      	str	r3, [r7, #12]
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	4a04      	ldr	r2, [pc, #16]	; (8000978 <HAL_MspInit+0x60>)
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800096a:	bf00      	nop
 800096c:	3714      	adds	r7, #20
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr
 8000974:	40021000 	.word	0x40021000
 8000978:	40010000 	.word	0x40010000

0800097c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08c      	sub	sp, #48	; 0x30
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000984:	f107 0320 	add.w	r3, r7, #32
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a33      	ldr	r2, [pc, #204]	; (8000a64 <HAL_ADC_MspInit+0xe8>)
 8000998:	4293      	cmp	r3, r2
 800099a:	d122      	bne.n	80009e2 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800099c:	4b32      	ldr	r3, [pc, #200]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 800099e:	699b      	ldr	r3, [r3, #24]
 80009a0:	4a31      	ldr	r2, [pc, #196]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 80009a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009a6:	6193      	str	r3, [r2, #24]
 80009a8:	4b2f      	ldr	r3, [pc, #188]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009b0:	61fb      	str	r3, [r7, #28]
 80009b2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b4:	4b2c      	ldr	r3, [pc, #176]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	4a2b      	ldr	r2, [pc, #172]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 80009ba:	f043 0310 	orr.w	r3, r3, #16
 80009be:	6193      	str	r3, [r2, #24]
 80009c0:	4b29      	ldr	r3, [pc, #164]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	f003 0310 	and.w	r3, r3, #16
 80009c8:	61bb      	str	r3, [r7, #24]
 80009ca:	69bb      	ldr	r3, [r7, #24]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = ADC_B1_Pin|ADC_A1_Pin|ADC_A2_Pin|ADC_B2_Pin;
 80009cc:	230f      	movs	r3, #15
 80009ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009d0:	2303      	movs	r3, #3
 80009d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009d4:	f107 0320 	add.w	r3, r7, #32
 80009d8:	4619      	mov	r1, r3
 80009da:	4824      	ldr	r0, [pc, #144]	; (8000a6c <HAL_ADC_MspInit+0xf0>)
 80009dc:	f000 fd84 	bl	80014e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80009e0:	e03c      	b.n	8000a5c <HAL_ADC_MspInit+0xe0>
  else if(hadc->Instance==ADC2)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4a22      	ldr	r2, [pc, #136]	; (8000a70 <HAL_ADC_MspInit+0xf4>)
 80009e8:	4293      	cmp	r3, r2
 80009ea:	d137      	bne.n	8000a5c <HAL_ADC_MspInit+0xe0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80009ec:	4b1e      	ldr	r3, [pc, #120]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 80009ee:	699b      	ldr	r3, [r3, #24]
 80009f0:	4a1d      	ldr	r2, [pc, #116]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 80009f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009f6:	6193      	str	r3, [r2, #24]
 80009f8:	4b1b      	ldr	r3, [pc, #108]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 80009fa:	699b      	ldr	r3, [r3, #24]
 80009fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a00:	617b      	str	r3, [r7, #20]
 8000a02:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a04:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 8000a06:	699b      	ldr	r3, [r3, #24]
 8000a08:	4a17      	ldr	r2, [pc, #92]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 8000a0a:	f043 0304 	orr.w	r3, r3, #4
 8000a0e:	6193      	str	r3, [r2, #24]
 8000a10:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 8000a12:	699b      	ldr	r3, [r3, #24]
 8000a14:	f003 0304 	and.w	r3, r3, #4
 8000a18:	613b      	str	r3, [r7, #16]
 8000a1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1c:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 8000a1e:	699b      	ldr	r3, [r3, #24]
 8000a20:	4a11      	ldr	r2, [pc, #68]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 8000a22:	f043 0310 	orr.w	r3, r3, #16
 8000a26:	6193      	str	r3, [r2, #24]
 8000a28:	4b0f      	ldr	r3, [pc, #60]	; (8000a68 <HAL_ADC_MspInit+0xec>)
 8000a2a:	699b      	ldr	r3, [r3, #24]
 8000a2c:	f003 0310 	and.w	r3, r3, #16
 8000a30:	60fb      	str	r3, [r7, #12]
 8000a32:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ADC_B3_Pin|ADC_A3_Pin;
 8000a34:	2330      	movs	r3, #48	; 0x30
 8000a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a38:	2303      	movs	r3, #3
 8000a3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3c:	f107 0320 	add.w	r3, r7, #32
 8000a40:	4619      	mov	r1, r3
 8000a42:	480c      	ldr	r0, [pc, #48]	; (8000a74 <HAL_ADC_MspInit+0xf8>)
 8000a44:	f000 fd50 	bl	80014e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC_B4_Pin|ADC_A4_Pin;
 8000a48:	2330      	movs	r3, #48	; 0x30
 8000a4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a50:	f107 0320 	add.w	r3, r7, #32
 8000a54:	4619      	mov	r1, r3
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <HAL_ADC_MspInit+0xf0>)
 8000a58:	f000 fd46 	bl	80014e8 <HAL_GPIO_Init>
}
 8000a5c:	bf00      	nop
 8000a5e:	3730      	adds	r7, #48	; 0x30
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	40012400 	.word	0x40012400
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	40011000 	.word	0x40011000
 8000a70:	40012800 	.word	0x40012800
 8000a74:	40010800 	.word	0x40010800

08000a78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08a      	sub	sp, #40	; 0x28
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	f107 0318 	add.w	r3, r7, #24
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a28      	ldr	r2, [pc, #160]	; (8000b34 <HAL_TIM_Base_MspInit+0xbc>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d125      	bne.n	8000ae4 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a98:	4b27      	ldr	r3, [pc, #156]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	4a26      	ldr	r2, [pc, #152]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000a9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000aa2:	6193      	str	r3, [r2, #24]
 8000aa4:	4b24      	ldr	r3, [pc, #144]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000aac:	617b      	str	r3, [r7, #20]
 8000aae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab0:	4b21      	ldr	r3, [pc, #132]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	4a20      	ldr	r2, [pc, #128]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000ab6:	f043 0304 	orr.w	r3, r3, #4
 8000aba:	6193      	str	r3, [r2, #24]
 8000abc:	4b1e      	ldr	r3, [pc, #120]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000abe:	699b      	ldr	r3, [r3, #24]
 8000ac0:	f003 0304 	and.w	r3, r3, #4
 8000ac4:	613b      	str	r3, [r7, #16]
 8000ac6:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ac8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad6:	f107 0318 	add.w	r3, r7, #24
 8000ada:	4619      	mov	r1, r3
 8000adc:	4817      	ldr	r0, [pc, #92]	; (8000b3c <HAL_TIM_Base_MspInit+0xc4>)
 8000ade:	f000 fd03 	bl	80014e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ae2:	e022      	b.n	8000b2a <HAL_TIM_Base_MspInit+0xb2>
  else if(htim_base->Instance==TIM2)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000aec:	d10c      	bne.n	8000b08 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000aee:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000af0:	69db      	ldr	r3, [r3, #28]
 8000af2:	4a11      	ldr	r2, [pc, #68]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	61d3      	str	r3, [r2, #28]
 8000afa:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000afc:	69db      	ldr	r3, [r3, #28]
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	68fb      	ldr	r3, [r7, #12]
}
 8000b06:	e010      	b.n	8000b2a <HAL_TIM_Base_MspInit+0xb2>
  else if(htim_base->Instance==TIM3)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a0c      	ldr	r2, [pc, #48]	; (8000b40 <HAL_TIM_Base_MspInit+0xc8>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d10b      	bne.n	8000b2a <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b12:	4b09      	ldr	r3, [pc, #36]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000b14:	69db      	ldr	r3, [r3, #28]
 8000b16:	4a08      	ldr	r2, [pc, #32]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000b18:	f043 0302 	orr.w	r3, r3, #2
 8000b1c:	61d3      	str	r3, [r2, #28]
 8000b1e:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <HAL_TIM_Base_MspInit+0xc0>)
 8000b20:	69db      	ldr	r3, [r3, #28]
 8000b22:	f003 0302 	and.w	r3, r3, #2
 8000b26:	60bb      	str	r3, [r7, #8]
 8000b28:	68bb      	ldr	r3, [r7, #8]
}
 8000b2a:	bf00      	nop
 8000b2c:	3728      	adds	r7, #40	; 0x28
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40012c00 	.word	0x40012c00
 8000b38:	40021000 	.word	0x40021000
 8000b3c:	40010800 	.word	0x40010800
 8000b40:	40000400 	.word	0x40000400

08000b44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b08a      	sub	sp, #40	; 0x28
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b4c:	f107 0318 	add.w	r3, r7, #24
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]
 8000b58:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a3a      	ldr	r2, [pc, #232]	; (8000c48 <HAL_TIM_MspPostInit+0x104>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d119      	bne.n	8000b98 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b64:	4b39      	ldr	r3, [pc, #228]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	4a38      	ldr	r2, [pc, #224]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000b6a:	f043 0308 	orr.w	r3, r3, #8
 8000b6e:	6193      	str	r3, [r2, #24]
 8000b70:	4b36      	ldr	r3, [pc, #216]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000b72:	699b      	ldr	r3, [r3, #24]
 8000b74:	f003 0308 	and.w	r3, r3, #8
 8000b78:	617b      	str	r3, [r7, #20]
 8000b7a:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PB14     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000b7c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b82:	2302      	movs	r3, #2
 8000b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b86:	2302      	movs	r3, #2
 8000b88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b8a:	f107 0318 	add.w	r3, r7, #24
 8000b8e:	4619      	mov	r1, r3
 8000b90:	482f      	ldr	r0, [pc, #188]	; (8000c50 <HAL_TIM_MspPostInit+0x10c>)
 8000b92:	f000 fca9 	bl	80014e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b96:	e052      	b.n	8000c3e <HAL_TIM_MspPostInit+0xfa>
  else if(htim->Instance==TIM2)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ba0:	d118      	bne.n	8000bd4 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	4b2a      	ldr	r3, [pc, #168]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000ba4:	699b      	ldr	r3, [r3, #24]
 8000ba6:	4a29      	ldr	r2, [pc, #164]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000ba8:	f043 0304 	orr.w	r3, r3, #4
 8000bac:	6193      	str	r3, [r2, #24]
 8000bae:	4b27      	ldr	r3, [pc, #156]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000bb0:	699b      	ldr	r3, [r3, #24]
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	613b      	str	r3, [r7, #16]
 8000bb8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|PWM_B1_Pin|PWM_A2_Pin|PWM_B2_Pin;
 8000bba:	230f      	movs	r3, #15
 8000bbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc6:	f107 0318 	add.w	r3, r7, #24
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4821      	ldr	r0, [pc, #132]	; (8000c54 <HAL_TIM_MspPostInit+0x110>)
 8000bce:	f000 fc8b 	bl	80014e8 <HAL_GPIO_Init>
}
 8000bd2:	e034      	b.n	8000c3e <HAL_TIM_MspPostInit+0xfa>
  else if(htim->Instance==TIM3)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a1f      	ldr	r2, [pc, #124]	; (8000c58 <HAL_TIM_MspPostInit+0x114>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d12f      	bne.n	8000c3e <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bde:	4b1b      	ldr	r3, [pc, #108]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000be0:	699b      	ldr	r3, [r3, #24]
 8000be2:	4a1a      	ldr	r2, [pc, #104]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000be4:	f043 0304 	orr.w	r3, r3, #4
 8000be8:	6193      	str	r3, [r2, #24]
 8000bea:	4b18      	ldr	r3, [pc, #96]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000bec:	699b      	ldr	r3, [r3, #24]
 8000bee:	f003 0304 	and.w	r3, r3, #4
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000bf8:	699b      	ldr	r3, [r3, #24]
 8000bfa:	4a14      	ldr	r2, [pc, #80]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000bfc:	f043 0308 	orr.w	r3, r3, #8
 8000c00:	6193      	str	r3, [r2, #24]
 8000c02:	4b12      	ldr	r3, [pc, #72]	; (8000c4c <HAL_TIM_MspPostInit+0x108>)
 8000c04:	699b      	ldr	r3, [r3, #24]
 8000c06:	f003 0308 	and.w	r3, r3, #8
 8000c0a:	60bb      	str	r3, [r7, #8]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_A3_Pin|PWM_B3_Pin;
 8000c0e:	23c0      	movs	r3, #192	; 0xc0
 8000c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c16:	2302      	movs	r3, #2
 8000c18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1a:	f107 0318 	add.w	r3, r7, #24
 8000c1e:	4619      	mov	r1, r3
 8000c20:	480c      	ldr	r0, [pc, #48]	; (8000c54 <HAL_TIM_MspPostInit+0x110>)
 8000c22:	f000 fc61 	bl	80014e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_B4_Pin|PWM_A4_Pin;
 8000c26:	2303      	movs	r3, #3
 8000c28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c32:	f107 0318 	add.w	r3, r7, #24
 8000c36:	4619      	mov	r1, r3
 8000c38:	4805      	ldr	r0, [pc, #20]	; (8000c50 <HAL_TIM_MspPostInit+0x10c>)
 8000c3a:	f000 fc55 	bl	80014e8 <HAL_GPIO_Init>
}
 8000c3e:	bf00      	nop
 8000c40:	3728      	adds	r7, #40	; 0x28
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40012c00 	.word	0x40012c00
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40010c00 	.word	0x40010c00
 8000c54:	40010800 	.word	0x40010800
 8000c58:	40000400 	.word	0x40000400

08000c5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b088      	sub	sp, #32
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c64:	f107 0310 	add.w	r3, r7, #16
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a1c      	ldr	r2, [pc, #112]	; (8000ce8 <HAL_UART_MspInit+0x8c>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d131      	bne.n	8000ce0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c7c:	4b1b      	ldr	r3, [pc, #108]	; (8000cec <HAL_UART_MspInit+0x90>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	4a1a      	ldr	r2, [pc, #104]	; (8000cec <HAL_UART_MspInit+0x90>)
 8000c82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c86:	6193      	str	r3, [r2, #24]
 8000c88:	4b18      	ldr	r3, [pc, #96]	; (8000cec <HAL_UART_MspInit+0x90>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c94:	4b15      	ldr	r3, [pc, #84]	; (8000cec <HAL_UART_MspInit+0x90>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	4a14      	ldr	r2, [pc, #80]	; (8000cec <HAL_UART_MspInit+0x90>)
 8000c9a:	f043 0304 	orr.w	r3, r3, #4
 8000c9e:	6193      	str	r3, [r2, #24]
 8000ca0:	4b12      	ldr	r3, [pc, #72]	; (8000cec <HAL_UART_MspInit+0x90>)
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	f003 0304 	and.w	r3, r3, #4
 8000ca8:	60bb      	str	r3, [r7, #8]
 8000caa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000cac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cb0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cba:	f107 0310 	add.w	r3, r7, #16
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	480b      	ldr	r0, [pc, #44]	; (8000cf0 <HAL_UART_MspInit+0x94>)
 8000cc2:	f000 fc11 	bl	80014e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000cc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd4:	f107 0310 	add.w	r3, r7, #16
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4805      	ldr	r0, [pc, #20]	; (8000cf0 <HAL_UART_MspInit+0x94>)
 8000cdc:	f000 fc04 	bl	80014e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ce0:	bf00      	nop
 8000ce2:	3720      	adds	r7, #32
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40013800 	.word	0x40013800
 8000cec:	40021000 	.word	0x40021000
 8000cf0:	40010800 	.word	0x40010800

08000cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cf8:	e7fe      	b.n	8000cf8 <NMI_Handler+0x4>

08000cfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cfe:	e7fe      	b.n	8000cfe <HardFault_Handler+0x4>

08000d00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d04:	e7fe      	b.n	8000d04 <MemManage_Handler+0x4>

08000d06 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d06:	b480      	push	{r7}
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d0a:	e7fe      	b.n	8000d0a <BusFault_Handler+0x4>

08000d0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d10:	e7fe      	b.n	8000d10 <UsageFault_Handler+0x4>

08000d12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d12:	b480      	push	{r7}
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d16:	bf00      	nop
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr

08000d1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bc80      	pop	{r7}
 8000d28:	4770      	bx	lr

08000d2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bc80      	pop	{r7}
 8000d34:	4770      	bx	lr

08000d36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d3a:	f000 f87f 	bl	8000e3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
	...

08000d44 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000d48:	4802      	ldr	r0, [pc, #8]	; (8000d54 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000d4a:	f000 fe89 	bl	8001a60 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	200011cc 	.word	0x200011cc

08000d58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bc80      	pop	{r7}
 8000d62:	4770      	bx	lr

08000d64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000d64:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000d66:	e003      	b.n	8000d70 <LoopCopyDataInit>

08000d68 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000d68:	4b0b      	ldr	r3, [pc, #44]	; (8000d98 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000d6a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000d6c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000d6e:	3104      	adds	r1, #4

08000d70 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000d70:	480a      	ldr	r0, [pc, #40]	; (8000d9c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000d72:	4b0b      	ldr	r3, [pc, #44]	; (8000da0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000d74:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000d76:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000d78:	d3f6      	bcc.n	8000d68 <CopyDataInit>
  ldr r2, =_sbss
 8000d7a:	4a0a      	ldr	r2, [pc, #40]	; (8000da4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000d7c:	e002      	b.n	8000d84 <LoopFillZerobss>

08000d7e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000d7e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000d80:	f842 3b04 	str.w	r3, [r2], #4

08000d84 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000d84:	4b08      	ldr	r3, [pc, #32]	; (8000da8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000d86:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000d88:	d3f9      	bcc.n	8000d7e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d8a:	f7ff ffe5 	bl	8000d58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d8e:	f007 fe83 	bl	8008a98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d92:	f7ff f9db 	bl	800014c <main>
  bx lr
 8000d96:	4770      	bx	lr
  ldr r3, =_sidata
 8000d98:	08008b84 	.word	0x08008b84
  ldr r0, =_sdata
 8000d9c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000da0:	2000017c 	.word	0x2000017c
  ldr r2, =_sbss
 8000da4:	2000017c 	.word	0x2000017c
  ldr r3, = _ebss
 8000da8:	200014b8 	.word	0x200014b8

08000dac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dac:	e7fe      	b.n	8000dac <ADC1_2_IRQHandler>
	...

08000db0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db4:	4b08      	ldr	r3, [pc, #32]	; (8000dd8 <HAL_Init+0x28>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a07      	ldr	r2, [pc, #28]	; (8000dd8 <HAL_Init+0x28>)
 8000dba:	f043 0310 	orr.w	r3, r3, #16
 8000dbe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc0:	2003      	movs	r0, #3
 8000dc2:	f000 fb4f 	bl	8001464 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dc6:	2000      	movs	r0, #0
 8000dc8:	f000 f808 	bl	8000ddc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dcc:	f7ff fda4 	bl	8000918 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd0:	2300      	movs	r3, #0
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40022000 	.word	0x40022000

08000ddc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000de4:	4b12      	ldr	r3, [pc, #72]	; (8000e30 <HAL_InitTick+0x54>)
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <HAL_InitTick+0x58>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	4619      	mov	r1, r3
 8000dee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000df2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f000 fb67 	bl	80014ce <HAL_SYSTICK_Config>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e06:	2301      	movs	r3, #1
 8000e08:	e00e      	b.n	8000e28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2b0f      	cmp	r3, #15
 8000e0e:	d80a      	bhi.n	8000e26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e10:	2200      	movs	r2, #0
 8000e12:	6879      	ldr	r1, [r7, #4]
 8000e14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e18:	f000 fb2f 	bl	800147a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e1c:	4a06      	ldr	r2, [pc, #24]	; (8000e38 <HAL_InitTick+0x5c>)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e22:	2300      	movs	r3, #0
 8000e24:	e000      	b.n	8000e28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	20000000 	.word	0x20000000
 8000e34:	20000008 	.word	0x20000008
 8000e38:	20000004 	.word	0x20000004

08000e3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e40:	4b05      	ldr	r3, [pc, #20]	; (8000e58 <HAL_IncTick+0x1c>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	461a      	mov	r2, r3
 8000e46:	4b05      	ldr	r3, [pc, #20]	; (8000e5c <HAL_IncTick+0x20>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	4a03      	ldr	r2, [pc, #12]	; (8000e5c <HAL_IncTick+0x20>)
 8000e4e:	6013      	str	r3, [r2, #0]
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bc80      	pop	{r7}
 8000e56:	4770      	bx	lr
 8000e58:	20000008 	.word	0x20000008
 8000e5c:	20000534 	.word	0x20000534

08000e60 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  return uwTick;
 8000e64:	4b02      	ldr	r3, [pc, #8]	; (8000e70 <HAL_GetTick+0x10>)
 8000e66:	681b      	ldr	r3, [r3, #0]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr
 8000e70:	20000534 	.word	0x20000534

08000e74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e7c:	f7ff fff0 	bl	8000e60 <HAL_GetTick>
 8000e80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000e8c:	d005      	beq.n	8000e9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e8e:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <HAL_Delay+0x40>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	461a      	mov	r2, r3
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	4413      	add	r3, r2
 8000e98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e9a:	bf00      	nop
 8000e9c:	f7ff ffe0 	bl	8000e60 <HAL_GetTick>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	68bb      	ldr	r3, [r7, #8]
 8000ea4:	1ad3      	subs	r3, r2, r3
 8000ea6:	68fa      	ldr	r2, [r7, #12]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d8f7      	bhi.n	8000e9c <HAL_Delay+0x28>
  {
  }
}
 8000eac:	bf00      	nop
 8000eae:	3710      	adds	r7, #16
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20000008 	.word	0x20000008

08000eb8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d101      	bne.n	8000eda <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e0be      	b.n	8001058 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d109      	bne.n	8000efc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2200      	movs	r2, #0
 8000eec:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ef6:	6878      	ldr	r0, [r7, #4]
 8000ef8:	f7ff fd40 	bl	800097c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f000 f9ab 	bl	8001258 <ADC_ConversionStop_Disable>
 8000f02:	4603      	mov	r3, r0
 8000f04:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f0a:	f003 0310 	and.w	r3, r3, #16
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	f040 8099 	bne.w	8001046 <HAL_ADC_Init+0x18e>
 8000f14:	7dfb      	ldrb	r3, [r7, #23]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	f040 8095 	bne.w	8001046 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f20:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f24:	f023 0302 	bic.w	r3, r3, #2
 8000f28:	f043 0202 	orr.w	r2, r3, #2
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000f38:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	7b1b      	ldrb	r3, [r3, #12]
 8000f3e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000f40:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000f42:	68ba      	ldr	r2, [r7, #8]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f50:	d003      	beq.n	8000f5a <HAL_ADC_Init+0xa2>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d102      	bne.n	8000f60 <HAL_ADC_Init+0xa8>
 8000f5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f5e:	e000      	b.n	8000f62 <HAL_ADC_Init+0xaa>
 8000f60:	2300      	movs	r3, #0
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	7d1b      	ldrb	r3, [r3, #20]
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d119      	bne.n	8000fa4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	7b1b      	ldrb	r3, [r3, #12]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d109      	bne.n	8000f8c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	699b      	ldr	r3, [r3, #24]
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	035a      	lsls	r2, r3, #13
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	4313      	orrs	r3, r2
 8000f84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f88:	613b      	str	r3, [r7, #16]
 8000f8a:	e00b      	b.n	8000fa4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f90:	f043 0220 	orr.w	r2, r3, #32
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f9c:	f043 0201 	orr.w	r2, r3, #1
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	430a      	orrs	r2, r1
 8000fb6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	689a      	ldr	r2, [r3, #8]
 8000fbe:	4b28      	ldr	r3, [pc, #160]	; (8001060 <HAL_ADC_Init+0x1a8>)
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	6812      	ldr	r2, [r2, #0]
 8000fc6:	68b9      	ldr	r1, [r7, #8]
 8000fc8:	430b      	orrs	r3, r1
 8000fca:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000fd4:	d003      	beq.n	8000fde <HAL_ADC_Init+0x126>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d104      	bne.n	8000fe8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	691b      	ldr	r3, [r3, #16]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	051b      	lsls	r3, r3, #20
 8000fe6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fee:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	68fa      	ldr	r2, [r7, #12]
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	689a      	ldr	r2, [r3, #8]
 8001002:	4b18      	ldr	r3, [pc, #96]	; (8001064 <HAL_ADC_Init+0x1ac>)
 8001004:	4013      	ands	r3, r2
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	429a      	cmp	r2, r3
 800100a:	d10b      	bne.n	8001024 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2200      	movs	r2, #0
 8001010:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001016:	f023 0303 	bic.w	r3, r3, #3
 800101a:	f043 0201 	orr.w	r2, r3, #1
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001022:	e018      	b.n	8001056 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001028:	f023 0312 	bic.w	r3, r3, #18
 800102c:	f043 0210 	orr.w	r2, r3, #16
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001038:	f043 0201 	orr.w	r2, r3, #1
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001040:	2301      	movs	r3, #1
 8001042:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001044:	e007      	b.n	8001056 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800104a:	f043 0210 	orr.w	r2, r3, #16
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001056:	7dfb      	ldrb	r3, [r7, #23]
}
 8001058:	4618      	mov	r0, r3
 800105a:	3718      	adds	r7, #24
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	ffe1f7fd 	.word	0xffe1f7fd
 8001064:	ff1f0efe 	.word	0xff1f0efe

08001068 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001072:	2300      	movs	r3, #0
 8001074:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001076:	2300      	movs	r3, #0
 8001078:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001080:	2b01      	cmp	r3, #1
 8001082:	d101      	bne.n	8001088 <HAL_ADC_ConfigChannel+0x20>
 8001084:	2302      	movs	r3, #2
 8001086:	e0dc      	b.n	8001242 <HAL_ADC_ConfigChannel+0x1da>
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2201      	movs	r2, #1
 800108c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	2b06      	cmp	r3, #6
 8001096:	d81c      	bhi.n	80010d2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685a      	ldr	r2, [r3, #4]
 80010a2:	4613      	mov	r3, r2
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	4413      	add	r3, r2
 80010a8:	3b05      	subs	r3, #5
 80010aa:	221f      	movs	r2, #31
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	43db      	mvns	r3, r3
 80010b2:	4019      	ands	r1, r3
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	6818      	ldr	r0, [r3, #0]
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685a      	ldr	r2, [r3, #4]
 80010bc:	4613      	mov	r3, r2
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	4413      	add	r3, r2
 80010c2:	3b05      	subs	r3, #5
 80010c4:	fa00 f203 	lsl.w	r2, r0, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	430a      	orrs	r2, r1
 80010ce:	635a      	str	r2, [r3, #52]	; 0x34
 80010d0:	e03c      	b.n	800114c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	2b0c      	cmp	r3, #12
 80010d8:	d81c      	bhi.n	8001114 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	685a      	ldr	r2, [r3, #4]
 80010e4:	4613      	mov	r3, r2
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	4413      	add	r3, r2
 80010ea:	3b23      	subs	r3, #35	; 0x23
 80010ec:	221f      	movs	r2, #31
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	43db      	mvns	r3, r3
 80010f4:	4019      	ands	r1, r3
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	6818      	ldr	r0, [r3, #0]
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685a      	ldr	r2, [r3, #4]
 80010fe:	4613      	mov	r3, r2
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	4413      	add	r3, r2
 8001104:	3b23      	subs	r3, #35	; 0x23
 8001106:	fa00 f203 	lsl.w	r2, r0, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	430a      	orrs	r2, r1
 8001110:	631a      	str	r2, [r3, #48]	; 0x30
 8001112:	e01b      	b.n	800114c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685a      	ldr	r2, [r3, #4]
 800111e:	4613      	mov	r3, r2
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	4413      	add	r3, r2
 8001124:	3b41      	subs	r3, #65	; 0x41
 8001126:	221f      	movs	r2, #31
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	43db      	mvns	r3, r3
 800112e:	4019      	ands	r1, r3
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	6818      	ldr	r0, [r3, #0]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685a      	ldr	r2, [r3, #4]
 8001138:	4613      	mov	r3, r2
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4413      	add	r3, r2
 800113e:	3b41      	subs	r3, #65	; 0x41
 8001140:	fa00 f203 	lsl.w	r2, r0, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	430a      	orrs	r2, r1
 800114a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b09      	cmp	r3, #9
 8001152:	d91c      	bls.n	800118e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	68d9      	ldr	r1, [r3, #12]
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	4613      	mov	r3, r2
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	4413      	add	r3, r2
 8001164:	3b1e      	subs	r3, #30
 8001166:	2207      	movs	r2, #7
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	4019      	ands	r1, r3
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	6898      	ldr	r0, [r3, #8]
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4613      	mov	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4413      	add	r3, r2
 800117e:	3b1e      	subs	r3, #30
 8001180:	fa00 f203 	lsl.w	r2, r0, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	430a      	orrs	r2, r1
 800118a:	60da      	str	r2, [r3, #12]
 800118c:	e019      	b.n	80011c2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	6919      	ldr	r1, [r3, #16]
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	4613      	mov	r3, r2
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	4413      	add	r3, r2
 800119e:	2207      	movs	r2, #7
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	43db      	mvns	r3, r3
 80011a6:	4019      	ands	r1, r3
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	6898      	ldr	r0, [r3, #8]
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	4613      	mov	r3, r2
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4413      	add	r3, r2
 80011b6:	fa00 f203 	lsl.w	r2, r0, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	430a      	orrs	r2, r1
 80011c0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2b10      	cmp	r3, #16
 80011c8:	d003      	beq.n	80011d2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80011ce:	2b11      	cmp	r3, #17
 80011d0:	d132      	bne.n	8001238 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a1d      	ldr	r2, [pc, #116]	; (800124c <HAL_ADC_ConfigChannel+0x1e4>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d125      	bne.n	8001228 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d126      	bne.n	8001238 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	689a      	ldr	r2, [r3, #8]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80011f8:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2b10      	cmp	r3, #16
 8001200:	d11a      	bne.n	8001238 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001202:	4b13      	ldr	r3, [pc, #76]	; (8001250 <HAL_ADC_ConfigChannel+0x1e8>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a13      	ldr	r2, [pc, #76]	; (8001254 <HAL_ADC_ConfigChannel+0x1ec>)
 8001208:	fba2 2303 	umull	r2, r3, r2, r3
 800120c:	0c9a      	lsrs	r2, r3, #18
 800120e:	4613      	mov	r3, r2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001218:	e002      	b.n	8001220 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	3b01      	subs	r3, #1
 800121e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d1f9      	bne.n	800121a <HAL_ADC_ConfigChannel+0x1b2>
 8001226:	e007      	b.n	8001238 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800122c:	f043 0220 	orr.w	r2, r3, #32
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001240:	7bfb      	ldrb	r3, [r7, #15]
}
 8001242:	4618      	mov	r0, r3
 8001244:	3714      	adds	r7, #20
 8001246:	46bd      	mov	sp, r7
 8001248:	bc80      	pop	{r7}
 800124a:	4770      	bx	lr
 800124c:	40012400 	.word	0x40012400
 8001250:	20000000 	.word	0x20000000
 8001254:	431bde83 	.word	0x431bde83

08001258 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b01      	cmp	r3, #1
 8001270:	d127      	bne.n	80012c2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	689a      	ldr	r2, [r3, #8]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f022 0201 	bic.w	r2, r2, #1
 8001280:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001282:	f7ff fded 	bl	8000e60 <HAL_GetTick>
 8001286:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001288:	e014      	b.n	80012b4 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800128a:	f7ff fde9 	bl	8000e60 <HAL_GetTick>
 800128e:	4602      	mov	r2, r0
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	2b02      	cmp	r3, #2
 8001296:	d90d      	bls.n	80012b4 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800129c:	f043 0210 	orr.w	r2, r3, #16
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012a8:	f043 0201 	orr.w	r2, r3, #1
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e007      	b.n	80012c4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d0e3      	beq.n	800128a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80012c2:	2300      	movs	r3, #0
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f003 0307 	and.w	r3, r3, #7
 80012da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012dc:	4b0c      	ldr	r3, [pc, #48]	; (8001310 <__NVIC_SetPriorityGrouping+0x44>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012e2:	68ba      	ldr	r2, [r7, #8]
 80012e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012e8:	4013      	ands	r3, r2
 80012ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012fe:	4a04      	ldr	r2, [pc, #16]	; (8001310 <__NVIC_SetPriorityGrouping+0x44>)
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	60d3      	str	r3, [r2, #12]
}
 8001304:	bf00      	nop
 8001306:	3714      	adds	r7, #20
 8001308:	46bd      	mov	sp, r7
 800130a:	bc80      	pop	{r7}
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	e000ed00 	.word	0xe000ed00

08001314 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001318:	4b04      	ldr	r3, [pc, #16]	; (800132c <__NVIC_GetPriorityGrouping+0x18>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	0a1b      	lsrs	r3, r3, #8
 800131e:	f003 0307 	and.w	r3, r3, #7
}
 8001322:	4618      	mov	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800133a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133e:	2b00      	cmp	r3, #0
 8001340:	db0b      	blt.n	800135a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	f003 021f 	and.w	r2, r3, #31
 8001348:	4906      	ldr	r1, [pc, #24]	; (8001364 <__NVIC_EnableIRQ+0x34>)
 800134a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134e:	095b      	lsrs	r3, r3, #5
 8001350:	2001      	movs	r0, #1
 8001352:	fa00 f202 	lsl.w	r2, r0, r2
 8001356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr
 8001364:	e000e100 	.word	0xe000e100

08001368 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	6039      	str	r1, [r7, #0]
 8001372:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001378:	2b00      	cmp	r3, #0
 800137a:	db0a      	blt.n	8001392 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	b2da      	uxtb	r2, r3
 8001380:	490c      	ldr	r1, [pc, #48]	; (80013b4 <__NVIC_SetPriority+0x4c>)
 8001382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001386:	0112      	lsls	r2, r2, #4
 8001388:	b2d2      	uxtb	r2, r2
 800138a:	440b      	add	r3, r1
 800138c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001390:	e00a      	b.n	80013a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	b2da      	uxtb	r2, r3
 8001396:	4908      	ldr	r1, [pc, #32]	; (80013b8 <__NVIC_SetPriority+0x50>)
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	f003 030f 	and.w	r3, r3, #15
 800139e:	3b04      	subs	r3, #4
 80013a0:	0112      	lsls	r2, r2, #4
 80013a2:	b2d2      	uxtb	r2, r2
 80013a4:	440b      	add	r3, r1
 80013a6:	761a      	strb	r2, [r3, #24]
}
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	e000e100 	.word	0xe000e100
 80013b8:	e000ed00 	.word	0xe000ed00

080013bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013bc:	b480      	push	{r7}
 80013be:	b089      	sub	sp, #36	; 0x24
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f003 0307 	and.w	r3, r3, #7
 80013ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	f1c3 0307 	rsb	r3, r3, #7
 80013d6:	2b04      	cmp	r3, #4
 80013d8:	bf28      	it	cs
 80013da:	2304      	movcs	r3, #4
 80013dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	3304      	adds	r3, #4
 80013e2:	2b06      	cmp	r3, #6
 80013e4:	d902      	bls.n	80013ec <NVIC_EncodePriority+0x30>
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	3b03      	subs	r3, #3
 80013ea:	e000      	b.n	80013ee <NVIC_EncodePriority+0x32>
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	fa02 f303 	lsl.w	r3, r2, r3
 80013fa:	43da      	mvns	r2, r3
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	401a      	ands	r2, r3
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001404:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	fa01 f303 	lsl.w	r3, r1, r3
 800140e:	43d9      	mvns	r1, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001414:	4313      	orrs	r3, r2
         );
}
 8001416:	4618      	mov	r0, r3
 8001418:	3724      	adds	r7, #36	; 0x24
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr

08001420 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3b01      	subs	r3, #1
 800142c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001430:	d301      	bcc.n	8001436 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001432:	2301      	movs	r3, #1
 8001434:	e00f      	b.n	8001456 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001436:	4a0a      	ldr	r2, [pc, #40]	; (8001460 <SysTick_Config+0x40>)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3b01      	subs	r3, #1
 800143c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800143e:	210f      	movs	r1, #15
 8001440:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001444:	f7ff ff90 	bl	8001368 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001448:	4b05      	ldr	r3, [pc, #20]	; (8001460 <SysTick_Config+0x40>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800144e:	4b04      	ldr	r3, [pc, #16]	; (8001460 <SysTick_Config+0x40>)
 8001450:	2207      	movs	r2, #7
 8001452:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	e000e010 	.word	0xe000e010

08001464 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff ff2d 	bl	80012cc <__NVIC_SetPriorityGrouping>
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800147a:	b580      	push	{r7, lr}
 800147c:	b086      	sub	sp, #24
 800147e:	af00      	add	r7, sp, #0
 8001480:	4603      	mov	r3, r0
 8001482:	60b9      	str	r1, [r7, #8]
 8001484:	607a      	str	r2, [r7, #4]
 8001486:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800148c:	f7ff ff42 	bl	8001314 <__NVIC_GetPriorityGrouping>
 8001490:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	68b9      	ldr	r1, [r7, #8]
 8001496:	6978      	ldr	r0, [r7, #20]
 8001498:	f7ff ff90 	bl	80013bc <NVIC_EncodePriority>
 800149c:	4602      	mov	r2, r0
 800149e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014a2:	4611      	mov	r1, r2
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff ff5f 	bl	8001368 <__NVIC_SetPriority>
}
 80014aa:	bf00      	nop
 80014ac:	3718      	adds	r7, #24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b082      	sub	sp, #8
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	4603      	mov	r3, r0
 80014ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff ff35 	bl	8001330 <__NVIC_EnableIRQ>
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b082      	sub	sp, #8
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f7ff ffa2 	bl	8001420 <SysTick_Config>
 80014dc:	4603      	mov	r3, r0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
	...

080014e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b08b      	sub	sp, #44	; 0x2c
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014f2:	2300      	movs	r3, #0
 80014f4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014f6:	2300      	movs	r3, #0
 80014f8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014fa:	e127      	b.n	800174c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014fc:	2201      	movs	r2, #1
 80014fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	69fa      	ldr	r2, [r7, #28]
 800150c:	4013      	ands	r3, r2
 800150e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	429a      	cmp	r2, r3
 8001516:	f040 8116 	bne.w	8001746 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	2b12      	cmp	r3, #18
 8001520:	d034      	beq.n	800158c <HAL_GPIO_Init+0xa4>
 8001522:	2b12      	cmp	r3, #18
 8001524:	d80d      	bhi.n	8001542 <HAL_GPIO_Init+0x5a>
 8001526:	2b02      	cmp	r3, #2
 8001528:	d02b      	beq.n	8001582 <HAL_GPIO_Init+0x9a>
 800152a:	2b02      	cmp	r3, #2
 800152c:	d804      	bhi.n	8001538 <HAL_GPIO_Init+0x50>
 800152e:	2b00      	cmp	r3, #0
 8001530:	d031      	beq.n	8001596 <HAL_GPIO_Init+0xae>
 8001532:	2b01      	cmp	r3, #1
 8001534:	d01c      	beq.n	8001570 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001536:	e048      	b.n	80015ca <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001538:	2b03      	cmp	r3, #3
 800153a:	d043      	beq.n	80015c4 <HAL_GPIO_Init+0xdc>
 800153c:	2b11      	cmp	r3, #17
 800153e:	d01b      	beq.n	8001578 <HAL_GPIO_Init+0x90>
          break;
 8001540:	e043      	b.n	80015ca <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001542:	4a89      	ldr	r2, [pc, #548]	; (8001768 <HAL_GPIO_Init+0x280>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d026      	beq.n	8001596 <HAL_GPIO_Init+0xae>
 8001548:	4a87      	ldr	r2, [pc, #540]	; (8001768 <HAL_GPIO_Init+0x280>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d806      	bhi.n	800155c <HAL_GPIO_Init+0x74>
 800154e:	4a87      	ldr	r2, [pc, #540]	; (800176c <HAL_GPIO_Init+0x284>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d020      	beq.n	8001596 <HAL_GPIO_Init+0xae>
 8001554:	4a86      	ldr	r2, [pc, #536]	; (8001770 <HAL_GPIO_Init+0x288>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d01d      	beq.n	8001596 <HAL_GPIO_Init+0xae>
          break;
 800155a:	e036      	b.n	80015ca <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800155c:	4a85      	ldr	r2, [pc, #532]	; (8001774 <HAL_GPIO_Init+0x28c>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d019      	beq.n	8001596 <HAL_GPIO_Init+0xae>
 8001562:	4a85      	ldr	r2, [pc, #532]	; (8001778 <HAL_GPIO_Init+0x290>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d016      	beq.n	8001596 <HAL_GPIO_Init+0xae>
 8001568:	4a84      	ldr	r2, [pc, #528]	; (800177c <HAL_GPIO_Init+0x294>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d013      	beq.n	8001596 <HAL_GPIO_Init+0xae>
          break;
 800156e:	e02c      	b.n	80015ca <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	623b      	str	r3, [r7, #32]
          break;
 8001576:	e028      	b.n	80015ca <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	3304      	adds	r3, #4
 800157e:	623b      	str	r3, [r7, #32]
          break;
 8001580:	e023      	b.n	80015ca <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	3308      	adds	r3, #8
 8001588:	623b      	str	r3, [r7, #32]
          break;
 800158a:	e01e      	b.n	80015ca <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	330c      	adds	r3, #12
 8001592:	623b      	str	r3, [r7, #32]
          break;
 8001594:	e019      	b.n	80015ca <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d102      	bne.n	80015a4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800159e:	2304      	movs	r3, #4
 80015a0:	623b      	str	r3, [r7, #32]
          break;
 80015a2:	e012      	b.n	80015ca <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d105      	bne.n	80015b8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015ac:	2308      	movs	r3, #8
 80015ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	69fa      	ldr	r2, [r7, #28]
 80015b4:	611a      	str	r2, [r3, #16]
          break;
 80015b6:	e008      	b.n	80015ca <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015b8:	2308      	movs	r3, #8
 80015ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	69fa      	ldr	r2, [r7, #28]
 80015c0:	615a      	str	r2, [r3, #20]
          break;
 80015c2:	e002      	b.n	80015ca <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015c4:	2300      	movs	r3, #0
 80015c6:	623b      	str	r3, [r7, #32]
          break;
 80015c8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	2bff      	cmp	r3, #255	; 0xff
 80015ce:	d801      	bhi.n	80015d4 <HAL_GPIO_Init+0xec>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	e001      	b.n	80015d8 <HAL_GPIO_Init+0xf0>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3304      	adds	r3, #4
 80015d8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	2bff      	cmp	r3, #255	; 0xff
 80015de:	d802      	bhi.n	80015e6 <HAL_GPIO_Init+0xfe>
 80015e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	e002      	b.n	80015ec <HAL_GPIO_Init+0x104>
 80015e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e8:	3b08      	subs	r3, #8
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	210f      	movs	r1, #15
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	fa01 f303 	lsl.w	r3, r1, r3
 80015fa:	43db      	mvns	r3, r3
 80015fc:	401a      	ands	r2, r3
 80015fe:	6a39      	ldr	r1, [r7, #32]
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	fa01 f303 	lsl.w	r3, r1, r3
 8001606:	431a      	orrs	r2, r3
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001614:	2b00      	cmp	r3, #0
 8001616:	f000 8096 	beq.w	8001746 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800161a:	4b59      	ldr	r3, [pc, #356]	; (8001780 <HAL_GPIO_Init+0x298>)
 800161c:	699b      	ldr	r3, [r3, #24]
 800161e:	4a58      	ldr	r2, [pc, #352]	; (8001780 <HAL_GPIO_Init+0x298>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6193      	str	r3, [r2, #24]
 8001626:	4b56      	ldr	r3, [pc, #344]	; (8001780 <HAL_GPIO_Init+0x298>)
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001632:	4a54      	ldr	r2, [pc, #336]	; (8001784 <HAL_GPIO_Init+0x29c>)
 8001634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001636:	089b      	lsrs	r3, r3, #2
 8001638:	3302      	adds	r3, #2
 800163a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001642:	f003 0303 	and.w	r3, r3, #3
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	220f      	movs	r2, #15
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43db      	mvns	r3, r3
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	4013      	ands	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a4b      	ldr	r2, [pc, #300]	; (8001788 <HAL_GPIO_Init+0x2a0>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d013      	beq.n	8001686 <HAL_GPIO_Init+0x19e>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a4a      	ldr	r2, [pc, #296]	; (800178c <HAL_GPIO_Init+0x2a4>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d00d      	beq.n	8001682 <HAL_GPIO_Init+0x19a>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a49      	ldr	r2, [pc, #292]	; (8001790 <HAL_GPIO_Init+0x2a8>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d007      	beq.n	800167e <HAL_GPIO_Init+0x196>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a48      	ldr	r2, [pc, #288]	; (8001794 <HAL_GPIO_Init+0x2ac>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d101      	bne.n	800167a <HAL_GPIO_Init+0x192>
 8001676:	2303      	movs	r3, #3
 8001678:	e006      	b.n	8001688 <HAL_GPIO_Init+0x1a0>
 800167a:	2304      	movs	r3, #4
 800167c:	e004      	b.n	8001688 <HAL_GPIO_Init+0x1a0>
 800167e:	2302      	movs	r3, #2
 8001680:	e002      	b.n	8001688 <HAL_GPIO_Init+0x1a0>
 8001682:	2301      	movs	r3, #1
 8001684:	e000      	b.n	8001688 <HAL_GPIO_Init+0x1a0>
 8001686:	2300      	movs	r3, #0
 8001688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800168a:	f002 0203 	and.w	r2, r2, #3
 800168e:	0092      	lsls	r2, r2, #2
 8001690:	4093      	lsls	r3, r2
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	4313      	orrs	r3, r2
 8001696:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001698:	493a      	ldr	r1, [pc, #232]	; (8001784 <HAL_GPIO_Init+0x29c>)
 800169a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169c:	089b      	lsrs	r3, r3, #2
 800169e:	3302      	adds	r3, #2
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d006      	beq.n	80016c0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016b2:	4b39      	ldr	r3, [pc, #228]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	4938      	ldr	r1, [pc, #224]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	4313      	orrs	r3, r2
 80016bc:	600b      	str	r3, [r1, #0]
 80016be:	e006      	b.n	80016ce <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016c0:	4b35      	ldr	r3, [pc, #212]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	43db      	mvns	r3, r3
 80016c8:	4933      	ldr	r1, [pc, #204]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 80016ca:	4013      	ands	r3, r2
 80016cc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d006      	beq.n	80016e8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016da:	4b2f      	ldr	r3, [pc, #188]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 80016dc:	685a      	ldr	r2, [r3, #4]
 80016de:	492e      	ldr	r1, [pc, #184]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	604b      	str	r3, [r1, #4]
 80016e6:	e006      	b.n	80016f6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016e8:	4b2b      	ldr	r3, [pc, #172]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	43db      	mvns	r3, r3
 80016f0:	4929      	ldr	r1, [pc, #164]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 80016f2:	4013      	ands	r3, r2
 80016f4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d006      	beq.n	8001710 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001702:	4b25      	ldr	r3, [pc, #148]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 8001704:	689a      	ldr	r2, [r3, #8]
 8001706:	4924      	ldr	r1, [pc, #144]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	4313      	orrs	r3, r2
 800170c:	608b      	str	r3, [r1, #8]
 800170e:	e006      	b.n	800171e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001710:	4b21      	ldr	r3, [pc, #132]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 8001712:	689a      	ldr	r2, [r3, #8]
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	43db      	mvns	r3, r3
 8001718:	491f      	ldr	r1, [pc, #124]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 800171a:	4013      	ands	r3, r2
 800171c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d006      	beq.n	8001738 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800172a:	4b1b      	ldr	r3, [pc, #108]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 800172c:	68da      	ldr	r2, [r3, #12]
 800172e:	491a      	ldr	r1, [pc, #104]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	4313      	orrs	r3, r2
 8001734:	60cb      	str	r3, [r1, #12]
 8001736:	e006      	b.n	8001746 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001738:	4b17      	ldr	r3, [pc, #92]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 800173a:	68da      	ldr	r2, [r3, #12]
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	43db      	mvns	r3, r3
 8001740:	4915      	ldr	r1, [pc, #84]	; (8001798 <HAL_GPIO_Init+0x2b0>)
 8001742:	4013      	ands	r3, r2
 8001744:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001748:	3301      	adds	r3, #1
 800174a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001752:	fa22 f303 	lsr.w	r3, r2, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	f47f aed0 	bne.w	80014fc <HAL_GPIO_Init+0x14>
  }
}
 800175c:	bf00      	nop
 800175e:	372c      	adds	r7, #44	; 0x2c
 8001760:	46bd      	mov	sp, r7
 8001762:	bc80      	pop	{r7}
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	10210000 	.word	0x10210000
 800176c:	10110000 	.word	0x10110000
 8001770:	10120000 	.word	0x10120000
 8001774:	10310000 	.word	0x10310000
 8001778:	10320000 	.word	0x10320000
 800177c:	10220000 	.word	0x10220000
 8001780:	40021000 	.word	0x40021000
 8001784:	40010000 	.word	0x40010000
 8001788:	40010800 	.word	0x40010800
 800178c:	40010c00 	.word	0x40010c00
 8001790:	40011000 	.word	0x40011000
 8001794:	40011400 	.word	0x40011400
 8001798:	40010400 	.word	0x40010400

0800179c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	460b      	mov	r3, r1
 80017a6:	807b      	strh	r3, [r7, #2]
 80017a8:	4613      	mov	r3, r2
 80017aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017ac:	787b      	ldrb	r3, [r7, #1]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017b2:	887a      	ldrh	r2, [r7, #2]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017b8:	e003      	b.n	80017c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80017ba:	887b      	ldrh	r3, [r7, #2]
 80017bc:	041a      	lsls	r2, r3, #16
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	611a      	str	r2, [r3, #16]
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bc80      	pop	{r7}
 80017ca:	4770      	bx	lr

080017cc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80017de:	887a      	ldrh	r2, [r7, #2]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	4013      	ands	r3, r2
 80017e4:	041a      	lsls	r2, r3, #16
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	43d9      	mvns	r1, r3
 80017ea:	887b      	ldrh	r3, [r7, #2]
 80017ec:	400b      	ands	r3, r1
 80017ee:	431a      	orrs	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	611a      	str	r2, [r3, #16]
}
 80017f4:	bf00      	nop
 80017f6:	3714      	adds	r7, #20
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bc80      	pop	{r7}
 80017fc:	4770      	bx	lr

080017fe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80017fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001800:	b08b      	sub	sp, #44	; 0x2c
 8001802:	af06      	add	r7, sp, #24
 8001804:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d101      	bne.n	8001810 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e0fd      	b.n	8001a0c <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d106      	bne.n	800182a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f006 fe8d 	bl	8008544 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2203      	movs	r2, #3
 800182e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	f003 f8f6 	bl	8004a28 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	603b      	str	r3, [r7, #0]
 8001842:	687e      	ldr	r6, [r7, #4]
 8001844:	466d      	mov	r5, sp
 8001846:	f106 0410 	add.w	r4, r6, #16
 800184a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800184c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800184e:	6823      	ldr	r3, [r4, #0]
 8001850:	602b      	str	r3, [r5, #0]
 8001852:	1d33      	adds	r3, r6, #4
 8001854:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001856:	6838      	ldr	r0, [r7, #0]
 8001858:	f003 f8c0 	bl	80049dc <USB_CoreInit>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d005      	beq.n	800186e <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2202      	movs	r2, #2
 8001866:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e0ce      	b.n	8001a0c <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2100      	movs	r1, #0
 8001874:	4618      	mov	r0, r3
 8001876:	f003 f8f1 	bl	8004a5c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800187a:	2300      	movs	r3, #0
 800187c:	73fb      	strb	r3, [r7, #15]
 800187e:	e04c      	b.n	800191a <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001880:	7bfb      	ldrb	r3, [r7, #15]
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	1c5a      	adds	r2, r3, #1
 8001886:	4613      	mov	r3, r2
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	4413      	add	r3, r2
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	440b      	add	r3, r1
 8001890:	3301      	adds	r3, #1
 8001892:	2201      	movs	r2, #1
 8001894:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001896:	7bfb      	ldrb	r3, [r7, #15]
 8001898:	6879      	ldr	r1, [r7, #4]
 800189a:	1c5a      	adds	r2, r3, #1
 800189c:	4613      	mov	r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4413      	add	r3, r2
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	440b      	add	r3, r1
 80018a6:	7bfa      	ldrb	r2, [r7, #15]
 80018a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80018aa:	7bfa      	ldrb	r2, [r7, #15]
 80018ac:	7bfb      	ldrb	r3, [r7, #15]
 80018ae:	b298      	uxth	r0, r3
 80018b0:	6879      	ldr	r1, [r7, #4]
 80018b2:	4613      	mov	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	4413      	add	r3, r2
 80018b8:	00db      	lsls	r3, r3, #3
 80018ba:	440b      	add	r3, r1
 80018bc:	3336      	adds	r3, #54	; 0x36
 80018be:	4602      	mov	r2, r0
 80018c0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
 80018c4:	6879      	ldr	r1, [r7, #4]
 80018c6:	1c5a      	adds	r2, r3, #1
 80018c8:	4613      	mov	r3, r2
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	4413      	add	r3, r2
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	440b      	add	r3, r1
 80018d2:	3303      	adds	r3, #3
 80018d4:	2200      	movs	r2, #0
 80018d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80018d8:	7bfa      	ldrb	r2, [r7, #15]
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	4613      	mov	r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	4413      	add	r3, r2
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	440b      	add	r3, r1
 80018e6:	3338      	adds	r3, #56	; 0x38
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80018ec:	7bfa      	ldrb	r2, [r7, #15]
 80018ee:	6879      	ldr	r1, [r7, #4]
 80018f0:	4613      	mov	r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4413      	add	r3, r2
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	440b      	add	r3, r1
 80018fa:	333c      	adds	r3, #60	; 0x3c
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001900:	7bfa      	ldrb	r2, [r7, #15]
 8001902:	6879      	ldr	r1, [r7, #4]
 8001904:	4613      	mov	r3, r2
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4413      	add	r3, r2
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	440b      	add	r3, r1
 800190e:	3340      	adds	r3, #64	; 0x40
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001914:	7bfb      	ldrb	r3, [r7, #15]
 8001916:	3301      	adds	r3, #1
 8001918:	73fb      	strb	r3, [r7, #15]
 800191a:	7bfa      	ldrb	r2, [r7, #15]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	429a      	cmp	r2, r3
 8001922:	d3ad      	bcc.n	8001880 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001924:	2300      	movs	r3, #0
 8001926:	73fb      	strb	r3, [r7, #15]
 8001928:	e044      	b.n	80019b4 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800192a:	7bfa      	ldrb	r2, [r7, #15]
 800192c:	6879      	ldr	r1, [r7, #4]
 800192e:	4613      	mov	r3, r2
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	4413      	add	r3, r2
 8001934:	00db      	lsls	r3, r3, #3
 8001936:	440b      	add	r3, r1
 8001938:	f203 1369 	addw	r3, r3, #361	; 0x169
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001940:	7bfa      	ldrb	r2, [r7, #15]
 8001942:	6879      	ldr	r1, [r7, #4]
 8001944:	4613      	mov	r3, r2
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	4413      	add	r3, r2
 800194a:	00db      	lsls	r3, r3, #3
 800194c:	440b      	add	r3, r1
 800194e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001952:	7bfa      	ldrb	r2, [r7, #15]
 8001954:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001956:	7bfa      	ldrb	r2, [r7, #15]
 8001958:	6879      	ldr	r1, [r7, #4]
 800195a:	4613      	mov	r3, r2
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4413      	add	r3, r2
 8001960:	00db      	lsls	r3, r3, #3
 8001962:	440b      	add	r3, r1
 8001964:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800196c:	7bfa      	ldrb	r2, [r7, #15]
 800196e:	6879      	ldr	r1, [r7, #4]
 8001970:	4613      	mov	r3, r2
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	4413      	add	r3, r2
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	440b      	add	r3, r1
 800197a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800197e:	2200      	movs	r2, #0
 8001980:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001982:	7bfa      	ldrb	r2, [r7, #15]
 8001984:	6879      	ldr	r1, [r7, #4]
 8001986:	4613      	mov	r3, r2
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	4413      	add	r3, r2
 800198c:	00db      	lsls	r3, r3, #3
 800198e:	440b      	add	r3, r1
 8001990:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001998:	7bfa      	ldrb	r2, [r7, #15]
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	4613      	mov	r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4413      	add	r3, r2
 80019a2:	00db      	lsls	r3, r3, #3
 80019a4:	440b      	add	r3, r1
 80019a6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019ae:	7bfb      	ldrb	r3, [r7, #15]
 80019b0:	3301      	adds	r3, #1
 80019b2:	73fb      	strb	r3, [r7, #15]
 80019b4:	7bfa      	ldrb	r2, [r7, #15]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d3b5      	bcc.n	800192a <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	603b      	str	r3, [r7, #0]
 80019c4:	687e      	ldr	r6, [r7, #4]
 80019c6:	466d      	mov	r5, sp
 80019c8:	f106 0410 	add.w	r4, r6, #16
 80019cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019d0:	6823      	ldr	r3, [r4, #0]
 80019d2:	602b      	str	r3, [r5, #0]
 80019d4:	1d33      	adds	r3, r6, #4
 80019d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019d8:	6838      	ldr	r0, [r7, #0]
 80019da:	f003 f84b 	bl	8004a74 <USB_DevInit>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d005      	beq.n	80019f0 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2202      	movs	r2, #2
 80019e8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e00d      	b.n	8001a0c <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2200      	movs	r2, #0
 80019f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2201      	movs	r2, #1
 80019fc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f004 ffe5 	bl	80069d4 <USB_DevDisconnect>

  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3714      	adds	r7, #20
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a14 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d101      	bne.n	8001a2a <HAL_PCD_Start+0x16>
 8001a26:	2302      	movs	r3, #2
 8001a28:	e016      	b.n	8001a58 <HAL_PCD_Start+0x44>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f002 ffe0 	bl	80049fc <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001a3c:	2101      	movs	r1, #1
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f006 fff3 	bl	8008a2a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f004 ffb9 	bl	80069c0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b088      	sub	sp, #32
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f004 ffbb 	bl	80069e8 <USB_ReadInterrupts>
 8001a72:	4603      	mov	r3, r0
 8001a74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a7c:	d102      	bne.n	8001a84 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f000 fb61 	bl	8002146 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f004 ffad 	bl	80069e8 <USB_ReadInterrupts>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a98:	d112      	bne.n	8001ac0 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001aac:	b292      	uxth	r2, r2
 8001aae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f006 fdc1 	bl	800863a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001ab8:	2100      	movs	r1, #0
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f000 f925 	bl	8001d0a <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f004 ff8f 	bl	80069e8 <USB_ReadInterrupts>
 8001aca:	4603      	mov	r3, r0
 8001acc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ad0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001ad4:	d10b      	bne.n	8001aee <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ade:	b29a      	uxth	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001ae8:	b292      	uxth	r2, r2
 8001aea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f004 ff78 	bl	80069e8 <USB_ReadInterrupts>
 8001af8:	4603      	mov	r3, r0
 8001afa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001afe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b02:	d10b      	bne.n	8001b1c <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b16:	b292      	uxth	r2, r2
 8001b18:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f004 ff61 	bl	80069e8 <USB_ReadInterrupts>
 8001b26:	4603      	mov	r3, r0
 8001b28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b30:	d126      	bne.n	8001b80 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f022 0204 	bic.w	r2, r2, #4
 8001b44:	b292      	uxth	r2, r2
 8001b46:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f022 0208 	bic.w	r2, r2, #8
 8001b5c:	b292      	uxth	r2, r2
 8001b5e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f006 fda2 	bl	80086ac <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001b7a:	b292      	uxth	r2, r2
 8001b7c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f004 ff2f 	bl	80069e8 <USB_ReadInterrupts>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b94:	f040 8084 	bne.w	8001ca0 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8001b98:	2300      	movs	r3, #0
 8001b9a:	77fb      	strb	r3, [r7, #31]
 8001b9c:	e011      	b.n	8001bc2 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	7ffb      	ldrb	r3, [r7, #31]
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	441a      	add	r2, r3
 8001baa:	7ffb      	ldrb	r3, [r7, #31]
 8001bac:	8812      	ldrh	r2, [r2, #0]
 8001bae:	b292      	uxth	r2, r2
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	f107 0120 	add.w	r1, r7, #32
 8001bb6:	440b      	add	r3, r1
 8001bb8:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8001bbc:	7ffb      	ldrb	r3, [r7, #31]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	77fb      	strb	r3, [r7, #31]
 8001bc2:	7ffb      	ldrb	r3, [r7, #31]
 8001bc4:	2b07      	cmp	r3, #7
 8001bc6:	d9ea      	bls.n	8001b9e <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f042 0201 	orr.w	r2, r2, #1
 8001bda:	b292      	uxth	r2, r2
 8001bdc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f022 0201 	bic.w	r2, r2, #1
 8001bf2:	b292      	uxth	r2, r2
 8001bf4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001bf8:	bf00      	nop
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0f6      	beq.n	8001bfa <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c1e:	b292      	uxth	r2, r2
 8001c20:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001c24:	2300      	movs	r3, #0
 8001c26:	77fb      	strb	r3, [r7, #31]
 8001c28:	e010      	b.n	8001c4c <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001c2a:	7ffb      	ldrb	r3, [r7, #31]
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	6812      	ldr	r2, [r2, #0]
 8001c30:	4611      	mov	r1, r2
 8001c32:	7ffa      	ldrb	r2, [r7, #31]
 8001c34:	0092      	lsls	r2, r2, #2
 8001c36:	440a      	add	r2, r1
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	f107 0120 	add.w	r1, r7, #32
 8001c3e:	440b      	add	r3, r1
 8001c40:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001c44:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001c46:	7ffb      	ldrb	r3, [r7, #31]
 8001c48:	3301      	adds	r3, #1
 8001c4a:	77fb      	strb	r3, [r7, #31]
 8001c4c:	7ffb      	ldrb	r3, [r7, #31]
 8001c4e:	2b07      	cmp	r3, #7
 8001c50:	d9eb      	bls.n	8001c2a <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f042 0208 	orr.w	r2, r2, #8
 8001c64:	b292      	uxth	r2, r2
 8001c66:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c7c:	b292      	uxth	r2, r2
 8001c7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f042 0204 	orr.w	r2, r2, #4
 8001c94:	b292      	uxth	r2, r2
 8001c96:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f006 fcec 	bl	8008678 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f004 fe9f 	bl	80069e8 <USB_ReadInterrupts>
 8001caa:	4603      	mov	r3, r0
 8001cac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001cb4:	d10e      	bne.n	8001cd4 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001cc8:	b292      	uxth	r2, r2
 8001cca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f006 fca5 	bl	800861e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f004 fe85 	bl	80069e8 <USB_ReadInterrupts>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ce8:	d10b      	bne.n	8001d02 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001cf2:	b29a      	uxth	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001cfc:	b292      	uxth	r2, r2
 8001cfe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001d02:	bf00      	nop
 8001d04:	3720      	adds	r7, #32
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b082      	sub	sp, #8
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
 8001d12:	460b      	mov	r3, r1
 8001d14:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d101      	bne.n	8001d24 <HAL_PCD_SetAddress+0x1a>
 8001d20:	2302      	movs	r3, #2
 8001d22:	e013      	b.n	8001d4c <HAL_PCD_SetAddress+0x42>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	78fa      	ldrb	r2, [r7, #3]
 8001d30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	78fa      	ldrb	r2, [r7, #3]
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f004 fe2c 	bl	800699a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	4608      	mov	r0, r1
 8001d5e:	4611      	mov	r1, r2
 8001d60:	461a      	mov	r2, r3
 8001d62:	4603      	mov	r3, r0
 8001d64:	70fb      	strb	r3, [r7, #3]
 8001d66:	460b      	mov	r3, r1
 8001d68:	803b      	strh	r3, [r7, #0]
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001d72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	da0e      	bge.n	8001d98 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d7a:	78fb      	ldrb	r3, [r7, #3]
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	1c5a      	adds	r2, r3, #1
 8001d82:	4613      	mov	r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	4413      	add	r3, r2
 8001d88:	00db      	lsls	r3, r3, #3
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2201      	movs	r2, #1
 8001d94:	705a      	strb	r2, [r3, #1]
 8001d96:	e00e      	b.n	8001db6 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d98:	78fb      	ldrb	r3, [r7, #3]
 8001d9a:	f003 0207 	and.w	r2, r3, #7
 8001d9e:	4613      	mov	r3, r2
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	4413      	add	r3, r2
 8001da4:	00db      	lsls	r3, r3, #3
 8001da6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2200      	movs	r2, #0
 8001db4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001db6:	78fb      	ldrb	r3, [r7, #3]
 8001db8:	f003 0307 	and.w	r3, r3, #7
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001dc2:	883a      	ldrh	r2, [r7, #0]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	78ba      	ldrb	r2, [r7, #2]
 8001dcc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	785b      	ldrb	r3, [r3, #1]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d004      	beq.n	8001de0 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001de0:	78bb      	ldrb	r3, [r7, #2]
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d102      	bne.n	8001dec <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2200      	movs	r2, #0
 8001dea:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d101      	bne.n	8001dfa <HAL_PCD_EP_Open+0xa6>
 8001df6:	2302      	movs	r3, #2
 8001df8:	e00e      	b.n	8001e18 <HAL_PCD_EP_Open+0xc4>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	68f9      	ldr	r1, [r7, #12]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f002 fe53 	bl	8004ab4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8001e16:	7afb      	ldrb	r3, [r7, #11]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001e2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	da0e      	bge.n	8001e52 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e34:	78fb      	ldrb	r3, [r7, #3]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	1c5a      	adds	r2, r3, #1
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	4413      	add	r3, r2
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	4413      	add	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	705a      	strb	r2, [r3, #1]
 8001e50:	e00e      	b.n	8001e70 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e52:	78fb      	ldrb	r3, [r7, #3]
 8001e54:	f003 0207 	and.w	r2, r3, #7
 8001e58:	4613      	mov	r3, r2
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	4413      	add	r3, r2
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	4413      	add	r3, r2
 8001e68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001e70:	78fb      	ldrb	r3, [r7, #3]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	b2da      	uxtb	r2, r3
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d101      	bne.n	8001e8a <HAL_PCD_EP_Close+0x6a>
 8001e86:	2302      	movs	r3, #2
 8001e88:	e00e      	b.n	8001ea8 <HAL_PCD_EP_Close+0x88>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68f9      	ldr	r1, [r7, #12]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f003 f975 	bl	8005188 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3710      	adds	r7, #16
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	607a      	str	r2, [r7, #4]
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ec0:	7afb      	ldrb	r3, [r7, #11]
 8001ec2:	f003 0207 	and.w	r2, r3, #7
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	2200      	movs	r2, #0
 8001eee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ef0:	7afb      	ldrb	r3, [r7, #11]
 8001ef2:	f003 0307 	and.w	r3, r3, #7
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001efc:	7afb      	ldrb	r3, [r7, #11]
 8001efe:	f003 0307 	and.w	r3, r3, #7
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d106      	bne.n	8001f14 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	6979      	ldr	r1, [r7, #20]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f003 fb27 	bl	8005560 <USB_EPStartXfer>
 8001f12:	e005      	b.n	8001f20 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	6979      	ldr	r1, [r7, #20]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f003 fb20 	bl	8005560 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b083      	sub	sp, #12
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
 8001f32:	460b      	mov	r3, r1
 8001f34:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001f36:	78fb      	ldrb	r3, [r7, #3]
 8001f38:	f003 0207 	and.w	r2, r3, #7
 8001f3c:	6879      	ldr	r1, [r7, #4]
 8001f3e:	4613      	mov	r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4413      	add	r3, r2
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	440b      	add	r3, r1
 8001f48:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8001f4c:	681b      	ldr	r3, [r3, #0]
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr

08001f58 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	607a      	str	r2, [r7, #4]
 8001f62:	603b      	str	r3, [r7, #0]
 8001f64:	460b      	mov	r3, r1
 8001f66:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f68:	7afb      	ldrb	r3, [r7, #11]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	1c5a      	adds	r2, r3, #1
 8001f70:	4613      	mov	r3, r2
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4413      	add	r3, r2
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	683a      	ldr	r2, [r7, #0]
 8001f88:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fa4:	7afb      	ldrb	r3, [r7, #11]
 8001fa6:	f003 0307 	and.w	r3, r3, #7
 8001faa:	b2da      	uxtb	r2, r3
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001fb0:	7afb      	ldrb	r3, [r7, #11]
 8001fb2:	f003 0307 	and.w	r3, r3, #7
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d106      	bne.n	8001fc8 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	6979      	ldr	r1, [r7, #20]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f003 facd 	bl	8005560 <USB_EPStartXfer>
 8001fc6:	e005      	b.n	8001fd4 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6979      	ldr	r1, [r7, #20]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f003 fac6 	bl	8005560 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3718      	adds	r7, #24
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b084      	sub	sp, #16
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001fea:	78fb      	ldrb	r3, [r7, #3]
 8001fec:	f003 0207 	and.w	r2, r3, #7
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d901      	bls.n	8001ffc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e04c      	b.n	8002096 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001ffc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002000:	2b00      	cmp	r3, #0
 8002002:	da0e      	bge.n	8002022 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002004:	78fb      	ldrb	r3, [r7, #3]
 8002006:	f003 0307 	and.w	r3, r3, #7
 800200a:	1c5a      	adds	r2, r3, #1
 800200c:	4613      	mov	r3, r2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	4413      	add	r3, r2
 8002012:	00db      	lsls	r3, r3, #3
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	4413      	add	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2201      	movs	r2, #1
 800201e:	705a      	strb	r2, [r3, #1]
 8002020:	e00c      	b.n	800203c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002022:	78fa      	ldrb	r2, [r7, #3]
 8002024:	4613      	mov	r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	4413      	add	r3, r2
 800202a:	00db      	lsls	r3, r3, #3
 800202c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	4413      	add	r3, r2
 8002034:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2200      	movs	r2, #0
 800203a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2201      	movs	r2, #1
 8002040:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002042:	78fb      	ldrb	r3, [r7, #3]
 8002044:	f003 0307 	and.w	r3, r3, #7
 8002048:	b2da      	uxtb	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002054:	2b01      	cmp	r3, #1
 8002056:	d101      	bne.n	800205c <HAL_PCD_EP_SetStall+0x7e>
 8002058:	2302      	movs	r3, #2
 800205a:	e01c      	b.n	8002096 <HAL_PCD_EP_SetStall+0xb8>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2201      	movs	r2, #1
 8002060:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68f9      	ldr	r1, [r7, #12]
 800206a:	4618      	mov	r0, r3
 800206c:	f004 fb98 	bl	80067a0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002070:	78fb      	ldrb	r3, [r7, #3]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	2b00      	cmp	r3, #0
 8002078:	d108      	bne.n	800208c <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8002084:	4619      	mov	r1, r3
 8002086:	4610      	mov	r0, r2
 8002088:	f004 fcbd 	bl	8006a06 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b084      	sub	sp, #16
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
 80020a6:	460b      	mov	r3, r1
 80020a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80020aa:	78fb      	ldrb	r3, [r7, #3]
 80020ac:	f003 020f 	and.w	r2, r3, #15
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d901      	bls.n	80020bc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e040      	b.n	800213e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80020bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	da0e      	bge.n	80020e2 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020c4:	78fb      	ldrb	r3, [r7, #3]
 80020c6:	f003 0307 	and.w	r3, r3, #7
 80020ca:	1c5a      	adds	r2, r3, #1
 80020cc:	4613      	mov	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4413      	add	r3, r2
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	4413      	add	r3, r2
 80020d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2201      	movs	r2, #1
 80020de:	705a      	strb	r2, [r3, #1]
 80020e0:	e00e      	b.n	8002100 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020e2:	78fb      	ldrb	r3, [r7, #3]
 80020e4:	f003 0207 	and.w	r2, r3, #7
 80020e8:	4613      	mov	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	4413      	add	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2200      	movs	r2, #0
 8002104:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002106:	78fb      	ldrb	r3, [r7, #3]
 8002108:	f003 0307 	and.w	r3, r3, #7
 800210c:	b2da      	uxtb	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002118:	2b01      	cmp	r3, #1
 800211a:	d101      	bne.n	8002120 <HAL_PCD_EP_ClrStall+0x82>
 800211c:	2302      	movs	r3, #2
 800211e:	e00e      	b.n	800213e <HAL_PCD_EP_ClrStall+0xa0>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	68f9      	ldr	r1, [r7, #12]
 800212e:	4618      	mov	r0, r3
 8002130:	f004 fb86 	bl	8006840 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b08e      	sub	sp, #56	; 0x38
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800214e:	e2df      	b.n	8002710 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002158:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800215a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800215c:	b2db      	uxtb	r3, r3
 800215e:	f003 030f 	and.w	r3, r3, #15
 8002162:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8002166:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800216a:	2b00      	cmp	r3, #0
 800216c:	f040 8158 	bne.w	8002420 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002170:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002172:	f003 0310 	and.w	r3, r3, #16
 8002176:	2b00      	cmp	r3, #0
 8002178:	d152      	bne.n	8002220 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	b29b      	uxth	r3, r3
 8002182:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002186:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800218a:	81fb      	strh	r3, [r7, #14]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	89fb      	ldrh	r3, [r7, #14]
 8002192:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002196:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800219a:	b29b      	uxth	r3, r3
 800219c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3328      	adds	r3, #40	; 0x28
 80021a2:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	461a      	mov	r2, r3
 80021b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	00db      	lsls	r3, r3, #3
 80021b6:	4413      	add	r3, r2
 80021b8:	3302      	adds	r3, #2
 80021ba:	005b      	lsls	r3, r3, #1
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	6812      	ldr	r2, [r2, #0]
 80021c0:	4413      	add	r3, r2
 80021c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021c6:	881b      	ldrh	r3, [r3, #0]
 80021c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80021cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ce:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80021d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d2:	695a      	ldr	r2, [r3, #20]
 80021d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d6:	69db      	ldr	r3, [r3, #28]
 80021d8:	441a      	add	r2, r3
 80021da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021dc:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80021de:	2100      	movs	r1, #0
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f006 fa02 	bl	80085ea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f000 828e 	beq.w	8002710 <PCD_EP_ISR_Handler+0x5ca>
 80021f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f040 8289 	bne.w	8002710 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002204:	b2db      	uxtb	r3, r3
 8002206:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800220a:	b2da      	uxtb	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	b292      	uxth	r2, r2
 8002212:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800221e:	e277      	b.n	8002710 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002226:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	881b      	ldrh	r3, [r3, #0]
 800222e:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002230:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002232:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002236:	2b00      	cmp	r3, #0
 8002238:	d034      	beq.n	80022a4 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002242:	b29b      	uxth	r3, r3
 8002244:	461a      	mov	r2, r3
 8002246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	4413      	add	r3, r2
 800224e:	3306      	adds	r3, #6
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	6812      	ldr	r2, [r2, #0]
 8002256:	4413      	add	r3, r2
 8002258:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800225c:	881b      	ldrh	r3, [r3, #0]
 800225e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002264:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6818      	ldr	r0, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8002270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002272:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002276:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002278:	b29b      	uxth	r3, r3
 800227a:	f004 fc13 	bl	8006aa4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	881b      	ldrh	r3, [r3, #0]
 8002284:	b29a      	uxth	r2, r3
 8002286:	f640 738f 	movw	r3, #3983	; 0xf8f
 800228a:	4013      	ands	r3, r2
 800228c:	823b      	strh	r3, [r7, #16]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	8a3a      	ldrh	r2, [r7, #16]
 8002294:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002298:	b292      	uxth	r2, r2
 800229a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f006 f977 	bl	8008590 <HAL_PCD_SetupStageCallback>
 80022a2:	e235      	b.n	8002710 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80022a4:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f280 8231 	bge.w	8002710 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	881b      	ldrh	r3, [r3, #0]
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80022ba:	4013      	ands	r3, r2
 80022bc:	83bb      	strh	r3, [r7, #28]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	8bba      	ldrh	r2, [r7, #28]
 80022c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022c8:	b292      	uxth	r2, r2
 80022ca:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	461a      	mov	r2, r3
 80022d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	00db      	lsls	r3, r3, #3
 80022de:	4413      	add	r3, r2
 80022e0:	3306      	adds	r3, #6
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	6812      	ldr	r2, [r2, #0]
 80022e8:	4413      	add	r3, r2
 80022ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022ee:	881b      	ldrh	r3, [r3, #0]
 80022f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80022f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80022f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fa:	69db      	ldr	r3, [r3, #28]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d019      	beq.n	8002334 <PCD_EP_ISR_Handler+0x1ee>
 8002300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002302:	695b      	ldr	r3, [r3, #20]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d015      	beq.n	8002334 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6818      	ldr	r0, [r3, #0]
 800230c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230e:	6959      	ldr	r1, [r3, #20]
 8002310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002312:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002316:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002318:	b29b      	uxth	r3, r3
 800231a:	f004 fbc3 	bl	8006aa4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800231e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002320:	695a      	ldr	r2, [r3, #20]
 8002322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	441a      	add	r2, r3
 8002328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800232c:	2100      	movs	r1, #0
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f006 f940 	bl	80085b4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	61bb      	str	r3, [r7, #24]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002342:	b29b      	uxth	r3, r3
 8002344:	461a      	mov	r2, r3
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	4413      	add	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002352:	617b      	str	r3, [r7, #20]
 8002354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002356:	691b      	ldr	r3, [r3, #16]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d112      	bne.n	8002382 <PCD_EP_ISR_Handler+0x23c>
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	881b      	ldrh	r3, [r3, #0]
 8002360:	b29b      	uxth	r3, r3
 8002362:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002366:	b29a      	uxth	r2, r3
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	801a      	strh	r2, [r3, #0]
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	881b      	ldrh	r3, [r3, #0]
 8002370:	b29b      	uxth	r3, r3
 8002372:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002376:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800237a:	b29a      	uxth	r2, r3
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	801a      	strh	r2, [r3, #0]
 8002380:	e02f      	b.n	80023e2 <PCD_EP_ISR_Handler+0x29c>
 8002382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	2b3e      	cmp	r3, #62	; 0x3e
 8002388:	d813      	bhi.n	80023b2 <PCD_EP_ISR_Handler+0x26c>
 800238a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	085b      	lsrs	r3, r3, #1
 8002390:	633b      	str	r3, [r7, #48]	; 0x30
 8002392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b00      	cmp	r3, #0
 800239c:	d002      	beq.n	80023a4 <PCD_EP_ISR_Handler+0x25e>
 800239e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a0:	3301      	adds	r3, #1
 80023a2:	633b      	str	r3, [r7, #48]	; 0x30
 80023a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	029b      	lsls	r3, r3, #10
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	801a      	strh	r2, [r3, #0]
 80023b0:	e017      	b.n	80023e2 <PCD_EP_ISR_Handler+0x29c>
 80023b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	095b      	lsrs	r3, r3, #5
 80023b8:	633b      	str	r3, [r7, #48]	; 0x30
 80023ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	f003 031f 	and.w	r3, r3, #31
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d102      	bne.n	80023cc <PCD_EP_ISR_Handler+0x286>
 80023c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023c8:	3b01      	subs	r3, #1
 80023ca:	633b      	str	r3, [r7, #48]	; 0x30
 80023cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	029b      	lsls	r3, r3, #10
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80023d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023dc:	b29a      	uxth	r2, r3
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	881b      	ldrh	r3, [r3, #0]
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80023ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023f2:	827b      	strh	r3, [r7, #18]
 80023f4:	8a7b      	ldrh	r3, [r7, #18]
 80023f6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80023fa:	827b      	strh	r3, [r7, #18]
 80023fc:	8a7b      	ldrh	r3, [r7, #18]
 80023fe:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002402:	827b      	strh	r3, [r7, #18]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	8a7b      	ldrh	r3, [r7, #18]
 800240a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800240e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002412:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002416:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800241a:	b29b      	uxth	r3, r3
 800241c:	8013      	strh	r3, [r2, #0]
 800241e:	e177      	b.n	8002710 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	461a      	mov	r2, r3
 8002426:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	4413      	add	r3, r2
 800242e:	881b      	ldrh	r3, [r3, #0]
 8002430:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002432:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002436:	2b00      	cmp	r3, #0
 8002438:	f280 80ea 	bge.w	8002610 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	881b      	ldrh	r3, [r3, #0]
 800244c:	b29a      	uxth	r2, r3
 800244e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002452:	4013      	ands	r3, r2
 8002454:	853b      	strh	r3, [r7, #40]	; 0x28
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	461a      	mov	r2, r3
 800245c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002466:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800246a:	b292      	uxth	r2, r2
 800246c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800246e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002472:	4613      	mov	r3, r2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	4413      	add	r3, r2
 8002478:	00db      	lsls	r3, r3, #3
 800247a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	4413      	add	r3, r2
 8002482:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002486:	7b1b      	ldrb	r3, [r3, #12]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d122      	bne.n	80024d2 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002494:	b29b      	uxth	r3, r3
 8002496:	461a      	mov	r2, r3
 8002498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	00db      	lsls	r3, r3, #3
 800249e:	4413      	add	r3, r2
 80024a0:	3306      	adds	r3, #6
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	6812      	ldr	r2, [r2, #0]
 80024a8:	4413      	add	r3, r2
 80024aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80024ae:	881b      	ldrh	r3, [r3, #0]
 80024b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024b4:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80024b6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f000 8087 	beq.w	80025cc <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6818      	ldr	r0, [r3, #0]
 80024c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c4:	6959      	ldr	r1, [r3, #20]
 80024c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c8:	88da      	ldrh	r2, [r3, #6]
 80024ca:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80024cc:	f004 faea 	bl	8006aa4 <USB_ReadPMA>
 80024d0:	e07c      	b.n	80025cc <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80024d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d4:	78db      	ldrb	r3, [r3, #3]
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d108      	bne.n	80024ec <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80024da:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80024dc:	461a      	mov	r2, r3
 80024de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 f923 	bl	800272c <HAL_PCD_EP_DB_Receive>
 80024e6:	4603      	mov	r3, r0
 80024e8:	86fb      	strh	r3, [r7, #54]	; 0x36
 80024ea:	e06f      	b.n	80025cc <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	461a      	mov	r2, r3
 80024f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4413      	add	r3, r2
 80024fa:	881b      	ldrh	r3, [r3, #0]
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002502:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002506:	847b      	strh	r3, [r7, #34]	; 0x22
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	461a      	mov	r2, r3
 800250e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	441a      	add	r2, r3
 8002516:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002518:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800251c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002520:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002524:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002528:	b29b      	uxth	r3, r3
 800252a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	461a      	mov	r2, r3
 8002532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4413      	add	r3, r2
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	b29b      	uxth	r3, r3
 800253e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d021      	beq.n	800258a <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800254e:	b29b      	uxth	r3, r3
 8002550:	461a      	mov	r2, r3
 8002552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	00db      	lsls	r3, r3, #3
 8002558:	4413      	add	r3, r2
 800255a:	3302      	adds	r3, #2
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	6812      	ldr	r2, [r2, #0]
 8002562:	4413      	add	r3, r2
 8002564:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800256e:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002570:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002572:	2b00      	cmp	r3, #0
 8002574:	d02a      	beq.n	80025cc <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6818      	ldr	r0, [r3, #0]
 800257a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257c:	6959      	ldr	r1, [r3, #20]
 800257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002580:	891a      	ldrh	r2, [r3, #8]
 8002582:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002584:	f004 fa8e 	bl	8006aa4 <USB_ReadPMA>
 8002588:	e020      	b.n	80025cc <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002592:	b29b      	uxth	r3, r3
 8002594:	461a      	mov	r2, r3
 8002596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	4413      	add	r3, r2
 800259e:	3306      	adds	r3, #6
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	6812      	ldr	r2, [r2, #0]
 80025a6:	4413      	add	r3, r2
 80025a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025ac:	881b      	ldrh	r3, [r3, #0]
 80025ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025b2:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80025b4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d008      	beq.n	80025cc <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6818      	ldr	r0, [r3, #0]
 80025be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c0:	6959      	ldr	r1, [r3, #20]
 80025c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c4:	895a      	ldrh	r2, [r3, #10]
 80025c6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80025c8:	f004 fa6c 	bl	8006aa4 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80025cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ce:	69da      	ldr	r2, [r3, #28]
 80025d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80025d2:	441a      	add	r2, r3
 80025d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80025d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025da:	695a      	ldr	r2, [r3, #20]
 80025dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80025de:	441a      	add	r2, r3
 80025e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d004      	beq.n	80025f6 <PCD_EP_ISR_Handler+0x4b0>
 80025ec:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80025ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d206      	bcs.n	8002604 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80025f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	4619      	mov	r1, r3
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f005 ffd9 	bl	80085b4 <HAL_PCD_DataOutStageCallback>
 8002602:	e005      	b.n	8002610 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800260a:	4618      	mov	r0, r3
 800260c:	f002 ffa8 	bl	8005560 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002610:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002616:	2b00      	cmp	r3, #0
 8002618:	d07a      	beq.n	8002710 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 800261a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800261e:	1c5a      	adds	r2, r3, #1
 8002620:	4613      	mov	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	00db      	lsls	r3, r3, #3
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	4413      	add	r3, r2
 800262c:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	461a      	mov	r2, r3
 8002634:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	4413      	add	r3, r2
 800263c:	881b      	ldrh	r3, [r3, #0]
 800263e:	b29b      	uxth	r3, r3
 8002640:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002644:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002648:	843b      	strh	r3, [r7, #32]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	461a      	mov	r2, r3
 8002650:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	441a      	add	r2, r3
 8002658:	8c3b      	ldrh	r3, [r7, #32]
 800265a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800265e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002662:	b29b      	uxth	r3, r3
 8002664:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002668:	78db      	ldrb	r3, [r3, #3]
 800266a:	2b02      	cmp	r3, #2
 800266c:	d108      	bne.n	8002680 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800266e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002670:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8002672:	2b02      	cmp	r3, #2
 8002674:	d146      	bne.n	8002704 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002676:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800267c:	2b00      	cmp	r3, #0
 800267e:	d141      	bne.n	8002704 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002688:	b29b      	uxth	r3, r3
 800268a:	461a      	mov	r2, r3
 800268c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	00db      	lsls	r3, r3, #3
 8002692:	4413      	add	r3, r2
 8002694:	3302      	adds	r3, #2
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	6812      	ldr	r2, [r2, #0]
 800269c:	4413      	add	r3, r2
 800269e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026a2:	881b      	ldrh	r3, [r3, #0]
 80026a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026a8:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80026aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ac:	699a      	ldr	r2, [r3, #24]
 80026ae:	8bfb      	ldrh	r3, [r7, #30]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d906      	bls.n	80026c2 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 80026b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b6:	699a      	ldr	r2, [r3, #24]
 80026b8:	8bfb      	ldrh	r3, [r7, #30]
 80026ba:	1ad2      	subs	r2, r2, r3
 80026bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026be:	619a      	str	r2, [r3, #24]
 80026c0:	e002      	b.n	80026c8 <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 80026c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c4:	2200      	movs	r2, #0
 80026c6:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80026c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d106      	bne.n	80026de <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80026d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	4619      	mov	r1, r3
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f005 ff87 	bl	80085ea <HAL_PCD_DataInStageCallback>
 80026dc:	e018      	b.n	8002710 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80026de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e0:	695a      	ldr	r2, [r3, #20]
 80026e2:	8bfb      	ldrh	r3, [r7, #30]
 80026e4:	441a      	add	r2, r3
 80026e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e8:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80026ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ec:	69da      	ldr	r2, [r3, #28]
 80026ee:	8bfb      	ldrh	r3, [r7, #30]
 80026f0:	441a      	add	r2, r3
 80026f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f4:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026fc:	4618      	mov	r0, r3
 80026fe:	f002 ff2f 	bl	8005560 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8002702:	e005      	b.n	8002710 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002704:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002706:	461a      	mov	r2, r3
 8002708:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 f91b 	bl	8002946 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002718:	b29b      	uxth	r3, r3
 800271a:	b21b      	sxth	r3, r3
 800271c:	2b00      	cmp	r3, #0
 800271e:	f6ff ad17 	blt.w	8002150 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3738      	adds	r7, #56	; 0x38
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	4613      	mov	r3, r2
 8002738:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800273a:	88fb      	ldrh	r3, [r7, #6]
 800273c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d07e      	beq.n	8002842 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800274c:	b29b      	uxth	r3, r3
 800274e:	461a      	mov	r2, r3
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	4413      	add	r3, r2
 8002758:	3302      	adds	r3, #2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	68fa      	ldr	r2, [r7, #12]
 800275e:	6812      	ldr	r2, [r2, #0]
 8002760:	4413      	add	r3, r2
 8002762:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002766:	881b      	ldrh	r3, [r3, #0]
 8002768:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800276c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	699a      	ldr	r2, [r3, #24]
 8002772:	8b7b      	ldrh	r3, [r7, #26]
 8002774:	429a      	cmp	r2, r3
 8002776:	d306      	bcc.n	8002786 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	699a      	ldr	r2, [r3, #24]
 800277c:	8b7b      	ldrh	r3, [r7, #26]
 800277e:	1ad2      	subs	r2, r2, r3
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	619a      	str	r2, [r3, #24]
 8002784:	e002      	b.n	800278c <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	2200      	movs	r2, #0
 800278a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d123      	bne.n	80027dc <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	461a      	mov	r2, r3
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4413      	add	r3, r2
 80027a2:	881b      	ldrh	r3, [r3, #0]
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80027aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027ae:	833b      	strh	r3, [r7, #24]
 80027b0:	8b3b      	ldrh	r3, [r7, #24]
 80027b2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80027b6:	833b      	strh	r3, [r7, #24]
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	461a      	mov	r2, r3
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	441a      	add	r2, r3
 80027c6:	8b3b      	ldrh	r3, [r7, #24]
 80027c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80027cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80027d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027d8:	b29b      	uxth	r3, r3
 80027da:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80027dc:	88fb      	ldrh	r3, [r7, #6]
 80027de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d01f      	beq.n	8002826 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	461a      	mov	r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	4413      	add	r3, r2
 80027f4:	881b      	ldrh	r3, [r3, #0]
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80027fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002800:	82fb      	strh	r3, [r7, #22]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	461a      	mov	r2, r3
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	441a      	add	r2, r3
 8002810:	8afb      	ldrh	r3, [r7, #22]
 8002812:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002816:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800281a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800281e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002822:	b29b      	uxth	r3, r3
 8002824:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002826:	8b7b      	ldrh	r3, [r7, #26]
 8002828:	2b00      	cmp	r3, #0
 800282a:	f000 8087 	beq.w	800293c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6818      	ldr	r0, [r3, #0]
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	6959      	ldr	r1, [r3, #20]
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	891a      	ldrh	r2, [r3, #8]
 800283a:	8b7b      	ldrh	r3, [r7, #26]
 800283c:	f004 f932 	bl	8006aa4 <USB_ReadPMA>
 8002840:	e07c      	b.n	800293c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800284a:	b29b      	uxth	r3, r3
 800284c:	461a      	mov	r2, r3
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	4413      	add	r3, r2
 8002856:	3306      	adds	r3, #6
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	6812      	ldr	r2, [r2, #0]
 800285e:	4413      	add	r3, r2
 8002860:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002864:	881b      	ldrh	r3, [r3, #0]
 8002866:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800286a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	699a      	ldr	r2, [r3, #24]
 8002870:	8b7b      	ldrh	r3, [r7, #26]
 8002872:	429a      	cmp	r2, r3
 8002874:	d306      	bcc.n	8002884 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	699a      	ldr	r2, [r3, #24]
 800287a:	8b7b      	ldrh	r3, [r7, #26]
 800287c:	1ad2      	subs	r2, r2, r3
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	619a      	str	r2, [r3, #24]
 8002882:	e002      	b.n	800288a <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	2200      	movs	r2, #0
 8002888:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	699b      	ldr	r3, [r3, #24]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d123      	bne.n	80028da <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	461a      	mov	r2, r3
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	4413      	add	r3, r2
 80028a0:	881b      	ldrh	r3, [r3, #0]
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80028a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028ac:	83fb      	strh	r3, [r7, #30]
 80028ae:	8bfb      	ldrh	r3, [r7, #30]
 80028b0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80028b4:	83fb      	strh	r3, [r7, #30]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	461a      	mov	r2, r3
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	441a      	add	r2, r3
 80028c4:	8bfb      	ldrh	r3, [r7, #30]
 80028c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80028ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80028ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80028da:	88fb      	ldrh	r3, [r7, #6]
 80028dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d11f      	bne.n	8002924 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	461a      	mov	r2, r3
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	4413      	add	r3, r2
 80028f2:	881b      	ldrh	r3, [r3, #0]
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80028fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028fe:	83bb      	strh	r3, [r7, #28]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	461a      	mov	r2, r3
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	441a      	add	r2, r3
 800290e:	8bbb      	ldrh	r3, [r7, #28]
 8002910:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002914:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002918:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800291c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002920:	b29b      	uxth	r3, r3
 8002922:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002924:	8b7b      	ldrh	r3, [r7, #26]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d008      	beq.n	800293c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6818      	ldr	r0, [r3, #0]
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	6959      	ldr	r1, [r3, #20]
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	895a      	ldrh	r2, [r3, #10]
 8002936:	8b7b      	ldrh	r3, [r7, #26]
 8002938:	f004 f8b4 	bl	8006aa4 <USB_ReadPMA>
    }
  }

  return count;
 800293c:	8b7b      	ldrh	r3, [r7, #26]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3720      	adds	r7, #32
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b092      	sub	sp, #72	; 0x48
 800294a:	af00      	add	r7, sp, #0
 800294c:	60f8      	str	r0, [r7, #12]
 800294e:	60b9      	str	r1, [r7, #8]
 8002950:	4613      	mov	r3, r2
 8002952:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002954:	88fb      	ldrh	r3, [r7, #6]
 8002956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800295a:	2b00      	cmp	r3, #0
 800295c:	f000 8132 	beq.w	8002bc4 <HAL_PCD_EP_DB_Transmit+0x27e>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002968:	b29b      	uxth	r3, r3
 800296a:	461a      	mov	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	00db      	lsls	r3, r3, #3
 8002972:	4413      	add	r3, r2
 8002974:	3302      	adds	r3, #2
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	6812      	ldr	r2, [r2, #0]
 800297c:	4413      	add	r3, r2
 800297e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002982:	881b      	ldrh	r3, [r3, #0]
 8002984:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002988:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	699a      	ldr	r2, [r3, #24]
 800298e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002990:	429a      	cmp	r2, r3
 8002992:	d906      	bls.n	80029a2 <HAL_PCD_EP_DB_Transmit+0x5c>
    {
      ep->xfer_len -= TxByteNbre;
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	699a      	ldr	r2, [r3, #24]
 8002998:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800299a:	1ad2      	subs	r2, r2, r3
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	619a      	str	r2, [r3, #24]
 80029a0:	e002      	b.n	80029a8 <HAL_PCD_EP_DB_Transmit+0x62>
    }
    else
    {
      ep->xfer_len = 0U;
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2200      	movs	r2, #0
 80029a6:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d12c      	bne.n	8002a0a <HAL_PCD_EP_DB_Transmit+0xc4>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	4619      	mov	r1, r3
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	f005 fe17 	bl	80085ea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80029bc:	88fb      	ldrh	r3, [r7, #6]
 80029be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f000 822f 	beq.w	8002e26 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	461a      	mov	r2, r3
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4413      	add	r3, r2
 80029d6:	881b      	ldrh	r3, [r3, #0]
 80029d8:	b29b      	uxth	r3, r3
 80029da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80029de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029e2:	827b      	strh	r3, [r7, #18]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	461a      	mov	r2, r3
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	441a      	add	r2, r3
 80029f2:	8a7b      	ldrh	r3, [r7, #18]
 80029f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80029f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80029fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	8013      	strh	r3, [r2, #0]
 8002a08:	e20d      	b.n	8002e26 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002a0a:	88fb      	ldrh	r3, [r7, #6]
 8002a0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d01f      	beq.n	8002a54 <HAL_PCD_EP_DB_Transmit+0x10e>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	461a      	mov	r2, r3
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	4413      	add	r3, r2
 8002a22:	881b      	ldrh	r3, [r3, #0]
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a2e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	461a      	mov	r2, r3
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	441a      	add	r2, r3
 8002a3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002a44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002a48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	f040 81e3 	bne.w	8002e26 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	695a      	ldr	r2, [r3, #20]
 8002a64:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002a66:	441a      	add	r2, r3
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	69da      	ldr	r2, [r3, #28]
 8002a70:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002a72:	441a      	add	r2, r3
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	6a1a      	ldr	r2, [r3, #32]
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d309      	bcc.n	8002a98 <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	6a1a      	ldr	r2, [r3, #32]
 8002a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a90:	1ad2      	subs	r2, r2, r3
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	621a      	str	r2, [r3, #32]
 8002a96:	e014      	b.n	8002ac2 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else if (ep->xfer_len_db == 0U)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d106      	bne.n	8002aae <HAL_PCD_EP_DB_Transmit+0x168>
        {
          len = TxByteNbre;
 8002aa0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002aa2:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002aac:	e009      	b.n	8002ac2 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
 8002aba:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	785b      	ldrb	r3, [r3, #1]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d155      	bne.n	8002b76 <HAL_PCD_EP_DB_Transmit+0x230>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	61bb      	str	r3, [r7, #24]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	461a      	mov	r2, r3
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	4413      	add	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	011a      	lsls	r2, r3, #4
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	4413      	add	r3, r2
 8002aec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002af0:	617b      	str	r3, [r7, #20]
 8002af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d112      	bne.n	8002b1e <HAL_PCD_EP_DB_Transmit+0x1d8>
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	801a      	strh	r2, [r3, #0]
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	881b      	ldrh	r3, [r3, #0]
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	801a      	strh	r2, [r3, #0]
 8002b1c:	e047      	b.n	8002bae <HAL_PCD_EP_DB_Transmit+0x268>
 8002b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b20:	2b3e      	cmp	r3, #62	; 0x3e
 8002b22:	d811      	bhi.n	8002b48 <HAL_PCD_EP_DB_Transmit+0x202>
 8002b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b26:	085b      	lsrs	r3, r3, #1
 8002b28:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d002      	beq.n	8002b3a <HAL_PCD_EP_DB_Transmit+0x1f4>
 8002b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b36:	3301      	adds	r3, #1
 8002b38:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	029b      	lsls	r3, r3, #10
 8002b40:	b29a      	uxth	r2, r3
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	801a      	strh	r2, [r3, #0]
 8002b46:	e032      	b.n	8002bae <HAL_PCD_EP_DB_Transmit+0x268>
 8002b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b4a:	095b      	lsrs	r3, r3, #5
 8002b4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b50:	f003 031f 	and.w	r3, r3, #31
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d102      	bne.n	8002b5e <HAL_PCD_EP_DB_Transmit+0x218>
 8002b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	029b      	lsls	r3, r3, #10
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	801a      	strh	r2, [r3, #0]
 8002b74:	e01b      	b.n	8002bae <HAL_PCD_EP_DB_Transmit+0x268>
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	785b      	ldrb	r3, [r3, #1]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d117      	bne.n	8002bae <HAL_PCD_EP_DB_Transmit+0x268>
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	623b      	str	r3, [r7, #32]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	461a      	mov	r2, r3
 8002b90:	6a3b      	ldr	r3, [r7, #32]
 8002b92:	4413      	add	r3, r2
 8002b94:	623b      	str	r3, [r7, #32]
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	011a      	lsls	r2, r3, #4
 8002b9c:	6a3b      	ldr	r3, [r7, #32]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002ba4:	61fb      	str	r3, [r7, #28]
 8002ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba8:	b29a      	uxth	r2, r3
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6818      	ldr	r0, [r3, #0]
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	6959      	ldr	r1, [r3, #20]
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	891a      	ldrh	r2, [r3, #8]
 8002bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	f003 ff2d 	bl	8006a1c <USB_WritePMA>
 8002bc2:	e130      	b.n	8002e26 <HAL_PCD_EP_DB_Transmit+0x4e0>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	461a      	mov	r2, r3
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	00db      	lsls	r3, r3, #3
 8002bd6:	4413      	add	r3, r2
 8002bd8:	3306      	adds	r3, #6
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	6812      	ldr	r2, [r2, #0]
 8002be0:	4413      	add	r3, r2
 8002be2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002be6:	881b      	ldrh	r3, [r3, #0]
 8002be8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bec:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	699a      	ldr	r2, [r3, #24]
 8002bf2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d306      	bcc.n	8002c06 <HAL_PCD_EP_DB_Transmit+0x2c0>
    {
      ep->xfer_len -= TxByteNbre;
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	699a      	ldr	r2, [r3, #24]
 8002bfc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002bfe:	1ad2      	subs	r2, r2, r3
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	619a      	str	r2, [r3, #24]
 8002c04:	e002      	b.n	8002c0c <HAL_PCD_EP_DB_Transmit+0x2c6>
    }
    else
    {
      ep->xfer_len = 0U;
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d12c      	bne.n	8002c6e <HAL_PCD_EP_DB_Transmit+0x328>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	4619      	mov	r1, r3
 8002c1a:	68f8      	ldr	r0, [r7, #12]
 8002c1c:	f005 fce5 	bl	80085ea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002c20:	88fb      	ldrh	r3, [r7, #6]
 8002c22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f040 80fd 	bne.w	8002e26 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	461a      	mov	r2, r3
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	4413      	add	r3, r2
 8002c3a:	881b      	ldrh	r3, [r3, #0]
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c46:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	441a      	add	r2, r3
 8002c56:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002c58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002c5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002c60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	8013      	strh	r3, [r2, #0]
 8002c6c:	e0db      	b.n	8002e26 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002c6e:	88fb      	ldrh	r3, [r7, #6]
 8002c70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d11f      	bne.n	8002cb8 <HAL_PCD_EP_DB_Transmit+0x372>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	881b      	ldrh	r3, [r3, #0]
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c92:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	461a      	mov	r2, r3
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	441a      	add	r2, r3
 8002ca2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002ca4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002ca8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002cac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	f040 80b1 	bne.w	8002e26 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	695a      	ldr	r2, [r3, #20]
 8002cc8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002cca:	441a      	add	r2, r3
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	69da      	ldr	r2, [r3, #28]
 8002cd4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002cd6:	441a      	add	r2, r3
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	6a1a      	ldr	r2, [r3, #32]
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d309      	bcc.n	8002cfc <HAL_PCD_EP_DB_Transmit+0x3b6>
        {
          len = ep->maxpacket;
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	691b      	ldr	r3, [r3, #16]
 8002cec:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	6a1a      	ldr	r2, [r3, #32]
 8002cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cf4:	1ad2      	subs	r2, r2, r3
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	621a      	str	r2, [r3, #32]
 8002cfa:	e014      	b.n	8002d26 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else if (ep->xfer_len_db == 0U)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	6a1b      	ldr	r3, [r3, #32]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d106      	bne.n	8002d12 <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = TxByteNbre;
 8002d04:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002d06:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002d10:	e009      	b.n	8002d26 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else
        {
          len = ep->xfer_len_db;
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	6a1b      	ldr	r3, [r3, #32]
 8002d16:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	637b      	str	r3, [r7, #52]	; 0x34
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	785b      	ldrb	r3, [r3, #1]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d155      	bne.n	8002de0 <HAL_PCD_EP_DB_Transmit+0x49a>
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	647b      	str	r3, [r7, #68]	; 0x44
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	461a      	mov	r2, r3
 8002d46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d48:	4413      	add	r3, r2
 8002d4a:	647b      	str	r3, [r7, #68]	; 0x44
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	011a      	lsls	r2, r3, #4
 8002d52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d54:	4413      	add	r3, r2
 8002d56:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002d5a:	643b      	str	r3, [r7, #64]	; 0x40
 8002d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d112      	bne.n	8002d88 <HAL_PCD_EP_DB_Transmit+0x442>
 8002d62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d64:	881b      	ldrh	r3, [r3, #0]
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d70:	801a      	strh	r2, [r3, #0]
 8002d72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d74:	881b      	ldrh	r3, [r3, #0]
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d84:	801a      	strh	r2, [r3, #0]
 8002d86:	e044      	b.n	8002e12 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8002d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d8a:	2b3e      	cmp	r3, #62	; 0x3e
 8002d8c:	d811      	bhi.n	8002db2 <HAL_PCD_EP_DB_Transmit+0x46c>
 8002d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d90:	085b      	lsrs	r3, r3, #1
 8002d92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d002      	beq.n	8002da4 <HAL_PCD_EP_DB_Transmit+0x45e>
 8002d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002da0:	3301      	adds	r3, #1
 8002da2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002da4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	029b      	lsls	r3, r3, #10
 8002daa:	b29a      	uxth	r2, r3
 8002dac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dae:	801a      	strh	r2, [r3, #0]
 8002db0:	e02f      	b.n	8002e12 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8002db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db4:	095b      	lsrs	r3, r3, #5
 8002db6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dba:	f003 031f 	and.w	r3, r3, #31
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d102      	bne.n	8002dc8 <HAL_PCD_EP_DB_Transmit+0x482>
 8002dc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dc4:	3b01      	subs	r3, #1
 8002dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002dc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	029b      	lsls	r3, r3, #10
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002dd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ddc:	801a      	strh	r2, [r3, #0]
 8002dde:	e018      	b.n	8002e12 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	785b      	ldrb	r3, [r3, #1]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d114      	bne.n	8002e12 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	461a      	mov	r2, r3
 8002df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002df6:	4413      	add	r3, r2
 8002df8:	637b      	str	r3, [r7, #52]	; 0x34
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	011a      	lsls	r2, r3, #4
 8002e00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e02:	4413      	add	r3, r2
 8002e04:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002e08:	633b      	str	r3, [r7, #48]	; 0x30
 8002e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e0c:	b29a      	uxth	r2, r3
 8002e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e10:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6818      	ldr	r0, [r3, #0]
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	6959      	ldr	r1, [r3, #20]
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	895a      	ldrh	r2, [r3, #10]
 8002e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	f003 fdfb 	bl	8006a1c <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	4413      	add	r3, r2
 8002e34:	881b      	ldrh	r3, [r3, #0]
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e40:	823b      	strh	r3, [r7, #16]
 8002e42:	8a3b      	ldrh	r3, [r7, #16]
 8002e44:	f083 0310 	eor.w	r3, r3, #16
 8002e48:	823b      	strh	r3, [r7, #16]
 8002e4a:	8a3b      	ldrh	r3, [r7, #16]
 8002e4c:	f083 0320 	eor.w	r3, r3, #32
 8002e50:	823b      	strh	r3, [r7, #16]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	461a      	mov	r2, r3
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	441a      	add	r2, r3
 8002e60:	8a3b      	ldrh	r3, [r7, #16]
 8002e62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002e66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002e6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3748      	adds	r7, #72	; 0x48
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b087      	sub	sp, #28
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	607b      	str	r3, [r7, #4]
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	817b      	strh	r3, [r7, #10]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002e92:	897b      	ldrh	r3, [r7, #10]
 8002e94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00b      	beq.n	8002eb6 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e9e:	897b      	ldrh	r3, [r7, #10]
 8002ea0:	f003 0307 	and.w	r3, r3, #7
 8002ea4:	1c5a      	adds	r2, r3, #1
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4413      	add	r3, r2
 8002eac:	00db      	lsls	r3, r3, #3
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	4413      	add	r3, r2
 8002eb2:	617b      	str	r3, [r7, #20]
 8002eb4:	e009      	b.n	8002eca <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002eb6:	897a      	ldrh	r2, [r7, #10]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	4413      	add	r3, r2
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002ec4:	68fa      	ldr	r2, [r7, #12]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002eca:	893b      	ldrh	r3, [r7, #8]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d107      	bne.n	8002ee0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	80da      	strh	r2, [r3, #6]
 8002ede:	e00b      	b.n	8002ef8 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	0c1b      	lsrs	r3, r3, #16
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	371c      	adds	r7, #28
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr

08002f04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e26c      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f000 8087 	beq.w	8003032 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f24:	4b92      	ldr	r3, [pc, #584]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 030c 	and.w	r3, r3, #12
 8002f2c:	2b04      	cmp	r3, #4
 8002f2e:	d00c      	beq.n	8002f4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f30:	4b8f      	ldr	r3, [pc, #572]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f003 030c 	and.w	r3, r3, #12
 8002f38:	2b08      	cmp	r3, #8
 8002f3a:	d112      	bne.n	8002f62 <HAL_RCC_OscConfig+0x5e>
 8002f3c:	4b8c      	ldr	r3, [pc, #560]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f48:	d10b      	bne.n	8002f62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f4a:	4b89      	ldr	r3, [pc, #548]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d06c      	beq.n	8003030 <HAL_RCC_OscConfig+0x12c>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d168      	bne.n	8003030 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e246      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f6a:	d106      	bne.n	8002f7a <HAL_RCC_OscConfig+0x76>
 8002f6c:	4b80      	ldr	r3, [pc, #512]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a7f      	ldr	r2, [pc, #508]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f76:	6013      	str	r3, [r2, #0]
 8002f78:	e02e      	b.n	8002fd8 <HAL_RCC_OscConfig+0xd4>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10c      	bne.n	8002f9c <HAL_RCC_OscConfig+0x98>
 8002f82:	4b7b      	ldr	r3, [pc, #492]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a7a      	ldr	r2, [pc, #488]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f8c:	6013      	str	r3, [r2, #0]
 8002f8e:	4b78      	ldr	r3, [pc, #480]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a77      	ldr	r2, [pc, #476]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f98:	6013      	str	r3, [r2, #0]
 8002f9a:	e01d      	b.n	8002fd8 <HAL_RCC_OscConfig+0xd4>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fa4:	d10c      	bne.n	8002fc0 <HAL_RCC_OscConfig+0xbc>
 8002fa6:	4b72      	ldr	r3, [pc, #456]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a71      	ldr	r2, [pc, #452]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fb0:	6013      	str	r3, [r2, #0]
 8002fb2:	4b6f      	ldr	r3, [pc, #444]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a6e      	ldr	r2, [pc, #440]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fbc:	6013      	str	r3, [r2, #0]
 8002fbe:	e00b      	b.n	8002fd8 <HAL_RCC_OscConfig+0xd4>
 8002fc0:	4b6b      	ldr	r3, [pc, #428]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a6a      	ldr	r2, [pc, #424]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fca:	6013      	str	r3, [r2, #0]
 8002fcc:	4b68      	ldr	r3, [pc, #416]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a67      	ldr	r2, [pc, #412]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d013      	beq.n	8003008 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe0:	f7fd ff3e 	bl	8000e60 <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fe8:	f7fd ff3a 	bl	8000e60 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b64      	cmp	r3, #100	; 0x64
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e1fa      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ffa:	4b5d      	ldr	r3, [pc, #372]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d0f0      	beq.n	8002fe8 <HAL_RCC_OscConfig+0xe4>
 8003006:	e014      	b.n	8003032 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003008:	f7fd ff2a 	bl	8000e60 <HAL_GetTick>
 800300c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800300e:	e008      	b.n	8003022 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003010:	f7fd ff26 	bl	8000e60 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b64      	cmp	r3, #100	; 0x64
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e1e6      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003022:	4b53      	ldr	r3, [pc, #332]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1f0      	bne.n	8003010 <HAL_RCC_OscConfig+0x10c>
 800302e:	e000      	b.n	8003032 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003030:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d063      	beq.n	8003106 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800303e:	4b4c      	ldr	r3, [pc, #304]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f003 030c 	and.w	r3, r3, #12
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00b      	beq.n	8003062 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800304a:	4b49      	ldr	r3, [pc, #292]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f003 030c 	and.w	r3, r3, #12
 8003052:	2b08      	cmp	r3, #8
 8003054:	d11c      	bne.n	8003090 <HAL_RCC_OscConfig+0x18c>
 8003056:	4b46      	ldr	r3, [pc, #280]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d116      	bne.n	8003090 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003062:	4b43      	ldr	r3, [pc, #268]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d005      	beq.n	800307a <HAL_RCC_OscConfig+0x176>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d001      	beq.n	800307a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e1ba      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800307a:	4b3d      	ldr	r3, [pc, #244]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	4939      	ldr	r1, [pc, #228]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 800308a:	4313      	orrs	r3, r2
 800308c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800308e:	e03a      	b.n	8003106 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d020      	beq.n	80030da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003098:	4b36      	ldr	r3, [pc, #216]	; (8003174 <HAL_RCC_OscConfig+0x270>)
 800309a:	2201      	movs	r2, #1
 800309c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309e:	f7fd fedf 	bl	8000e60 <HAL_GetTick>
 80030a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a4:	e008      	b.n	80030b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a6:	f7fd fedb 	bl	8000e60 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d901      	bls.n	80030b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e19b      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b8:	4b2d      	ldr	r3, [pc, #180]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d0f0      	beq.n	80030a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030c4:	4b2a      	ldr	r3, [pc, #168]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	695b      	ldr	r3, [r3, #20]
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	4927      	ldr	r1, [pc, #156]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	600b      	str	r3, [r1, #0]
 80030d8:	e015      	b.n	8003106 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030da:	4b26      	ldr	r3, [pc, #152]	; (8003174 <HAL_RCC_OscConfig+0x270>)
 80030dc:	2200      	movs	r2, #0
 80030de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e0:	f7fd febe 	bl	8000e60 <HAL_GetTick>
 80030e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030e6:	e008      	b.n	80030fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030e8:	f7fd feba 	bl	8000e60 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e17a      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030fa:	4b1d      	ldr	r3, [pc, #116]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0302 	and.w	r3, r3, #2
 8003102:	2b00      	cmp	r3, #0
 8003104:	d1f0      	bne.n	80030e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0308 	and.w	r3, r3, #8
 800310e:	2b00      	cmp	r3, #0
 8003110:	d03a      	beq.n	8003188 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d019      	beq.n	800314e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800311a:	4b17      	ldr	r3, [pc, #92]	; (8003178 <HAL_RCC_OscConfig+0x274>)
 800311c:	2201      	movs	r2, #1
 800311e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003120:	f7fd fe9e 	bl	8000e60 <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003128:	f7fd fe9a 	bl	8000e60 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e15a      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800313a:	4b0d      	ldr	r3, [pc, #52]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 800313c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d0f0      	beq.n	8003128 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003146:	2001      	movs	r0, #1
 8003148:	f000 fadc 	bl	8003704 <RCC_Delay>
 800314c:	e01c      	b.n	8003188 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800314e:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <HAL_RCC_OscConfig+0x274>)
 8003150:	2200      	movs	r2, #0
 8003152:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003154:	f7fd fe84 	bl	8000e60 <HAL_GetTick>
 8003158:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800315a:	e00f      	b.n	800317c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800315c:	f7fd fe80 	bl	8000e60 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b02      	cmp	r3, #2
 8003168:	d908      	bls.n	800317c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e140      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
 800316e:	bf00      	nop
 8003170:	40021000 	.word	0x40021000
 8003174:	42420000 	.word	0x42420000
 8003178:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800317c:	4b9e      	ldr	r3, [pc, #632]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b00      	cmp	r3, #0
 8003186:	d1e9      	bne.n	800315c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0304 	and.w	r3, r3, #4
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 80a6 	beq.w	80032e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003196:	2300      	movs	r3, #0
 8003198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800319a:	4b97      	ldr	r3, [pc, #604]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10d      	bne.n	80031c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031a6:	4b94      	ldr	r3, [pc, #592]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	4a93      	ldr	r2, [pc, #588]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80031ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031b0:	61d3      	str	r3, [r2, #28]
 80031b2:	4b91      	ldr	r3, [pc, #580]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ba:	60bb      	str	r3, [r7, #8]
 80031bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031be:	2301      	movs	r3, #1
 80031c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c2:	4b8e      	ldr	r3, [pc, #568]	; (80033fc <HAL_RCC_OscConfig+0x4f8>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d118      	bne.n	8003200 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031ce:	4b8b      	ldr	r3, [pc, #556]	; (80033fc <HAL_RCC_OscConfig+0x4f8>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a8a      	ldr	r2, [pc, #552]	; (80033fc <HAL_RCC_OscConfig+0x4f8>)
 80031d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031da:	f7fd fe41 	bl	8000e60 <HAL_GetTick>
 80031de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e0:	e008      	b.n	80031f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031e2:	f7fd fe3d 	bl	8000e60 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b64      	cmp	r3, #100	; 0x64
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e0fd      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f4:	4b81      	ldr	r3, [pc, #516]	; (80033fc <HAL_RCC_OscConfig+0x4f8>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d0f0      	beq.n	80031e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d106      	bne.n	8003216 <HAL_RCC_OscConfig+0x312>
 8003208:	4b7b      	ldr	r3, [pc, #492]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	4a7a      	ldr	r2, [pc, #488]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800320e:	f043 0301 	orr.w	r3, r3, #1
 8003212:	6213      	str	r3, [r2, #32]
 8003214:	e02d      	b.n	8003272 <HAL_RCC_OscConfig+0x36e>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10c      	bne.n	8003238 <HAL_RCC_OscConfig+0x334>
 800321e:	4b76      	ldr	r3, [pc, #472]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003220:	6a1b      	ldr	r3, [r3, #32]
 8003222:	4a75      	ldr	r2, [pc, #468]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003224:	f023 0301 	bic.w	r3, r3, #1
 8003228:	6213      	str	r3, [r2, #32]
 800322a:	4b73      	ldr	r3, [pc, #460]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800322c:	6a1b      	ldr	r3, [r3, #32]
 800322e:	4a72      	ldr	r2, [pc, #456]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003230:	f023 0304 	bic.w	r3, r3, #4
 8003234:	6213      	str	r3, [r2, #32]
 8003236:	e01c      	b.n	8003272 <HAL_RCC_OscConfig+0x36e>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	2b05      	cmp	r3, #5
 800323e:	d10c      	bne.n	800325a <HAL_RCC_OscConfig+0x356>
 8003240:	4b6d      	ldr	r3, [pc, #436]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	4a6c      	ldr	r2, [pc, #432]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003246:	f043 0304 	orr.w	r3, r3, #4
 800324a:	6213      	str	r3, [r2, #32]
 800324c:	4b6a      	ldr	r3, [pc, #424]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	4a69      	ldr	r2, [pc, #420]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003252:	f043 0301 	orr.w	r3, r3, #1
 8003256:	6213      	str	r3, [r2, #32]
 8003258:	e00b      	b.n	8003272 <HAL_RCC_OscConfig+0x36e>
 800325a:	4b67      	ldr	r3, [pc, #412]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	4a66      	ldr	r2, [pc, #408]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003260:	f023 0301 	bic.w	r3, r3, #1
 8003264:	6213      	str	r3, [r2, #32]
 8003266:	4b64      	ldr	r3, [pc, #400]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	4a63      	ldr	r2, [pc, #396]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800326c:	f023 0304 	bic.w	r3, r3, #4
 8003270:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d015      	beq.n	80032a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800327a:	f7fd fdf1 	bl	8000e60 <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003280:	e00a      	b.n	8003298 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003282:	f7fd fded 	bl	8000e60 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003290:	4293      	cmp	r3, r2
 8003292:	d901      	bls.n	8003298 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e0ab      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003298:	4b57      	ldr	r3, [pc, #348]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	f003 0302 	and.w	r3, r3, #2
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0ee      	beq.n	8003282 <HAL_RCC_OscConfig+0x37e>
 80032a4:	e014      	b.n	80032d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a6:	f7fd fddb 	bl	8000e60 <HAL_GetTick>
 80032aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032ac:	e00a      	b.n	80032c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ae:	f7fd fdd7 	bl	8000e60 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032bc:	4293      	cmp	r3, r2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e095      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032c4:	4b4c      	ldr	r3, [pc, #304]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80032c6:	6a1b      	ldr	r3, [r3, #32]
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1ee      	bne.n	80032ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032d0:	7dfb      	ldrb	r3, [r7, #23]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d105      	bne.n	80032e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d6:	4b48      	ldr	r3, [pc, #288]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	4a47      	ldr	r2, [pc, #284]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80032dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	69db      	ldr	r3, [r3, #28]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f000 8081 	beq.w	80033ee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032ec:	4b42      	ldr	r3, [pc, #264]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 030c 	and.w	r3, r3, #12
 80032f4:	2b08      	cmp	r3, #8
 80032f6:	d061      	beq.n	80033bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	69db      	ldr	r3, [r3, #28]
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d146      	bne.n	800338e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003300:	4b3f      	ldr	r3, [pc, #252]	; (8003400 <HAL_RCC_OscConfig+0x4fc>)
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003306:	f7fd fdab 	bl	8000e60 <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330e:	f7fd fda7 	bl	8000e60 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e067      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003320:	4b35      	ldr	r3, [pc, #212]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1f0      	bne.n	800330e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a1b      	ldr	r3, [r3, #32]
 8003330:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003334:	d108      	bne.n	8003348 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003336:	4b30      	ldr	r3, [pc, #192]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	492d      	ldr	r1, [pc, #180]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003344:	4313      	orrs	r3, r2
 8003346:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003348:	4b2b      	ldr	r3, [pc, #172]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a19      	ldr	r1, [r3, #32]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003358:	430b      	orrs	r3, r1
 800335a:	4927      	ldr	r1, [pc, #156]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800335c:	4313      	orrs	r3, r2
 800335e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003360:	4b27      	ldr	r3, [pc, #156]	; (8003400 <HAL_RCC_OscConfig+0x4fc>)
 8003362:	2201      	movs	r2, #1
 8003364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003366:	f7fd fd7b 	bl	8000e60 <HAL_GetTick>
 800336a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800336c:	e008      	b.n	8003380 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800336e:	f7fd fd77 	bl	8000e60 <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	2b02      	cmp	r3, #2
 800337a:	d901      	bls.n	8003380 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e037      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003380:	4b1d      	ldr	r3, [pc, #116]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d0f0      	beq.n	800336e <HAL_RCC_OscConfig+0x46a>
 800338c:	e02f      	b.n	80033ee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800338e:	4b1c      	ldr	r3, [pc, #112]	; (8003400 <HAL_RCC_OscConfig+0x4fc>)
 8003390:	2200      	movs	r2, #0
 8003392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003394:	f7fd fd64 	bl	8000e60 <HAL_GetTick>
 8003398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800339c:	f7fd fd60 	bl	8000e60 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e020      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ae:	4b12      	ldr	r3, [pc, #72]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f0      	bne.n	800339c <HAL_RCC_OscConfig+0x498>
 80033ba:	e018      	b.n	80033ee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d101      	bne.n	80033c8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e013      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033c8:	4b0b      	ldr	r3, [pc, #44]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d106      	bne.n	80033ea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d001      	beq.n	80033ee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40021000 	.word	0x40021000
 80033fc:	40007000 	.word	0x40007000
 8003400:	42420060 	.word	0x42420060

08003404 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d101      	bne.n	8003418 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e0d0      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003418:	4b6a      	ldr	r3, [pc, #424]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0307 	and.w	r3, r3, #7
 8003420:	683a      	ldr	r2, [r7, #0]
 8003422:	429a      	cmp	r2, r3
 8003424:	d910      	bls.n	8003448 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003426:	4b67      	ldr	r3, [pc, #412]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f023 0207 	bic.w	r2, r3, #7
 800342e:	4965      	ldr	r1, [pc, #404]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	4313      	orrs	r3, r2
 8003434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003436:	4b63      	ldr	r3, [pc, #396]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0307 	and.w	r3, r3, #7
 800343e:	683a      	ldr	r2, [r7, #0]
 8003440:	429a      	cmp	r2, r3
 8003442:	d001      	beq.n	8003448 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e0b8      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d020      	beq.n	8003496 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b00      	cmp	r3, #0
 800345e:	d005      	beq.n	800346c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003460:	4b59      	ldr	r3, [pc, #356]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	4a58      	ldr	r2, [pc, #352]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800346a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0308 	and.w	r3, r3, #8
 8003474:	2b00      	cmp	r3, #0
 8003476:	d005      	beq.n	8003484 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003478:	4b53      	ldr	r3, [pc, #332]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	4a52      	ldr	r2, [pc, #328]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800347e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003482:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003484:	4b50      	ldr	r3, [pc, #320]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	494d      	ldr	r1, [pc, #308]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003492:	4313      	orrs	r3, r2
 8003494:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d040      	beq.n	8003524 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d107      	bne.n	80034ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034aa:	4b47      	ldr	r3, [pc, #284]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d115      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e07f      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d107      	bne.n	80034d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034c2:	4b41      	ldr	r3, [pc, #260]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d109      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e073      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034d2:	4b3d      	ldr	r3, [pc, #244]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e06b      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034e2:	4b39      	ldr	r3, [pc, #228]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f023 0203 	bic.w	r2, r3, #3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	4936      	ldr	r1, [pc, #216]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034f4:	f7fd fcb4 	bl	8000e60 <HAL_GetTick>
 80034f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034fa:	e00a      	b.n	8003512 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034fc:	f7fd fcb0 	bl	8000e60 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	f241 3288 	movw	r2, #5000	; 0x1388
 800350a:	4293      	cmp	r3, r2
 800350c:	d901      	bls.n	8003512 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e053      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003512:	4b2d      	ldr	r3, [pc, #180]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f003 020c 	and.w	r2, r3, #12
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	429a      	cmp	r2, r3
 8003522:	d1eb      	bne.n	80034fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003524:	4b27      	ldr	r3, [pc, #156]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	429a      	cmp	r2, r3
 8003530:	d210      	bcs.n	8003554 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003532:	4b24      	ldr	r3, [pc, #144]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f023 0207 	bic.w	r2, r3, #7
 800353a:	4922      	ldr	r1, [pc, #136]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	4313      	orrs	r3, r2
 8003540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003542:	4b20      	ldr	r3, [pc, #128]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0307 	and.w	r3, r3, #7
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	429a      	cmp	r2, r3
 800354e:	d001      	beq.n	8003554 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e032      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	2b00      	cmp	r3, #0
 800355e:	d008      	beq.n	8003572 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003560:	4b19      	ldr	r3, [pc, #100]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	4916      	ldr	r1, [pc, #88]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800356e:	4313      	orrs	r3, r2
 8003570:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0308 	and.w	r3, r3, #8
 800357a:	2b00      	cmp	r3, #0
 800357c:	d009      	beq.n	8003592 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800357e:	4b12      	ldr	r3, [pc, #72]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	00db      	lsls	r3, r3, #3
 800358c:	490e      	ldr	r1, [pc, #56]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800358e:	4313      	orrs	r3, r2
 8003590:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003592:	f000 f821 	bl	80035d8 <HAL_RCC_GetSysClockFreq>
 8003596:	4601      	mov	r1, r0
 8003598:	4b0b      	ldr	r3, [pc, #44]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	091b      	lsrs	r3, r3, #4
 800359e:	f003 030f 	and.w	r3, r3, #15
 80035a2:	4a0a      	ldr	r2, [pc, #40]	; (80035cc <HAL_RCC_ClockConfig+0x1c8>)
 80035a4:	5cd3      	ldrb	r3, [r2, r3]
 80035a6:	fa21 f303 	lsr.w	r3, r1, r3
 80035aa:	4a09      	ldr	r2, [pc, #36]	; (80035d0 <HAL_RCC_ClockConfig+0x1cc>)
 80035ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035ae:	4b09      	ldr	r3, [pc, #36]	; (80035d4 <HAL_RCC_ClockConfig+0x1d0>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7fd fc12 	bl	8000ddc <HAL_InitTick>

  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	40022000 	.word	0x40022000
 80035c8:	40021000 	.word	0x40021000
 80035cc:	08008b64 	.word	0x08008b64
 80035d0:	20000000 	.word	0x20000000
 80035d4:	20000004 	.word	0x20000004

080035d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035d8:	b490      	push	{r4, r7}
 80035da:	b08a      	sub	sp, #40	; 0x28
 80035dc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80035de:	4b2a      	ldr	r3, [pc, #168]	; (8003688 <HAL_RCC_GetSysClockFreq+0xb0>)
 80035e0:	1d3c      	adds	r4, r7, #4
 80035e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80035e8:	4b28      	ldr	r3, [pc, #160]	; (800368c <HAL_RCC_GetSysClockFreq+0xb4>)
 80035ea:	881b      	ldrh	r3, [r3, #0]
 80035ec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035ee:	2300      	movs	r3, #0
 80035f0:	61fb      	str	r3, [r7, #28]
 80035f2:	2300      	movs	r3, #0
 80035f4:	61bb      	str	r3, [r7, #24]
 80035f6:	2300      	movs	r3, #0
 80035f8:	627b      	str	r3, [r7, #36]	; 0x24
 80035fa:	2300      	movs	r3, #0
 80035fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80035fe:	2300      	movs	r3, #0
 8003600:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003602:	4b23      	ldr	r3, [pc, #140]	; (8003690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f003 030c 	and.w	r3, r3, #12
 800360e:	2b04      	cmp	r3, #4
 8003610:	d002      	beq.n	8003618 <HAL_RCC_GetSysClockFreq+0x40>
 8003612:	2b08      	cmp	r3, #8
 8003614:	d003      	beq.n	800361e <HAL_RCC_GetSysClockFreq+0x46>
 8003616:	e02d      	b.n	8003674 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003618:	4b1e      	ldr	r3, [pc, #120]	; (8003694 <HAL_RCC_GetSysClockFreq+0xbc>)
 800361a:	623b      	str	r3, [r7, #32]
      break;
 800361c:	e02d      	b.n	800367a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	0c9b      	lsrs	r3, r3, #18
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800362a:	4413      	add	r3, r2
 800362c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003630:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d013      	beq.n	8003664 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800363c:	4b14      	ldr	r3, [pc, #80]	; (8003690 <HAL_RCC_GetSysClockFreq+0xb8>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	0c5b      	lsrs	r3, r3, #17
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800364a:	4413      	add	r3, r2
 800364c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003650:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	4a0f      	ldr	r2, [pc, #60]	; (8003694 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003656:	fb02 f203 	mul.w	r2, r2, r3
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003660:	627b      	str	r3, [r7, #36]	; 0x24
 8003662:	e004      	b.n	800366e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	4a0c      	ldr	r2, [pc, #48]	; (8003698 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003668:	fb02 f303 	mul.w	r3, r2, r3
 800366c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800366e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003670:	623b      	str	r3, [r7, #32]
      break;
 8003672:	e002      	b.n	800367a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003674:	4b09      	ldr	r3, [pc, #36]	; (800369c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003676:	623b      	str	r3, [r7, #32]
      break;
 8003678:	bf00      	nop
    }
  }
  return sysclockfreq;
 800367a:	6a3b      	ldr	r3, [r7, #32]
}
 800367c:	4618      	mov	r0, r3
 800367e:	3728      	adds	r7, #40	; 0x28
 8003680:	46bd      	mov	sp, r7
 8003682:	bc90      	pop	{r4, r7}
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	08008b08 	.word	0x08008b08
 800368c:	08008b18 	.word	0x08008b18
 8003690:	40021000 	.word	0x40021000
 8003694:	00f42400 	.word	0x00f42400
 8003698:	003d0900 	.word	0x003d0900
 800369c:	007a1200 	.word	0x007a1200

080036a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036a0:	b480      	push	{r7}
 80036a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036a4:	4b02      	ldr	r3, [pc, #8]	; (80036b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80036a6:	681b      	ldr	r3, [r3, #0]
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bc80      	pop	{r7}
 80036ae:	4770      	bx	lr
 80036b0:	20000000 	.word	0x20000000

080036b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036b8:	f7ff fff2 	bl	80036a0 <HAL_RCC_GetHCLKFreq>
 80036bc:	4601      	mov	r1, r0
 80036be:	4b05      	ldr	r3, [pc, #20]	; (80036d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	0a1b      	lsrs	r3, r3, #8
 80036c4:	f003 0307 	and.w	r3, r3, #7
 80036c8:	4a03      	ldr	r2, [pc, #12]	; (80036d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036ca:	5cd3      	ldrb	r3, [r2, r3]
 80036cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40021000 	.word	0x40021000
 80036d8:	08008b74 	.word	0x08008b74

080036dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036e0:	f7ff ffde 	bl	80036a0 <HAL_RCC_GetHCLKFreq>
 80036e4:	4601      	mov	r1, r0
 80036e6:	4b05      	ldr	r3, [pc, #20]	; (80036fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	0adb      	lsrs	r3, r3, #11
 80036ec:	f003 0307 	and.w	r3, r3, #7
 80036f0:	4a03      	ldr	r2, [pc, #12]	; (8003700 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036f2:	5cd3      	ldrb	r3, [r2, r3]
 80036f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	40021000 	.word	0x40021000
 8003700:	08008b74 	.word	0x08008b74

08003704 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800370c:	4b0a      	ldr	r3, [pc, #40]	; (8003738 <RCC_Delay+0x34>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a0a      	ldr	r2, [pc, #40]	; (800373c <RCC_Delay+0x38>)
 8003712:	fba2 2303 	umull	r2, r3, r2, r3
 8003716:	0a5b      	lsrs	r3, r3, #9
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	fb02 f303 	mul.w	r3, r2, r3
 800371e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003720:	bf00      	nop
  }
  while (Delay --);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	1e5a      	subs	r2, r3, #1
 8003726:	60fa      	str	r2, [r7, #12]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1f9      	bne.n	8003720 <RCC_Delay+0x1c>
}
 800372c:	bf00      	nop
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	bc80      	pop	{r7}
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	20000000 	.word	0x20000000
 800373c:	10624dd3 	.word	0x10624dd3

08003740 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003748:	2300      	movs	r3, #0
 800374a:	613b      	str	r3, [r7, #16]
 800374c:	2300      	movs	r3, #0
 800374e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b00      	cmp	r3, #0
 800375a:	d07d      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800375c:	2300      	movs	r3, #0
 800375e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003760:	4b4f      	ldr	r3, [pc, #316]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003762:	69db      	ldr	r3, [r3, #28]
 8003764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10d      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800376c:	4b4c      	ldr	r3, [pc, #304]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800376e:	69db      	ldr	r3, [r3, #28]
 8003770:	4a4b      	ldr	r2, [pc, #300]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003772:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003776:	61d3      	str	r3, [r2, #28]
 8003778:	4b49      	ldr	r3, [pc, #292]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800377a:	69db      	ldr	r3, [r3, #28]
 800377c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003780:	60bb      	str	r3, [r7, #8]
 8003782:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003784:	2301      	movs	r3, #1
 8003786:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003788:	4b46      	ldr	r3, [pc, #280]	; (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003790:	2b00      	cmp	r3, #0
 8003792:	d118      	bne.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003794:	4b43      	ldr	r3, [pc, #268]	; (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a42      	ldr	r2, [pc, #264]	; (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800379a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800379e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037a0:	f7fd fb5e 	bl	8000e60 <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a6:	e008      	b.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037a8:	f7fd fb5a 	bl	8000e60 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b64      	cmp	r3, #100	; 0x64
 80037b4:	d901      	bls.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e06d      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ba:	4b3a      	ldr	r3, [pc, #232]	; (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d0f0      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037c6:	4b36      	ldr	r3, [pc, #216]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ce:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d02e      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d027      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037e4:	4b2e      	ldr	r3, [pc, #184]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037ec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037ee:	4b2e      	ldr	r3, [pc, #184]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037f0:	2201      	movs	r2, #1
 80037f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037f4:	4b2c      	ldr	r3, [pc, #176]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037fa:	4a29      	ldr	r2, [pc, #164]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	2b00      	cmp	r3, #0
 8003808:	d014      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380a:	f7fd fb29 	bl	8000e60 <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003810:	e00a      	b.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003812:	f7fd fb25 	bl	8000e60 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003820:	4293      	cmp	r3, r2
 8003822:	d901      	bls.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e036      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003828:	4b1d      	ldr	r3, [pc, #116]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d0ee      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003834:	4b1a      	ldr	r3, [pc, #104]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	4917      	ldr	r1, [pc, #92]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003842:	4313      	orrs	r3, r2
 8003844:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003846:	7dfb      	ldrb	r3, [r7, #23]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d105      	bne.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800384c:	4b14      	ldr	r3, [pc, #80]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800384e:	69db      	ldr	r3, [r3, #28]
 8003850:	4a13      	ldr	r2, [pc, #76]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003852:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003856:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d008      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003864:	4b0e      	ldr	r3, [pc, #56]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	490b      	ldr	r1, [pc, #44]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003872:	4313      	orrs	r3, r2
 8003874:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0310 	and.w	r3, r3, #16
 800387e:	2b00      	cmp	r3, #0
 8003880:	d008      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003882:	4b07      	ldr	r3, [pc, #28]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	4904      	ldr	r1, [pc, #16]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003890:	4313      	orrs	r3, r2
 8003892:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3718      	adds	r7, #24
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	40021000 	.word	0x40021000
 80038a4:	40007000 	.word	0x40007000
 80038a8:	42420440 	.word	0x42420440

080038ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e041      	b.n	8003942 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d106      	bne.n	80038d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7fd f8d0 	bl	8000a78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2202      	movs	r2, #2
 80038dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	3304      	adds	r3, #4
 80038e8:	4619      	mov	r1, r3
 80038ea:	4610      	mov	r0, r2
 80038ec:	f000 fb8a 	bl	8004004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}

0800394a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800394a:	b580      	push	{r7, lr}
 800394c:	b082      	sub	sp, #8
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e041      	b.n	80039e0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b00      	cmp	r3, #0
 8003966:	d106      	bne.n	8003976 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f000 f839 	bl	80039e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2202      	movs	r2, #2
 800397a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	3304      	adds	r3, #4
 8003986:	4619      	mov	r1, r3
 8003988:	4610      	mov	r0, r2
 800398a:	f000 fb3b 	bl	8004004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2201      	movs	r2, #1
 8003992:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2201      	movs	r2, #1
 80039da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3708      	adds	r7, #8
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b083      	sub	sp, #12
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80039f0:	bf00      	nop
 80039f2:	370c      	adds	r7, #12
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bc80      	pop	{r7}
 80039f8:	4770      	bx	lr
	...

080039fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d109      	bne.n	8003a20 <HAL_TIM_PWM_Start+0x24>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	bf14      	ite	ne
 8003a18:	2301      	movne	r3, #1
 8003a1a:	2300      	moveq	r3, #0
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	e022      	b.n	8003a66 <HAL_TIM_PWM_Start+0x6a>
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	2b04      	cmp	r3, #4
 8003a24:	d109      	bne.n	8003a3a <HAL_TIM_PWM_Start+0x3e>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	bf14      	ite	ne
 8003a32:	2301      	movne	r3, #1
 8003a34:	2300      	moveq	r3, #0
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	e015      	b.n	8003a66 <HAL_TIM_PWM_Start+0x6a>
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	2b08      	cmp	r3, #8
 8003a3e:	d109      	bne.n	8003a54 <HAL_TIM_PWM_Start+0x58>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	bf14      	ite	ne
 8003a4c:	2301      	movne	r3, #1
 8003a4e:	2300      	moveq	r3, #0
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	e008      	b.n	8003a66 <HAL_TIM_PWM_Start+0x6a>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	bf14      	ite	ne
 8003a60:	2301      	movne	r3, #1
 8003a62:	2300      	moveq	r3, #0
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e05e      	b.n	8003b2c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d104      	bne.n	8003a7e <HAL_TIM_PWM_Start+0x82>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2202      	movs	r2, #2
 8003a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a7c:	e013      	b.n	8003aa6 <HAL_TIM_PWM_Start+0xaa>
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	2b04      	cmp	r3, #4
 8003a82:	d104      	bne.n	8003a8e <HAL_TIM_PWM_Start+0x92>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2202      	movs	r2, #2
 8003a88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a8c:	e00b      	b.n	8003aa6 <HAL_TIM_PWM_Start+0xaa>
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	2b08      	cmp	r3, #8
 8003a92:	d104      	bne.n	8003a9e <HAL_TIM_PWM_Start+0xa2>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2202      	movs	r2, #2
 8003a98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a9c:	e003      	b.n	8003aa6 <HAL_TIM_PWM_Start+0xaa>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2202      	movs	r2, #2
 8003aa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	6839      	ldr	r1, [r7, #0]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f000 fe35 	bl	800471e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a1e      	ldr	r2, [pc, #120]	; (8003b34 <HAL_TIM_PWM_Start+0x138>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d107      	bne.n	8003ace <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003acc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a18      	ldr	r2, [pc, #96]	; (8003b34 <HAL_TIM_PWM_Start+0x138>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d00e      	beq.n	8003af6 <HAL_TIM_PWM_Start+0xfa>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ae0:	d009      	beq.n	8003af6 <HAL_TIM_PWM_Start+0xfa>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a14      	ldr	r2, [pc, #80]	; (8003b38 <HAL_TIM_PWM_Start+0x13c>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d004      	beq.n	8003af6 <HAL_TIM_PWM_Start+0xfa>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a12      	ldr	r2, [pc, #72]	; (8003b3c <HAL_TIM_PWM_Start+0x140>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d111      	bne.n	8003b1a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2b06      	cmp	r3, #6
 8003b06:	d010      	beq.n	8003b2a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f042 0201 	orr.w	r2, r2, #1
 8003b16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b18:	e007      	b.n	8003b2a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f042 0201 	orr.w	r2, r2, #1
 8003b28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3710      	adds	r7, #16
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40012c00 	.word	0x40012c00
 8003b38:	40000400 	.word	0x40000400
 8003b3c:	40000800 	.word	0x40000800

08003b40 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e041      	b.n	8003bd6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d106      	bne.n	8003b6c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 f839 	bl	8003bde <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4610      	mov	r0, r2
 8003b80:	f000 fa40 	bl	8004004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3708      	adds	r7, #8
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bc80      	pop	{r7}
 8003bee:	4770      	bx	lr

08003bf0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d101      	bne.n	8003c0a <HAL_TIM_IC_ConfigChannel+0x1a>
 8003c06:	2302      	movs	r3, #2
 8003c08:	e082      	b.n	8003d10 <HAL_TIM_IC_ConfigChannel+0x120>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d11b      	bne.n	8003c50 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6818      	ldr	r0, [r3, #0]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	6819      	ldr	r1, [r3, #0]
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	685a      	ldr	r2, [r3, #4]
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	f000 fbd6 	bl	80043d8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	699a      	ldr	r2, [r3, #24]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f022 020c 	bic.w	r2, r2, #12
 8003c3a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6999      	ldr	r1, [r3, #24]
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	689a      	ldr	r2, [r3, #8]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	619a      	str	r2, [r3, #24]
 8003c4e:	e05a      	b.n	8003d06 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2b04      	cmp	r3, #4
 8003c54:	d11c      	bne.n	8003c90 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6818      	ldr	r0, [r3, #0]
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	6819      	ldr	r1, [r3, #0]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	685a      	ldr	r2, [r3, #4]
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	f000 fc3f 	bl	80044e8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	699a      	ldr	r2, [r3, #24]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003c78:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	6999      	ldr	r1, [r3, #24]
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	021a      	lsls	r2, r3, #8
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	619a      	str	r2, [r3, #24]
 8003c8e:	e03a      	b.n	8003d06 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2b08      	cmp	r3, #8
 8003c94:	d11b      	bne.n	8003cce <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6818      	ldr	r0, [r3, #0]
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	6819      	ldr	r1, [r3, #0]
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	f000 fc8a 	bl	80045be <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	69da      	ldr	r2, [r3, #28]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 020c 	bic.w	r2, r2, #12
 8003cb8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	69d9      	ldr	r1, [r3, #28]
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	61da      	str	r2, [r3, #28]
 8003ccc:	e01b      	b.n	8003d06 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6818      	ldr	r0, [r3, #0]
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	6819      	ldr	r1, [r3, #0]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	685a      	ldr	r2, [r3, #4]
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	f000 fca9 	bl	8004634 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	69da      	ldr	r2, [r3, #28]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003cf0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	69d9      	ldr	r1, [r3, #28]
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	021a      	lsls	r2, r3, #8
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	430a      	orrs	r2, r1
 8003d04:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3710      	adds	r7, #16
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d101      	bne.n	8003d32 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003d2e:	2302      	movs	r3, #2
 8003d30:	e0ac      	b.n	8003e8c <HAL_TIM_PWM_ConfigChannel+0x174>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2b0c      	cmp	r3, #12
 8003d3e:	f200 809f 	bhi.w	8003e80 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003d42:	a201      	add	r2, pc, #4	; (adr r2, 8003d48 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d48:	08003d7d 	.word	0x08003d7d
 8003d4c:	08003e81 	.word	0x08003e81
 8003d50:	08003e81 	.word	0x08003e81
 8003d54:	08003e81 	.word	0x08003e81
 8003d58:	08003dbd 	.word	0x08003dbd
 8003d5c:	08003e81 	.word	0x08003e81
 8003d60:	08003e81 	.word	0x08003e81
 8003d64:	08003e81 	.word	0x08003e81
 8003d68:	08003dff 	.word	0x08003dff
 8003d6c:	08003e81 	.word	0x08003e81
 8003d70:	08003e81 	.word	0x08003e81
 8003d74:	08003e81 	.word	0x08003e81
 8003d78:	08003e3f 	.word	0x08003e3f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68b9      	ldr	r1, [r7, #8]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 f9a0 	bl	80040c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	699a      	ldr	r2, [r3, #24]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f042 0208 	orr.w	r2, r2, #8
 8003d96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	699a      	ldr	r2, [r3, #24]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 0204 	bic.w	r2, r2, #4
 8003da6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6999      	ldr	r1, [r3, #24]
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	691a      	ldr	r2, [r3, #16]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	430a      	orrs	r2, r1
 8003db8:	619a      	str	r2, [r3, #24]
      break;
 8003dba:	e062      	b.n	8003e82 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68b9      	ldr	r1, [r7, #8]
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f000 f9e6 	bl	8004194 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	699a      	ldr	r2, [r3, #24]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	699a      	ldr	r2, [r3, #24]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003de6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	6999      	ldr	r1, [r3, #24]
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	021a      	lsls	r2, r3, #8
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	619a      	str	r2, [r3, #24]
      break;
 8003dfc:	e041      	b.n	8003e82 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68b9      	ldr	r1, [r7, #8]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f000 fa2f 	bl	8004268 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	69da      	ldr	r2, [r3, #28]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f042 0208 	orr.w	r2, r2, #8
 8003e18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	69da      	ldr	r2, [r3, #28]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 0204 	bic.w	r2, r2, #4
 8003e28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	69d9      	ldr	r1, [r3, #28]
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	691a      	ldr	r2, [r3, #16]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	61da      	str	r2, [r3, #28]
      break;
 8003e3c:	e021      	b.n	8003e82 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68b9      	ldr	r1, [r7, #8]
 8003e44:	4618      	mov	r0, r3
 8003e46:	f000 fa79 	bl	800433c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	69da      	ldr	r2, [r3, #28]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	69da      	ldr	r2, [r3, #28]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	69d9      	ldr	r1, [r3, #28]
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	691b      	ldr	r3, [r3, #16]
 8003e74:	021a      	lsls	r2, r3, #8
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	61da      	str	r2, [r3, #28]
      break;
 8003e7e:	e000      	b.n	8003e82 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003e80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3710      	adds	r7, #16
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d101      	bne.n	8003eac <HAL_TIM_ConfigClockSource+0x18>
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	e0a6      	b.n	8003ffa <HAL_TIM_ConfigClockSource+0x166>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003eca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ed2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2b40      	cmp	r3, #64	; 0x40
 8003ee2:	d067      	beq.n	8003fb4 <HAL_TIM_ConfigClockSource+0x120>
 8003ee4:	2b40      	cmp	r3, #64	; 0x40
 8003ee6:	d80b      	bhi.n	8003f00 <HAL_TIM_ConfigClockSource+0x6c>
 8003ee8:	2b10      	cmp	r3, #16
 8003eea:	d073      	beq.n	8003fd4 <HAL_TIM_ConfigClockSource+0x140>
 8003eec:	2b10      	cmp	r3, #16
 8003eee:	d802      	bhi.n	8003ef6 <HAL_TIM_ConfigClockSource+0x62>
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d06f      	beq.n	8003fd4 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003ef4:	e078      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003ef6:	2b20      	cmp	r3, #32
 8003ef8:	d06c      	beq.n	8003fd4 <HAL_TIM_ConfigClockSource+0x140>
 8003efa:	2b30      	cmp	r3, #48	; 0x30
 8003efc:	d06a      	beq.n	8003fd4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003efe:	e073      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003f00:	2b70      	cmp	r3, #112	; 0x70
 8003f02:	d00d      	beq.n	8003f20 <HAL_TIM_ConfigClockSource+0x8c>
 8003f04:	2b70      	cmp	r3, #112	; 0x70
 8003f06:	d804      	bhi.n	8003f12 <HAL_TIM_ConfigClockSource+0x7e>
 8003f08:	2b50      	cmp	r3, #80	; 0x50
 8003f0a:	d033      	beq.n	8003f74 <HAL_TIM_ConfigClockSource+0xe0>
 8003f0c:	2b60      	cmp	r3, #96	; 0x60
 8003f0e:	d041      	beq.n	8003f94 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003f10:	e06a      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003f12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f16:	d066      	beq.n	8003fe6 <HAL_TIM_ConfigClockSource+0x152>
 8003f18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f1c:	d017      	beq.n	8003f4e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003f1e:	e063      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6818      	ldr	r0, [r3, #0]
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	6899      	ldr	r1, [r3, #8]
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	f000 fbd6 	bl	80046e0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f42:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	609a      	str	r2, [r3, #8]
      break;
 8003f4c:	e04c      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6818      	ldr	r0, [r3, #0]
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	6899      	ldr	r1, [r3, #8]
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	f000 fbbf 	bl	80046e0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	689a      	ldr	r2, [r3, #8]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f70:	609a      	str	r2, [r3, #8]
      break;
 8003f72:	e039      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6818      	ldr	r0, [r3, #0]
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	6859      	ldr	r1, [r3, #4]
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	461a      	mov	r2, r3
 8003f82:	f000 fa83 	bl	800448c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2150      	movs	r1, #80	; 0x50
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f000 fb8d 	bl	80046ac <TIM_ITRx_SetConfig>
      break;
 8003f92:	e029      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6818      	ldr	r0, [r3, #0]
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	6859      	ldr	r1, [r3, #4]
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	f000 fadd 	bl	8004560 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2160      	movs	r1, #96	; 0x60
 8003fac:	4618      	mov	r0, r3
 8003fae:	f000 fb7d 	bl	80046ac <TIM_ITRx_SetConfig>
      break;
 8003fb2:	e019      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6818      	ldr	r0, [r3, #0]
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	6859      	ldr	r1, [r3, #4]
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	f000 fa63 	bl	800448c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2140      	movs	r1, #64	; 0x40
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f000 fb6d 	bl	80046ac <TIM_ITRx_SetConfig>
      break;
 8003fd2:	e009      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4619      	mov	r1, r3
 8003fde:	4610      	mov	r0, r2
 8003fe0:	f000 fb64 	bl	80046ac <TIM_ITRx_SetConfig>
        break;
 8003fe4:	e000      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003fe6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
	...

08004004 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a29      	ldr	r2, [pc, #164]	; (80040bc <TIM_Base_SetConfig+0xb8>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d00b      	beq.n	8004034 <TIM_Base_SetConfig+0x30>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004022:	d007      	beq.n	8004034 <TIM_Base_SetConfig+0x30>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a26      	ldr	r2, [pc, #152]	; (80040c0 <TIM_Base_SetConfig+0xbc>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d003      	beq.n	8004034 <TIM_Base_SetConfig+0x30>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a25      	ldr	r2, [pc, #148]	; (80040c4 <TIM_Base_SetConfig+0xc0>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d108      	bne.n	8004046 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800403a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a1c      	ldr	r2, [pc, #112]	; (80040bc <TIM_Base_SetConfig+0xb8>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d00b      	beq.n	8004066 <TIM_Base_SetConfig+0x62>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004054:	d007      	beq.n	8004066 <TIM_Base_SetConfig+0x62>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a19      	ldr	r2, [pc, #100]	; (80040c0 <TIM_Base_SetConfig+0xbc>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d003      	beq.n	8004066 <TIM_Base_SetConfig+0x62>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a18      	ldr	r2, [pc, #96]	; (80040c4 <TIM_Base_SetConfig+0xc0>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d108      	bne.n	8004078 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800406c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	4313      	orrs	r3, r2
 8004076:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	4313      	orrs	r3, r2
 8004084:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68fa      	ldr	r2, [r7, #12]
 800408a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	689a      	ldr	r2, [r3, #8]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a07      	ldr	r2, [pc, #28]	; (80040bc <TIM_Base_SetConfig+0xb8>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d103      	bne.n	80040ac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	691a      	ldr	r2, [r3, #16]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	615a      	str	r2, [r3, #20]
}
 80040b2:	bf00      	nop
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr
 80040bc:	40012c00 	.word	0x40012c00
 80040c0:	40000400 	.word	0x40000400
 80040c4:	40000800 	.word	0x40000800

080040c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b087      	sub	sp, #28
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a1b      	ldr	r3, [r3, #32]
 80040d6:	f023 0201 	bic.w	r2, r3, #1
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f023 0303 	bic.w	r3, r3, #3
 80040fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	4313      	orrs	r3, r2
 8004108:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f023 0302 	bic.w	r3, r3, #2
 8004110:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a1c      	ldr	r2, [pc, #112]	; (8004190 <TIM_OC1_SetConfig+0xc8>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d10c      	bne.n	800413e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	f023 0308 	bic.w	r3, r3, #8
 800412a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	4313      	orrs	r3, r2
 8004134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	f023 0304 	bic.w	r3, r3, #4
 800413c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a13      	ldr	r2, [pc, #76]	; (8004190 <TIM_OC1_SetConfig+0xc8>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d111      	bne.n	800416a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800414c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004154:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	4313      	orrs	r3, r2
 800415e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	4313      	orrs	r3, r2
 8004168:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	685a      	ldr	r2, [r3, #4]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	621a      	str	r2, [r3, #32]
}
 8004184:	bf00      	nop
 8004186:	371c      	adds	r7, #28
 8004188:	46bd      	mov	sp, r7
 800418a:	bc80      	pop	{r7}
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	40012c00 	.word	0x40012c00

08004194 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	f023 0210 	bic.w	r2, r3, #16
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	021b      	lsls	r3, r3, #8
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	f023 0320 	bic.w	r3, r3, #32
 80041de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	011b      	lsls	r3, r3, #4
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a1d      	ldr	r2, [pc, #116]	; (8004264 <TIM_OC2_SetConfig+0xd0>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d10d      	bne.n	8004210 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	011b      	lsls	r3, r3, #4
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	4313      	orrs	r3, r2
 8004206:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800420e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a14      	ldr	r2, [pc, #80]	; (8004264 <TIM_OC2_SetConfig+0xd0>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d113      	bne.n	8004240 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800421e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004226:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	4313      	orrs	r3, r2
 8004232:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	4313      	orrs	r3, r2
 800423e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	697a      	ldr	r2, [r7, #20]
 8004258:	621a      	str	r2, [r3, #32]
}
 800425a:	bf00      	nop
 800425c:	371c      	adds	r7, #28
 800425e:	46bd      	mov	sp, r7
 8004260:	bc80      	pop	{r7}
 8004262:	4770      	bx	lr
 8004264:	40012c00 	.word	0x40012c00

08004268 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004268:	b480      	push	{r7}
 800426a:	b087      	sub	sp, #28
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a1b      	ldr	r3, [r3, #32]
 8004282:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	69db      	ldr	r3, [r3, #28]
 800428e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f023 0303 	bic.w	r3, r3, #3
 800429e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	68fa      	ldr	r2, [r7, #12]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	021b      	lsls	r3, r3, #8
 80042b8:	697a      	ldr	r2, [r7, #20]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a1d      	ldr	r2, [pc, #116]	; (8004338 <TIM_OC3_SetConfig+0xd0>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d10d      	bne.n	80042e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80042cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	021b      	lsls	r3, r3, #8
 80042d4:	697a      	ldr	r2, [r7, #20]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a14      	ldr	r2, [pc, #80]	; (8004338 <TIM_OC3_SetConfig+0xd0>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d113      	bne.n	8004312 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80042f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	695b      	ldr	r3, [r3, #20]
 80042fe:	011b      	lsls	r3, r3, #4
 8004300:	693a      	ldr	r2, [r7, #16]
 8004302:	4313      	orrs	r3, r2
 8004304:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	011b      	lsls	r3, r3, #4
 800430c:	693a      	ldr	r2, [r7, #16]
 800430e:	4313      	orrs	r3, r2
 8004310:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	693a      	ldr	r2, [r7, #16]
 8004316:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	685a      	ldr	r2, [r3, #4]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	697a      	ldr	r2, [r7, #20]
 800432a:	621a      	str	r2, [r3, #32]
}
 800432c:	bf00      	nop
 800432e:	371c      	adds	r7, #28
 8004330:	46bd      	mov	sp, r7
 8004332:	bc80      	pop	{r7}
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	40012c00 	.word	0x40012c00

0800433c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800433c:	b480      	push	{r7}
 800433e:	b087      	sub	sp, #28
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a1b      	ldr	r3, [r3, #32]
 800434a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	69db      	ldr	r3, [r3, #28]
 8004362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800436a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004372:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	021b      	lsls	r3, r3, #8
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	4313      	orrs	r3, r2
 800437e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004386:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	031b      	lsls	r3, r3, #12
 800438e:	693a      	ldr	r2, [r7, #16]
 8004390:	4313      	orrs	r3, r2
 8004392:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a0f      	ldr	r2, [pc, #60]	; (80043d4 <TIM_OC4_SetConfig+0x98>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d109      	bne.n	80043b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	019b      	lsls	r3, r3, #6
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	621a      	str	r2, [r3, #32]
}
 80043ca:	bf00      	nop
 80043cc:	371c      	adds	r7, #28
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bc80      	pop	{r7}
 80043d2:	4770      	bx	lr
 80043d4:	40012c00 	.word	0x40012c00

080043d8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80043d8:	b480      	push	{r7}
 80043da:	b087      	sub	sp, #28
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	607a      	str	r2, [r7, #4]
 80043e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	f023 0201 	bic.w	r2, r3, #1
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6a1b      	ldr	r3, [r3, #32]
 80043fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	4a1f      	ldr	r2, [pc, #124]	; (8004480 <TIM_TI1_SetConfig+0xa8>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d00b      	beq.n	800441e <TIM_TI1_SetConfig+0x46>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800440c:	d007      	beq.n	800441e <TIM_TI1_SetConfig+0x46>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	4a1c      	ldr	r2, [pc, #112]	; (8004484 <TIM_TI1_SetConfig+0xac>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d003      	beq.n	800441e <TIM_TI1_SetConfig+0x46>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	4a1b      	ldr	r2, [pc, #108]	; (8004488 <TIM_TI1_SetConfig+0xb0>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d101      	bne.n	8004422 <TIM_TI1_SetConfig+0x4a>
 800441e:	2301      	movs	r3, #1
 8004420:	e000      	b.n	8004424 <TIM_TI1_SetConfig+0x4c>
 8004422:	2300      	movs	r3, #0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d008      	beq.n	800443a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	f023 0303 	bic.w	r3, r3, #3
 800442e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4313      	orrs	r3, r2
 8004436:	617b      	str	r3, [r7, #20]
 8004438:	e003      	b.n	8004442 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	f043 0301 	orr.w	r3, r3, #1
 8004440:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004448:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	011b      	lsls	r3, r3, #4
 800444e:	b2db      	uxtb	r3, r3
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	4313      	orrs	r3, r2
 8004454:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	f023 030a 	bic.w	r3, r3, #10
 800445c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	f003 030a 	and.w	r3, r3, #10
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	4313      	orrs	r3, r2
 8004468:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	697a      	ldr	r2, [r7, #20]
 800446e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	621a      	str	r2, [r3, #32]
}
 8004476:	bf00      	nop
 8004478:	371c      	adds	r7, #28
 800447a:	46bd      	mov	sp, r7
 800447c:	bc80      	pop	{r7}
 800447e:	4770      	bx	lr
 8004480:	40012c00 	.word	0x40012c00
 8004484:	40000400 	.word	0x40000400
 8004488:	40000800 	.word	0x40000800

0800448c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6a1b      	ldr	r3, [r3, #32]
 800449c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	f023 0201 	bic.w	r2, r3, #1
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	011b      	lsls	r3, r3, #4
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4313      	orrs	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f023 030a 	bic.w	r3, r3, #10
 80044c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044ca:	697a      	ldr	r2, [r7, #20]
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	693a      	ldr	r2, [r7, #16]
 80044d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	697a      	ldr	r2, [r7, #20]
 80044dc:	621a      	str	r2, [r3, #32]
}
 80044de:	bf00      	nop
 80044e0:	371c      	adds	r7, #28
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bc80      	pop	{r7}
 80044e6:	4770      	bx	lr

080044e8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b087      	sub	sp, #28
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
 80044f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	f023 0210 	bic.w	r2, r3, #16
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	699b      	ldr	r3, [r3, #24]
 8004506:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6a1b      	ldr	r3, [r3, #32]
 800450c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004514:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	021b      	lsls	r3, r3, #8
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	4313      	orrs	r3, r2
 800451e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004526:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	031b      	lsls	r3, r3, #12
 800452c:	b29b      	uxth	r3, r3
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	4313      	orrs	r3, r2
 8004532:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800453a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	011b      	lsls	r3, r3, #4
 8004540:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004544:	693a      	ldr	r2, [r7, #16]
 8004546:	4313      	orrs	r3, r2
 8004548:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	621a      	str	r2, [r3, #32]
}
 8004556:	bf00      	nop
 8004558:	371c      	adds	r7, #28
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr

08004560 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004560:	b480      	push	{r7}
 8004562:	b087      	sub	sp, #28
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	f023 0210 	bic.w	r2, r3, #16
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6a1b      	ldr	r3, [r3, #32]
 8004582:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800458a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	031b      	lsls	r3, r3, #12
 8004590:	697a      	ldr	r2, [r7, #20]
 8004592:	4313      	orrs	r3, r2
 8004594:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800459c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	011b      	lsls	r3, r3, #4
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	621a      	str	r2, [r3, #32]
}
 80045b4:	bf00      	nop
 80045b6:	371c      	adds	r7, #28
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bc80      	pop	{r7}
 80045bc:	4770      	bx	lr

080045be <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80045be:	b480      	push	{r7}
 80045c0:	b087      	sub	sp, #28
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	60f8      	str	r0, [r7, #12]
 80045c6:	60b9      	str	r1, [r7, #8]
 80045c8:	607a      	str	r2, [r7, #4]
 80045ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	69db      	ldr	r3, [r3, #28]
 80045dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	f023 0303 	bic.w	r3, r3, #3
 80045ea:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80045ec:	697a      	ldr	r2, [r7, #20]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045fa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	011b      	lsls	r3, r3, #4
 8004600:	b2db      	uxtb	r3, r3
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	4313      	orrs	r3, r2
 8004606:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800460e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	021b      	lsls	r3, r3, #8
 8004614:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004618:	693a      	ldr	r2, [r7, #16]
 800461a:	4313      	orrs	r3, r2
 800461c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	697a      	ldr	r2, [r7, #20]
 8004622:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	621a      	str	r2, [r3, #32]
}
 800462a:	bf00      	nop
 800462c:	371c      	adds	r7, #28
 800462e:	46bd      	mov	sp, r7
 8004630:	bc80      	pop	{r7}
 8004632:	4770      	bx	lr

08004634 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004634:	b480      	push	{r7}
 8004636:	b087      	sub	sp, #28
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
 8004640:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6a1b      	ldr	r3, [r3, #32]
 8004658:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004660:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	021b      	lsls	r3, r3, #8
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	4313      	orrs	r3, r2
 800466a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004672:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	031b      	lsls	r3, r3, #12
 8004678:	b29b      	uxth	r3, r3
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	4313      	orrs	r3, r2
 800467e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004686:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	031b      	lsls	r3, r3, #12
 800468c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	4313      	orrs	r3, r2
 8004694:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	693a      	ldr	r2, [r7, #16]
 80046a0:	621a      	str	r2, [r3, #32]
}
 80046a2:	bf00      	nop
 80046a4:	371c      	adds	r7, #28
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bc80      	pop	{r7}
 80046aa:	4770      	bx	lr

080046ac <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b085      	sub	sp, #20
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046c2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	f043 0307 	orr.w	r3, r3, #7
 80046ce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	609a      	str	r2, [r3, #8]
}
 80046d6:	bf00      	nop
 80046d8:	3714      	adds	r7, #20
 80046da:	46bd      	mov	sp, r7
 80046dc:	bc80      	pop	{r7}
 80046de:	4770      	bx	lr

080046e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
 80046ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	021a      	lsls	r2, r3, #8
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	431a      	orrs	r2, r3
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	4313      	orrs	r3, r2
 8004708:	697a      	ldr	r2, [r7, #20]
 800470a:	4313      	orrs	r3, r2
 800470c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	609a      	str	r2, [r3, #8]
}
 8004714:	bf00      	nop
 8004716:	371c      	adds	r7, #28
 8004718:	46bd      	mov	sp, r7
 800471a:	bc80      	pop	{r7}
 800471c:	4770      	bx	lr

0800471e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800471e:	b480      	push	{r7}
 8004720:	b087      	sub	sp, #28
 8004722:	af00      	add	r7, sp, #0
 8004724:	60f8      	str	r0, [r7, #12]
 8004726:	60b9      	str	r1, [r7, #8]
 8004728:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	f003 031f 	and.w	r3, r3, #31
 8004730:	2201      	movs	r2, #1
 8004732:	fa02 f303 	lsl.w	r3, r2, r3
 8004736:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6a1a      	ldr	r2, [r3, #32]
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	43db      	mvns	r3, r3
 8004740:	401a      	ands	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6a1a      	ldr	r2, [r3, #32]
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	f003 031f 	and.w	r3, r3, #31
 8004750:	6879      	ldr	r1, [r7, #4]
 8004752:	fa01 f303 	lsl.w	r3, r1, r3
 8004756:	431a      	orrs	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	621a      	str	r2, [r3, #32]
}
 800475c:	bf00      	nop
 800475e:	371c      	adds	r7, #28
 8004760:	46bd      	mov	sp, r7
 8004762:	bc80      	pop	{r7}
 8004764:	4770      	bx	lr
	...

08004768 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004778:	2b01      	cmp	r3, #1
 800477a:	d101      	bne.n	8004780 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800477c:	2302      	movs	r3, #2
 800477e:	e046      	b.n	800480e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2202      	movs	r2, #2
 800478c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a16      	ldr	r2, [pc, #88]	; (8004818 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d00e      	beq.n	80047e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047cc:	d009      	beq.n	80047e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a12      	ldr	r2, [pc, #72]	; (800481c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d004      	beq.n	80047e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a10      	ldr	r2, [pc, #64]	; (8004820 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d10c      	bne.n	80047fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	bc80      	pop	{r7}
 8004816:	4770      	bx	lr
 8004818:	40012c00 	.word	0x40012c00
 800481c:	40000400 	.word	0x40000400
 8004820:	40000800 	.word	0x40000800

08004824 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e03f      	b.n	80048b6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f7fc fa06 	bl	8000c5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2224      	movs	r2, #36	; 0x24
 8004854:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004866:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 f829 	bl	80048c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	691a      	ldr	r2, [r3, #16]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800487c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	695a      	ldr	r2, [r3, #20]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800488c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68da      	ldr	r2, [r3, #12]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800489c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2220      	movs	r2, #32
 80048a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2220      	movs	r2, #32
 80048b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3708      	adds	r7, #8
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
	...

080048c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	691b      	ldr	r3, [r3, #16]
 80048ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68da      	ldr	r2, [r3, #12]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	430a      	orrs	r2, r1
 80048dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	689a      	ldr	r2, [r3, #8]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	431a      	orrs	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	695b      	ldr	r3, [r3, #20]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80048fa:	f023 030c 	bic.w	r3, r3, #12
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	6812      	ldr	r2, [r2, #0]
 8004902:	68b9      	ldr	r1, [r7, #8]
 8004904:	430b      	orrs	r3, r1
 8004906:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	695b      	ldr	r3, [r3, #20]
 800490e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	699a      	ldr	r2, [r3, #24]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a2c      	ldr	r2, [pc, #176]	; (80049d4 <UART_SetConfig+0x114>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d103      	bne.n	8004930 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004928:	f7fe fed8 	bl	80036dc <HAL_RCC_GetPCLK2Freq>
 800492c:	60f8      	str	r0, [r7, #12]
 800492e:	e002      	b.n	8004936 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004930:	f7fe fec0 	bl	80036b4 <HAL_RCC_GetPCLK1Freq>
 8004934:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	4613      	mov	r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	009a      	lsls	r2, r3, #2
 8004940:	441a      	add	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	fbb2 f3f3 	udiv	r3, r2, r3
 800494c:	4a22      	ldr	r2, [pc, #136]	; (80049d8 <UART_SetConfig+0x118>)
 800494e:	fba2 2303 	umull	r2, r3, r2, r3
 8004952:	095b      	lsrs	r3, r3, #5
 8004954:	0119      	lsls	r1, r3, #4
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	4613      	mov	r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	4413      	add	r3, r2
 800495e:	009a      	lsls	r2, r3, #2
 8004960:	441a      	add	r2, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	fbb2 f2f3 	udiv	r2, r2, r3
 800496c:	4b1a      	ldr	r3, [pc, #104]	; (80049d8 <UART_SetConfig+0x118>)
 800496e:	fba3 0302 	umull	r0, r3, r3, r2
 8004972:	095b      	lsrs	r3, r3, #5
 8004974:	2064      	movs	r0, #100	; 0x64
 8004976:	fb00 f303 	mul.w	r3, r0, r3
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	011b      	lsls	r3, r3, #4
 800497e:	3332      	adds	r3, #50	; 0x32
 8004980:	4a15      	ldr	r2, [pc, #84]	; (80049d8 <UART_SetConfig+0x118>)
 8004982:	fba2 2303 	umull	r2, r3, r2, r3
 8004986:	095b      	lsrs	r3, r3, #5
 8004988:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800498c:	4419      	add	r1, r3
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	4613      	mov	r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	4413      	add	r3, r2
 8004996:	009a      	lsls	r2, r3, #2
 8004998:	441a      	add	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80049a4:	4b0c      	ldr	r3, [pc, #48]	; (80049d8 <UART_SetConfig+0x118>)
 80049a6:	fba3 0302 	umull	r0, r3, r3, r2
 80049aa:	095b      	lsrs	r3, r3, #5
 80049ac:	2064      	movs	r0, #100	; 0x64
 80049ae:	fb00 f303 	mul.w	r3, r0, r3
 80049b2:	1ad3      	subs	r3, r2, r3
 80049b4:	011b      	lsls	r3, r3, #4
 80049b6:	3332      	adds	r3, #50	; 0x32
 80049b8:	4a07      	ldr	r2, [pc, #28]	; (80049d8 <UART_SetConfig+0x118>)
 80049ba:	fba2 2303 	umull	r2, r3, r2, r3
 80049be:	095b      	lsrs	r3, r3, #5
 80049c0:	f003 020f 	and.w	r2, r3, #15
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	440a      	add	r2, r1
 80049ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80049cc:	bf00      	nop
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40013800 	.word	0x40013800
 80049d8:	51eb851f 	.word	0x51eb851f

080049dc <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80049dc:	b084      	sub	sp, #16
 80049de:	b480      	push	{r7}
 80049e0:	b083      	sub	sp, #12
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
 80049e6:	f107 0014 	add.w	r0, r7, #20
 80049ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bc80      	pop	{r7}
 80049f8:	b004      	add	sp, #16
 80049fa:	4770      	bx	lr

080049fc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004a0c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004a10:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	b29a      	uxth	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3714      	adds	r7, #20
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bc80      	pop	{r7}
 8004a26:	4770      	bx	lr

08004a28 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b085      	sub	sp, #20
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004a30:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004a34:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	43db      	mvns	r3, r3
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	4013      	ands	r3, r2
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004a50:	2300      	movs	r3, #0
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3714      	adds	r7, #20
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bc80      	pop	{r7}
 8004a5a:	4770      	bx	lr

08004a5c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	460b      	mov	r3, r1
 8004a66:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bc80      	pop	{r7}
 8004a72:	4770      	bx	lr

08004a74 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004a74:	b084      	sub	sp, #16
 8004a76:	b480      	push	{r7}
 8004a78:	b083      	sub	sp, #12
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
 8004a7e:	f107 0014 	add.w	r0, r7, #20
 8004a82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bc80      	pop	{r7}
 8004ab0:	b004      	add	sp, #16
 8004ab2:	4770      	bx	lr

08004ab4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b09b      	sub	sp, #108	; 0x6c
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	781b      	ldrb	r3, [r3, #0]
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	4413      	add	r3, r2
 8004ace:	881b      	ldrh	r3, [r3, #0]
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004ad6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ada:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	78db      	ldrb	r3, [r3, #3]
 8004ae2:	2b03      	cmp	r3, #3
 8004ae4:	d81f      	bhi.n	8004b26 <USB_ActivateEndpoint+0x72>
 8004ae6:	a201      	add	r2, pc, #4	; (adr r2, 8004aec <USB_ActivateEndpoint+0x38>)
 8004ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aec:	08004afd 	.word	0x08004afd
 8004af0:	08004b19 	.word	0x08004b19
 8004af4:	08004b2f 	.word	0x08004b2f
 8004af8:	08004b0b 	.word	0x08004b0b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004afc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004b00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b04:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004b08:	e012      	b.n	8004b30 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004b0a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004b0e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004b12:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004b16:	e00b      	b.n	8004b30 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004b18:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004b1c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b20:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004b24:	e004      	b.n	8004b30 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8004b2c:	e000      	b.n	8004b30 <USB_ActivateEndpoint+0x7c>
      break;
 8004b2e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	441a      	add	r2, r3
 8004b3a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004b3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004b42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004b46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	4413      	add	r3, r2
 8004b5c:	881b      	ldrh	r3, [r3, #0]
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b68:	b29a      	uxth	r2, r3
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	4313      	orrs	r3, r2
 8004b72:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	441a      	add	r2, r3
 8004b80:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8004b84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004b88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004b8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	7b1b      	ldrb	r3, [r3, #12]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f040 8149 	bne.w	8004e34 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	785b      	ldrb	r3, [r3, #1]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f000 8084 	beq.w	8004cb4 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	617b      	str	r3, [r7, #20]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	461a      	mov	r2, r3
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	4413      	add	r3, r2
 8004bbe:	617b      	str	r3, [r7, #20]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	011a      	lsls	r2, r3, #4
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	4413      	add	r3, r2
 8004bca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004bce:	613b      	str	r3, [r7, #16]
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	88db      	ldrh	r3, [r3, #6]
 8004bd4:	085b      	lsrs	r3, r3, #1
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	b29a      	uxth	r2, r3
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	781b      	ldrb	r3, [r3, #0]
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	4413      	add	r3, r2
 8004bea:	881b      	ldrh	r3, [r3, #0]
 8004bec:	81fb      	strh	r3, [r7, #14]
 8004bee:	89fb      	ldrh	r3, [r7, #14]
 8004bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d01b      	beq.n	8004c30 <USB_ActivateEndpoint+0x17c>
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	4413      	add	r3, r2
 8004c02:	881b      	ldrh	r3, [r3, #0]
 8004c04:	b29b      	uxth	r3, r3
 8004c06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c0e:	81bb      	strh	r3, [r7, #12]
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	441a      	add	r2, r3
 8004c1a:	89bb      	ldrh	r3, [r7, #12]
 8004c1c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c20:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c28:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	78db      	ldrb	r3, [r3, #3]
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d020      	beq.n	8004c7a <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	4413      	add	r3, r2
 8004c42:	881b      	ldrh	r3, [r3, #0]
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c4e:	813b      	strh	r3, [r7, #8]
 8004c50:	893b      	ldrh	r3, [r7, #8]
 8004c52:	f083 0320 	eor.w	r3, r3, #32
 8004c56:	813b      	strh	r3, [r7, #8]
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	781b      	ldrb	r3, [r3, #0]
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	441a      	add	r2, r3
 8004c62:	893b      	ldrh	r3, [r7, #8]
 8004c64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	8013      	strh	r3, [r2, #0]
 8004c78:	e27f      	b.n	800517a <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	4413      	add	r3, r2
 8004c84:	881b      	ldrh	r3, [r3, #0]
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c90:	817b      	strh	r3, [r7, #10]
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	441a      	add	r2, r3
 8004c9c:	897b      	ldrh	r3, [r7, #10]
 8004c9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ca2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ca6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004caa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	8013      	strh	r3, [r2, #0]
 8004cb2:	e262      	b.n	800517a <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cc4:	4413      	add	r3, r2
 8004cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	011a      	lsls	r2, r3, #4
 8004cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd0:	4413      	add	r3, r2
 8004cd2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004cd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	88db      	ldrh	r3, [r3, #6]
 8004cdc:	085b      	lsrs	r3, r3, #1
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce6:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	627b      	str	r3, [r7, #36]	; 0x24
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf8:	4413      	add	r3, r2
 8004cfa:	627b      	str	r3, [r7, #36]	; 0x24
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	011a      	lsls	r2, r3, #4
 8004d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d04:	4413      	add	r3, r2
 8004d06:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d0a:	623b      	str	r3, [r7, #32]
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	691b      	ldr	r3, [r3, #16]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d112      	bne.n	8004d3a <USB_ActivateEndpoint+0x286>
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	881b      	ldrh	r3, [r3, #0]
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	6a3b      	ldr	r3, [r7, #32]
 8004d22:	801a      	strh	r2, [r3, #0]
 8004d24:	6a3b      	ldr	r3, [r7, #32]
 8004d26:	881b      	ldrh	r3, [r3, #0]
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	6a3b      	ldr	r3, [r7, #32]
 8004d36:	801a      	strh	r2, [r3, #0]
 8004d38:	e02f      	b.n	8004d9a <USB_ActivateEndpoint+0x2e6>
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	2b3e      	cmp	r3, #62	; 0x3e
 8004d40:	d813      	bhi.n	8004d6a <USB_ActivateEndpoint+0x2b6>
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	085b      	lsrs	r3, r3, #1
 8004d48:	663b      	str	r3, [r7, #96]	; 0x60
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d002      	beq.n	8004d5c <USB_ActivateEndpoint+0x2a8>
 8004d56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d58:	3301      	adds	r3, #1
 8004d5a:	663b      	str	r3, [r7, #96]	; 0x60
 8004d5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	029b      	lsls	r3, r3, #10
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	6a3b      	ldr	r3, [r7, #32]
 8004d66:	801a      	strh	r2, [r3, #0]
 8004d68:	e017      	b.n	8004d9a <USB_ActivateEndpoint+0x2e6>
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	095b      	lsrs	r3, r3, #5
 8004d70:	663b      	str	r3, [r7, #96]	; 0x60
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	f003 031f 	and.w	r3, r3, #31
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d102      	bne.n	8004d84 <USB_ActivateEndpoint+0x2d0>
 8004d7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d80:	3b01      	subs	r3, #1
 8004d82:	663b      	str	r3, [r7, #96]	; 0x60
 8004d84:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	029b      	lsls	r3, r3, #10
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	6a3b      	ldr	r3, [r7, #32]
 8004d98:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	4413      	add	r3, r2
 8004da4:	881b      	ldrh	r3, [r3, #0]
 8004da6:	83fb      	strh	r3, [r7, #30]
 8004da8:	8bfb      	ldrh	r3, [r7, #30]
 8004daa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d01b      	beq.n	8004dea <USB_ActivateEndpoint+0x336>
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	4413      	add	r3, r2
 8004dbc:	881b      	ldrh	r3, [r3, #0]
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004dc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dc8:	83bb      	strh	r3, [r7, #28]
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	441a      	add	r2, r3
 8004dd4:	8bbb      	ldrh	r3, [r7, #28]
 8004dd6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004dda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004dde:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004de2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	4413      	add	r3, r2
 8004df4:	881b      	ldrh	r3, [r3, #0]
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004dfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e00:	837b      	strh	r3, [r7, #26]
 8004e02:	8b7b      	ldrh	r3, [r7, #26]
 8004e04:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004e08:	837b      	strh	r3, [r7, #26]
 8004e0a:	8b7b      	ldrh	r3, [r7, #26]
 8004e0c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004e10:	837b      	strh	r3, [r7, #26]
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	441a      	add	r2, r3
 8004e1c:	8b7b      	ldrh	r3, [r7, #26]
 8004e1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	8013      	strh	r3, [r2, #0]
 8004e32:	e1a2      	b.n	800517a <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	4413      	add	r3, r2
 8004e3e:	881b      	ldrh	r3, [r3, #0]
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e4a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	781b      	ldrb	r3, [r3, #0]
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	441a      	add	r2, r3
 8004e58:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8004e5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e64:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8004e68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e6c:	b29b      	uxth	r3, r3
 8004e6e:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	65bb      	str	r3, [r7, #88]	; 0x58
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e80:	4413      	add	r3, r2
 8004e82:	65bb      	str	r3, [r7, #88]	; 0x58
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	011a      	lsls	r2, r3, #4
 8004e8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e8c:	4413      	add	r3, r2
 8004e8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e92:	657b      	str	r3, [r7, #84]	; 0x54
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	891b      	ldrh	r3, [r3, #8]
 8004e98:	085b      	lsrs	r3, r3, #1
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	005b      	lsls	r3, r3, #1
 8004e9e:	b29a      	uxth	r2, r3
 8004ea0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ea2:	801a      	strh	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	653b      	str	r3, [r7, #80]	; 0x50
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004eb4:	4413      	add	r3, r2
 8004eb6:	653b      	str	r3, [r7, #80]	; 0x50
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	011a      	lsls	r2, r3, #4
 8004ebe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ec0:	4413      	add	r3, r2
 8004ec2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	895b      	ldrh	r3, [r3, #10]
 8004ecc:	085b      	lsrs	r3, r3, #1
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	005b      	lsls	r3, r3, #1
 8004ed2:	b29a      	uxth	r2, r3
 8004ed4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ed6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	785b      	ldrb	r3, [r3, #1]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	f040 8091 	bne.w	8005004 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	781b      	ldrb	r3, [r3, #0]
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	4413      	add	r3, r2
 8004eec:	881b      	ldrh	r3, [r3, #0]
 8004eee:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8004ef0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004ef2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d01b      	beq.n	8004f32 <USB_ActivateEndpoint+0x47e>
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	4413      	add	r3, r2
 8004f04:	881b      	ldrh	r3, [r3, #0]
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f10:	877b      	strh	r3, [r7, #58]	; 0x3a
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	781b      	ldrb	r3, [r3, #0]
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	441a      	add	r2, r3
 8004f1c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8004f1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f26:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004f2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	4413      	add	r3, r2
 8004f3c:	881b      	ldrh	r3, [r3, #0]
 8004f3e:	873b      	strh	r3, [r7, #56]	; 0x38
 8004f40:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d01b      	beq.n	8004f82 <USB_ActivateEndpoint+0x4ce>
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	4413      	add	r3, r2
 8004f54:	881b      	ldrh	r3, [r3, #0]
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f60:	86fb      	strh	r3, [r7, #54]	; 0x36
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	441a      	add	r2, r3
 8004f6c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004f6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f7a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	781b      	ldrb	r3, [r3, #0]
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	4413      	add	r3, r2
 8004f8c:	881b      	ldrh	r3, [r3, #0]
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f98:	86bb      	strh	r3, [r7, #52]	; 0x34
 8004f9a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004f9c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004fa0:	86bb      	strh	r3, [r7, #52]	; 0x34
 8004fa2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004fa4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004fa8:	86bb      	strh	r3, [r7, #52]	; 0x34
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	441a      	add	r2, r3
 8004fb4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004fb6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004fba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004fbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004fc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	4413      	add	r3, r2
 8004fd4:	881b      	ldrh	r3, [r3, #0]
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fe0:	867b      	strh	r3, [r7, #50]	; 0x32
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	781b      	ldrb	r3, [r3, #0]
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	441a      	add	r2, r3
 8004fec:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004fee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ff2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ff6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ffa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	8013      	strh	r3, [r2, #0]
 8005002:	e0ba      	b.n	800517a <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	781b      	ldrb	r3, [r3, #0]
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	4413      	add	r3, r2
 800500e:	881b      	ldrh	r3, [r3, #0]
 8005010:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005014:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005018:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d01d      	beq.n	800505c <USB_ActivateEndpoint+0x5a8>
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	781b      	ldrb	r3, [r3, #0]
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	4413      	add	r3, r2
 800502a:	881b      	ldrh	r3, [r3, #0]
 800502c:	b29b      	uxth	r3, r3
 800502e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005032:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005036:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	441a      	add	r2, r3
 8005044:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005048:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800504c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005050:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005058:	b29b      	uxth	r3, r3
 800505a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	781b      	ldrb	r3, [r3, #0]
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	4413      	add	r3, r2
 8005066:	881b      	ldrh	r3, [r3, #0]
 8005068:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800506c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8005070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005074:	2b00      	cmp	r3, #0
 8005076:	d01d      	beq.n	80050b4 <USB_ActivateEndpoint+0x600>
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	4413      	add	r3, r2
 8005082:	881b      	ldrh	r3, [r3, #0]
 8005084:	b29b      	uxth	r3, r3
 8005086:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800508a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800508e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	441a      	add	r2, r3
 800509c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80050a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050ac:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	78db      	ldrb	r3, [r3, #3]
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d024      	beq.n	8005106 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	4413      	add	r3, r2
 80050c6:	881b      	ldrh	r3, [r3, #0]
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050d2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80050d6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80050da:	f083 0320 	eor.w	r3, r3, #32
 80050de:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	441a      	add	r2, r3
 80050ec:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80050f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005100:	b29b      	uxth	r3, r3
 8005102:	8013      	strh	r3, [r2, #0]
 8005104:	e01d      	b.n	8005142 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4413      	add	r3, r2
 8005110:	881b      	ldrh	r3, [r3, #0]
 8005112:	b29b      	uxth	r3, r3
 8005114:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005118:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800511c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	781b      	ldrb	r3, [r3, #0]
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	441a      	add	r2, r3
 800512a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800512e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005132:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005136:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800513a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800513e:	b29b      	uxth	r3, r3
 8005140:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	4413      	add	r3, r2
 800514c:	881b      	ldrh	r3, [r3, #0]
 800514e:	b29b      	uxth	r3, r3
 8005150:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005154:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005158:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	441a      	add	r2, r3
 8005164:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005166:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800516a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800516e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005172:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005176:	b29b      	uxth	r3, r3
 8005178:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800517a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800517e:	4618      	mov	r0, r3
 8005180:	376c      	adds	r7, #108	; 0x6c
 8005182:	46bd      	mov	sp, r7
 8005184:	bc80      	pop	{r7}
 8005186:	4770      	bx	lr

08005188 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005188:	b480      	push	{r7}
 800518a:	b08d      	sub	sp, #52	; 0x34
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	7b1b      	ldrb	r3, [r3, #12]
 8005196:	2b00      	cmp	r3, #0
 8005198:	f040 808e 	bne.w	80052b8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	785b      	ldrb	r3, [r3, #1]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d044      	beq.n	800522e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	4413      	add	r3, r2
 80051ae:	881b      	ldrh	r3, [r3, #0]
 80051b0:	81bb      	strh	r3, [r7, #12]
 80051b2:	89bb      	ldrh	r3, [r7, #12]
 80051b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d01b      	beq.n	80051f4 <USB_DeactivateEndpoint+0x6c>
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	4413      	add	r3, r2
 80051c6:	881b      	ldrh	r3, [r3, #0]
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051d2:	817b      	strh	r3, [r7, #10]
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	441a      	add	r2, r3
 80051de:	897b      	ldrh	r3, [r7, #10]
 80051e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051ec:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	4413      	add	r3, r2
 80051fe:	881b      	ldrh	r3, [r3, #0]
 8005200:	b29b      	uxth	r3, r3
 8005202:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005206:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800520a:	813b      	strh	r3, [r7, #8]
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	441a      	add	r2, r3
 8005216:	893b      	ldrh	r3, [r7, #8]
 8005218:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800521c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005220:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005224:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005228:	b29b      	uxth	r3, r3
 800522a:	8013      	strh	r3, [r2, #0]
 800522c:	e192      	b.n	8005554 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	4413      	add	r3, r2
 8005238:	881b      	ldrh	r3, [r3, #0]
 800523a:	827b      	strh	r3, [r7, #18]
 800523c:	8a7b      	ldrh	r3, [r7, #18]
 800523e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d01b      	beq.n	800527e <USB_DeactivateEndpoint+0xf6>
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	781b      	ldrb	r3, [r3, #0]
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	4413      	add	r3, r2
 8005250:	881b      	ldrh	r3, [r3, #0]
 8005252:	b29b      	uxth	r3, r3
 8005254:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005258:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800525c:	823b      	strh	r3, [r7, #16]
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	441a      	add	r2, r3
 8005268:	8a3b      	ldrh	r3, [r7, #16]
 800526a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800526e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005272:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800527a:	b29b      	uxth	r3, r3
 800527c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	4413      	add	r3, r2
 8005288:	881b      	ldrh	r3, [r3, #0]
 800528a:	b29b      	uxth	r3, r3
 800528c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005290:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005294:	81fb      	strh	r3, [r7, #14]
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	441a      	add	r2, r3
 80052a0:	89fb      	ldrh	r3, [r7, #14]
 80052a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	8013      	strh	r3, [r2, #0]
 80052b6:	e14d      	b.n	8005554 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	785b      	ldrb	r3, [r3, #1]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f040 80a5 	bne.w	800540c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	4413      	add	r3, r2
 80052cc:	881b      	ldrh	r3, [r3, #0]
 80052ce:	843b      	strh	r3, [r7, #32]
 80052d0:	8c3b      	ldrh	r3, [r7, #32]
 80052d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d01b      	beq.n	8005312 <USB_DeactivateEndpoint+0x18a>
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	4413      	add	r3, r2
 80052e4:	881b      	ldrh	r3, [r3, #0]
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052f0:	83fb      	strh	r3, [r7, #30]
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	441a      	add	r2, r3
 80052fc:	8bfb      	ldrh	r3, [r7, #30]
 80052fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005302:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005306:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800530a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800530e:	b29b      	uxth	r3, r3
 8005310:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	009b      	lsls	r3, r3, #2
 800531a:	4413      	add	r3, r2
 800531c:	881b      	ldrh	r3, [r3, #0]
 800531e:	83bb      	strh	r3, [r7, #28]
 8005320:	8bbb      	ldrh	r3, [r7, #28]
 8005322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005326:	2b00      	cmp	r3, #0
 8005328:	d01b      	beq.n	8005362 <USB_DeactivateEndpoint+0x1da>
 800532a:	687a      	ldr	r2, [r7, #4]
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	4413      	add	r3, r2
 8005334:	881b      	ldrh	r3, [r3, #0]
 8005336:	b29b      	uxth	r3, r3
 8005338:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800533c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005340:	837b      	strh	r3, [r7, #26]
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	441a      	add	r2, r3
 800534c:	8b7b      	ldrh	r3, [r7, #26]
 800534e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005352:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005356:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800535a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800535e:	b29b      	uxth	r3, r3
 8005360:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	4413      	add	r3, r2
 800536c:	881b      	ldrh	r3, [r3, #0]
 800536e:	b29b      	uxth	r3, r3
 8005370:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005374:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005378:	833b      	strh	r3, [r7, #24]
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	441a      	add	r2, r3
 8005384:	8b3b      	ldrh	r3, [r7, #24]
 8005386:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800538a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800538e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005392:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005396:	b29b      	uxth	r3, r3
 8005398:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	4413      	add	r3, r2
 80053a4:	881b      	ldrh	r3, [r3, #0]
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80053ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053b0:	82fb      	strh	r3, [r7, #22]
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	441a      	add	r2, r3
 80053bc:	8afb      	ldrh	r3, [r7, #22]
 80053be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	781b      	ldrb	r3, [r3, #0]
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	4413      	add	r3, r2
 80053dc:	881b      	ldrh	r3, [r3, #0]
 80053de:	b29b      	uxth	r3, r3
 80053e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053e8:	82bb      	strh	r3, [r7, #20]
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	441a      	add	r2, r3
 80053f4:	8abb      	ldrh	r3, [r7, #20]
 80053f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005402:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005406:	b29b      	uxth	r3, r3
 8005408:	8013      	strh	r3, [r2, #0]
 800540a:	e0a3      	b.n	8005554 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	4413      	add	r3, r2
 8005416:	881b      	ldrh	r3, [r3, #0]
 8005418:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800541a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800541c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d01b      	beq.n	800545c <USB_DeactivateEndpoint+0x2d4>
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	4413      	add	r3, r2
 800542e:	881b      	ldrh	r3, [r3, #0]
 8005430:	b29b      	uxth	r3, r3
 8005432:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800543a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	441a      	add	r2, r3
 8005446:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005448:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800544c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005450:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005458:	b29b      	uxth	r3, r3
 800545a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	4413      	add	r3, r2
 8005466:	881b      	ldrh	r3, [r3, #0]
 8005468:	857b      	strh	r3, [r7, #42]	; 0x2a
 800546a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800546c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005470:	2b00      	cmp	r3, #0
 8005472:	d01b      	beq.n	80054ac <USB_DeactivateEndpoint+0x324>
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	4413      	add	r3, r2
 800547e:	881b      	ldrh	r3, [r3, #0]
 8005480:	b29b      	uxth	r3, r3
 8005482:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800548a:	853b      	strh	r3, [r7, #40]	; 0x28
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	441a      	add	r2, r3
 8005496:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005498:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800549c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80054a4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	781b      	ldrb	r3, [r3, #0]
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4413      	add	r3, r2
 80054b6:	881b      	ldrh	r3, [r3, #0]
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c2:	84fb      	strh	r3, [r7, #38]	; 0x26
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	441a      	add	r2, r3
 80054ce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80054d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80054d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80054dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	781b      	ldrb	r3, [r3, #0]
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	4413      	add	r3, r2
 80054ee:	881b      	ldrh	r3, [r3, #0]
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054fa:	84bb      	strh	r3, [r7, #36]	; 0x24
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	441a      	add	r2, r3
 8005506:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005508:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800550c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005510:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005518:	b29b      	uxth	r3, r3
 800551a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	781b      	ldrb	r3, [r3, #0]
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	4413      	add	r3, r2
 8005526:	881b      	ldrh	r3, [r3, #0]
 8005528:	b29b      	uxth	r3, r3
 800552a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800552e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005532:	847b      	strh	r3, [r7, #34]	; 0x22
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	441a      	add	r2, r3
 800553e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005540:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005544:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005548:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800554c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005550:	b29b      	uxth	r3, r3
 8005552:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	3734      	adds	r7, #52	; 0x34
 800555a:	46bd      	mov	sp, r7
 800555c:	bc80      	pop	{r7}
 800555e:	4770      	bx	lr

08005560 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b0c4      	sub	sp, #272	; 0x110
 8005564:	af00      	add	r7, sp, #0
 8005566:	1d3b      	adds	r3, r7, #4
 8005568:	6018      	str	r0, [r3, #0]
 800556a:	463b      	mov	r3, r7
 800556c:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800556e:	463b      	mov	r3, r7
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	785b      	ldrb	r3, [r3, #1]
 8005574:	2b01      	cmp	r3, #1
 8005576:	f040 8557 	bne.w	8006028 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800557a:	463b      	mov	r3, r7
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	699a      	ldr	r2, [r3, #24]
 8005580:	463b      	mov	r3, r7
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	429a      	cmp	r2, r3
 8005588:	d905      	bls.n	8005596 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 800558a:	463b      	mov	r3, r7
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	691b      	ldr	r3, [r3, #16]
 8005590:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8005594:	e004      	b.n	80055a0 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8005596:	463b      	mov	r3, r7
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	699b      	ldr	r3, [r3, #24]
 800559c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80055a0:	463b      	mov	r3, r7
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	7b1b      	ldrb	r3, [r3, #12]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d12c      	bne.n	8005604 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80055aa:	463b      	mov	r3, r7
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6959      	ldr	r1, [r3, #20]
 80055b0:	463b      	mov	r3, r7
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	88da      	ldrh	r2, [r3, #6]
 80055b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	1d38      	adds	r0, r7, #4
 80055be:	6800      	ldr	r0, [r0, #0]
 80055c0:	f001 fa2c 	bl	8006a1c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80055c4:	1d3b      	adds	r3, r7, #4
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	617b      	str	r3, [r7, #20]
 80055ca:	1d3b      	adds	r3, r7, #4
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	461a      	mov	r2, r3
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	4413      	add	r3, r2
 80055da:	617b      	str	r3, [r7, #20]
 80055dc:	463b      	mov	r3, r7
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	011a      	lsls	r2, r3, #4
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	4413      	add	r3, r2
 80055e8:	f203 4204 	addw	r2, r3, #1028	; 0x404
 80055ec:	f107 0310 	add.w	r3, r7, #16
 80055f0:	601a      	str	r2, [r3, #0]
 80055f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055f6:	b29a      	uxth	r2, r3
 80055f8:	f107 0310 	add.w	r3, r7, #16
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	801a      	strh	r2, [r3, #0]
 8005600:	f000 bcdd 	b.w	8005fbe <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005604:	463b      	mov	r3, r7
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	78db      	ldrb	r3, [r3, #3]
 800560a:	2b02      	cmp	r3, #2
 800560c:	f040 8347 	bne.w	8005c9e <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005610:	463b      	mov	r3, r7
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	6a1a      	ldr	r2, [r3, #32]
 8005616:	463b      	mov	r3, r7
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	429a      	cmp	r2, r3
 800561e:	f240 82eb 	bls.w	8005bf8 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8005622:	1d3b      	adds	r3, r7, #4
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	463b      	mov	r3, r7
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	781b      	ldrb	r3, [r3, #0]
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	4413      	add	r3, r2
 8005630:	881b      	ldrh	r3, [r3, #0]
 8005632:	b29b      	uxth	r3, r3
 8005634:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800563c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8005640:	1d3b      	adds	r3, r7, #4
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	463b      	mov	r3, r7
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	781b      	ldrb	r3, [r3, #0]
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	441a      	add	r2, r3
 800564e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8005652:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005656:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800565a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800565e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005662:	b29b      	uxth	r3, r3
 8005664:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005666:	463b      	mov	r3, r7
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	6a1a      	ldr	r2, [r3, #32]
 800566c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005670:	1ad2      	subs	r2, r2, r3
 8005672:	463b      	mov	r3, r7
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005678:	1d3b      	adds	r3, r7, #4
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	463b      	mov	r3, r7
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	781b      	ldrb	r3, [r3, #0]
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	4413      	add	r3, r2
 8005686:	881b      	ldrh	r3, [r3, #0]
 8005688:	b29b      	uxth	r3, r3
 800568a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800568e:	2b00      	cmp	r3, #0
 8005690:	f000 8159 	beq.w	8005946 <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005694:	1d3b      	adds	r3, r7, #4
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	637b      	str	r3, [r7, #52]	; 0x34
 800569a:	463b      	mov	r3, r7
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	785b      	ldrb	r3, [r3, #1]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d164      	bne.n	800576e <USB_EPStartXfer+0x20e>
 80056a4:	1d3b      	adds	r3, r7, #4
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056aa:	1d3b      	adds	r3, r7, #4
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	461a      	mov	r2, r3
 80056b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056b8:	4413      	add	r3, r2
 80056ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056bc:	463b      	mov	r3, r7
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	011a      	lsls	r2, r3, #4
 80056c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056c6:	4413      	add	r3, r2
 80056c8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80056cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80056ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d112      	bne.n	80056fc <USB_EPStartXfer+0x19c>
 80056d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056d8:	881b      	ldrh	r3, [r3, #0]
 80056da:	b29b      	uxth	r3, r3
 80056dc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e4:	801a      	strh	r2, [r3, #0]
 80056e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e8:	881b      	ldrh	r3, [r3, #0]
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f8:	801a      	strh	r2, [r3, #0]
 80056fa:	e054      	b.n	80057a6 <USB_EPStartXfer+0x246>
 80056fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005700:	2b3e      	cmp	r3, #62	; 0x3e
 8005702:	d817      	bhi.n	8005734 <USB_EPStartXfer+0x1d4>
 8005704:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005708:	085b      	lsrs	r3, r3, #1
 800570a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800570e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b00      	cmp	r3, #0
 8005718:	d004      	beq.n	8005724 <USB_EPStartXfer+0x1c4>
 800571a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800571e:	3301      	adds	r3, #1
 8005720:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005724:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005728:	b29b      	uxth	r3, r3
 800572a:	029b      	lsls	r3, r3, #10
 800572c:	b29a      	uxth	r2, r3
 800572e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005730:	801a      	strh	r2, [r3, #0]
 8005732:	e038      	b.n	80057a6 <USB_EPStartXfer+0x246>
 8005734:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005738:	095b      	lsrs	r3, r3, #5
 800573a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800573e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005742:	f003 031f 	and.w	r3, r3, #31
 8005746:	2b00      	cmp	r3, #0
 8005748:	d104      	bne.n	8005754 <USB_EPStartXfer+0x1f4>
 800574a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800574e:	3b01      	subs	r3, #1
 8005750:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005754:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005758:	b29b      	uxth	r3, r3
 800575a:	029b      	lsls	r3, r3, #10
 800575c:	b29b      	uxth	r3, r3
 800575e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005762:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005766:	b29a      	uxth	r2, r3
 8005768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800576a:	801a      	strh	r2, [r3, #0]
 800576c:	e01b      	b.n	80057a6 <USB_EPStartXfer+0x246>
 800576e:	463b      	mov	r3, r7
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	785b      	ldrb	r3, [r3, #1]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d116      	bne.n	80057a6 <USB_EPStartXfer+0x246>
 8005778:	1d3b      	adds	r3, r7, #4
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005780:	b29b      	uxth	r3, r3
 8005782:	461a      	mov	r2, r3
 8005784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005786:	4413      	add	r3, r2
 8005788:	637b      	str	r3, [r7, #52]	; 0x34
 800578a:	463b      	mov	r3, r7
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	011a      	lsls	r2, r3, #4
 8005792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005794:	4413      	add	r3, r2
 8005796:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800579a:	633b      	str	r3, [r7, #48]	; 0x30
 800579c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80057a0:	b29a      	uxth	r2, r3
 80057a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80057a6:	463b      	mov	r3, r7
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	895b      	ldrh	r3, [r3, #10]
 80057ac:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80057b0:	463b      	mov	r3, r7
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6959      	ldr	r1, [r3, #20]
 80057b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80057c0:	1d38      	adds	r0, r7, #4
 80057c2:	6800      	ldr	r0, [r0, #0]
 80057c4:	f001 f92a 	bl	8006a1c <USB_WritePMA>
            ep->xfer_buff += len;
 80057c8:	463b      	mov	r3, r7
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695a      	ldr	r2, [r3, #20]
 80057ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80057d2:	441a      	add	r2, r3
 80057d4:	463b      	mov	r3, r7
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80057da:	463b      	mov	r3, r7
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	6a1a      	ldr	r2, [r3, #32]
 80057e0:	463b      	mov	r3, r7
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d909      	bls.n	80057fe <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 80057ea:	463b      	mov	r3, r7
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	6a1a      	ldr	r2, [r3, #32]
 80057f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80057f4:	1ad2      	subs	r2, r2, r3
 80057f6:	463b      	mov	r3, r7
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	621a      	str	r2, [r3, #32]
 80057fc:	e008      	b.n	8005810 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 80057fe:	463b      	mov	r3, r7
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	6a1b      	ldr	r3, [r3, #32]
 8005804:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8005808:	463b      	mov	r3, r7
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2200      	movs	r2, #0
 800580e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005810:	463b      	mov	r3, r7
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	785b      	ldrb	r3, [r3, #1]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d164      	bne.n	80058e4 <USB_EPStartXfer+0x384>
 800581a:	1d3b      	adds	r3, r7, #4
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	61fb      	str	r3, [r7, #28]
 8005820:	1d3b      	adds	r3, r7, #4
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005828:	b29b      	uxth	r3, r3
 800582a:	461a      	mov	r2, r3
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	4413      	add	r3, r2
 8005830:	61fb      	str	r3, [r7, #28]
 8005832:	463b      	mov	r3, r7
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	011a      	lsls	r2, r3, #4
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	4413      	add	r3, r2
 800583e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005842:	61bb      	str	r3, [r7, #24]
 8005844:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005848:	2b00      	cmp	r3, #0
 800584a:	d112      	bne.n	8005872 <USB_EPStartXfer+0x312>
 800584c:	69bb      	ldr	r3, [r7, #24]
 800584e:	881b      	ldrh	r3, [r3, #0]
 8005850:	b29b      	uxth	r3, r3
 8005852:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005856:	b29a      	uxth	r2, r3
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	801a      	strh	r2, [r3, #0]
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	881b      	ldrh	r3, [r3, #0]
 8005860:	b29b      	uxth	r3, r3
 8005862:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005866:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800586a:	b29a      	uxth	r2, r3
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	801a      	strh	r2, [r3, #0]
 8005870:	e057      	b.n	8005922 <USB_EPStartXfer+0x3c2>
 8005872:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005876:	2b3e      	cmp	r3, #62	; 0x3e
 8005878:	d817      	bhi.n	80058aa <USB_EPStartXfer+0x34a>
 800587a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800587e:	085b      	lsrs	r3, r3, #1
 8005880:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005884:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005888:	f003 0301 	and.w	r3, r3, #1
 800588c:	2b00      	cmp	r3, #0
 800588e:	d004      	beq.n	800589a <USB_EPStartXfer+0x33a>
 8005890:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005894:	3301      	adds	r3, #1
 8005896:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800589a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800589e:	b29b      	uxth	r3, r3
 80058a0:	029b      	lsls	r3, r3, #10
 80058a2:	b29a      	uxth	r2, r3
 80058a4:	69bb      	ldr	r3, [r7, #24]
 80058a6:	801a      	strh	r2, [r3, #0]
 80058a8:	e03b      	b.n	8005922 <USB_EPStartXfer+0x3c2>
 80058aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80058ae:	095b      	lsrs	r3, r3, #5
 80058b0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80058b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80058b8:	f003 031f 	and.w	r3, r3, #31
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d104      	bne.n	80058ca <USB_EPStartXfer+0x36a>
 80058c0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80058c4:	3b01      	subs	r3, #1
 80058c6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80058ca:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	029b      	lsls	r3, r3, #10
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058dc:	b29a      	uxth	r2, r3
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	801a      	strh	r2, [r3, #0]
 80058e2:	e01e      	b.n	8005922 <USB_EPStartXfer+0x3c2>
 80058e4:	463b      	mov	r3, r7
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	785b      	ldrb	r3, [r3, #1]
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d119      	bne.n	8005922 <USB_EPStartXfer+0x3c2>
 80058ee:	1d3b      	adds	r3, r7, #4
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	627b      	str	r3, [r7, #36]	; 0x24
 80058f4:	1d3b      	adds	r3, r7, #4
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	461a      	mov	r2, r3
 8005900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005902:	4413      	add	r3, r2
 8005904:	627b      	str	r3, [r7, #36]	; 0x24
 8005906:	463b      	mov	r3, r7
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	011a      	lsls	r2, r3, #4
 800590e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005910:	4413      	add	r3, r2
 8005912:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005916:	623b      	str	r3, [r7, #32]
 8005918:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800591c:	b29a      	uxth	r2, r3
 800591e:	6a3b      	ldr	r3, [r7, #32]
 8005920:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005922:	463b      	mov	r3, r7
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	891b      	ldrh	r3, [r3, #8]
 8005928:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800592c:	463b      	mov	r3, r7
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	6959      	ldr	r1, [r3, #20]
 8005932:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005936:	b29b      	uxth	r3, r3
 8005938:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800593c:	1d38      	adds	r0, r7, #4
 800593e:	6800      	ldr	r0, [r0, #0]
 8005940:	f001 f86c 	bl	8006a1c <USB_WritePMA>
 8005944:	e33b      	b.n	8005fbe <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005946:	463b      	mov	r3, r7
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	785b      	ldrb	r3, [r3, #1]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d164      	bne.n	8005a1a <USB_EPStartXfer+0x4ba>
 8005950:	1d3b      	adds	r3, r7, #4
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005956:	1d3b      	adds	r3, r7, #4
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800595e:	b29b      	uxth	r3, r3
 8005960:	461a      	mov	r2, r3
 8005962:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005964:	4413      	add	r3, r2
 8005966:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005968:	463b      	mov	r3, r7
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	011a      	lsls	r2, r3, #4
 8005970:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005972:	4413      	add	r3, r2
 8005974:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005978:	64bb      	str	r3, [r7, #72]	; 0x48
 800597a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800597e:	2b00      	cmp	r3, #0
 8005980:	d112      	bne.n	80059a8 <USB_EPStartXfer+0x448>
 8005982:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005984:	881b      	ldrh	r3, [r3, #0]
 8005986:	b29b      	uxth	r3, r3
 8005988:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800598c:	b29a      	uxth	r2, r3
 800598e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005990:	801a      	strh	r2, [r3, #0]
 8005992:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005994:	881b      	ldrh	r3, [r3, #0]
 8005996:	b29b      	uxth	r3, r3
 8005998:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800599c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059a0:	b29a      	uxth	r2, r3
 80059a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059a4:	801a      	strh	r2, [r3, #0]
 80059a6:	e057      	b.n	8005a58 <USB_EPStartXfer+0x4f8>
 80059a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80059ac:	2b3e      	cmp	r3, #62	; 0x3e
 80059ae:	d817      	bhi.n	80059e0 <USB_EPStartXfer+0x480>
 80059b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80059b4:	085b      	lsrs	r3, r3, #1
 80059b6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80059ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80059be:	f003 0301 	and.w	r3, r3, #1
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d004      	beq.n	80059d0 <USB_EPStartXfer+0x470>
 80059c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059ca:	3301      	adds	r3, #1
 80059cc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80059d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	029b      	lsls	r3, r3, #10
 80059d8:	b29a      	uxth	r2, r3
 80059da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059dc:	801a      	strh	r2, [r3, #0]
 80059de:	e03b      	b.n	8005a58 <USB_EPStartXfer+0x4f8>
 80059e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80059e4:	095b      	lsrs	r3, r3, #5
 80059e6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80059ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80059ee:	f003 031f 	and.w	r3, r3, #31
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d104      	bne.n	8005a00 <USB_EPStartXfer+0x4a0>
 80059f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059fa:	3b01      	subs	r3, #1
 80059fc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005a00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	029b      	lsls	r3, r3, #10
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a12:	b29a      	uxth	r2, r3
 8005a14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a16:	801a      	strh	r2, [r3, #0]
 8005a18:	e01e      	b.n	8005a58 <USB_EPStartXfer+0x4f8>
 8005a1a:	463b      	mov	r3, r7
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	785b      	ldrb	r3, [r3, #1]
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d119      	bne.n	8005a58 <USB_EPStartXfer+0x4f8>
 8005a24:	1d3b      	adds	r3, r7, #4
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	657b      	str	r3, [r7, #84]	; 0x54
 8005a2a:	1d3b      	adds	r3, r7, #4
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	461a      	mov	r2, r3
 8005a36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a38:	4413      	add	r3, r2
 8005a3a:	657b      	str	r3, [r7, #84]	; 0x54
 8005a3c:	463b      	mov	r3, r7
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	011a      	lsls	r2, r3, #4
 8005a44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a46:	4413      	add	r3, r2
 8005a48:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005a4c:	653b      	str	r3, [r7, #80]	; 0x50
 8005a4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a56:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005a58:	463b      	mov	r3, r7
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	891b      	ldrh	r3, [r3, #8]
 8005a5e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005a62:	463b      	mov	r3, r7
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	6959      	ldr	r1, [r3, #20]
 8005a68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005a72:	1d38      	adds	r0, r7, #4
 8005a74:	6800      	ldr	r0, [r0, #0]
 8005a76:	f000 ffd1 	bl	8006a1c <USB_WritePMA>
            ep->xfer_buff += len;
 8005a7a:	463b      	mov	r3, r7
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	695a      	ldr	r2, [r3, #20]
 8005a80:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a84:	441a      	add	r2, r3
 8005a86:	463b      	mov	r3, r7
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005a8c:	463b      	mov	r3, r7
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	6a1a      	ldr	r2, [r3, #32]
 8005a92:	463b      	mov	r3, r7
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d909      	bls.n	8005ab0 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 8005a9c:	463b      	mov	r3, r7
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	6a1a      	ldr	r2, [r3, #32]
 8005aa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005aa6:	1ad2      	subs	r2, r2, r3
 8005aa8:	463b      	mov	r3, r7
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	621a      	str	r2, [r3, #32]
 8005aae:	e008      	b.n	8005ac2 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8005ab0:	463b      	mov	r3, r7
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8005aba:	463b      	mov	r3, r7
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005ac2:	1d3b      	adds	r3, r7, #4
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	647b      	str	r3, [r7, #68]	; 0x44
 8005ac8:	463b      	mov	r3, r7
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	785b      	ldrb	r3, [r3, #1]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d164      	bne.n	8005b9c <USB_EPStartXfer+0x63c>
 8005ad2:	1d3b      	adds	r3, r7, #4
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ad8:	1d3b      	adds	r3, r7, #4
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ae6:	4413      	add	r3, r2
 8005ae8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005aea:	463b      	mov	r3, r7
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	011a      	lsls	r2, r3, #4
 8005af2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005af4:	4413      	add	r3, r2
 8005af6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005afa:	63bb      	str	r3, [r7, #56]	; 0x38
 8005afc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d112      	bne.n	8005b2a <USB_EPStartXfer+0x5ca>
 8005b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b06:	881b      	ldrh	r3, [r3, #0]
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005b0e:	b29a      	uxth	r2, r3
 8005b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b12:	801a      	strh	r2, [r3, #0]
 8005b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b16:	881b      	ldrh	r3, [r3, #0]
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b26:	801a      	strh	r2, [r3, #0]
 8005b28:	e054      	b.n	8005bd4 <USB_EPStartXfer+0x674>
 8005b2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b2e:	2b3e      	cmp	r3, #62	; 0x3e
 8005b30:	d817      	bhi.n	8005b62 <USB_EPStartXfer+0x602>
 8005b32:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b36:	085b      	lsrs	r3, r3, #1
 8005b38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005b3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b40:	f003 0301 	and.w	r3, r3, #1
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d004      	beq.n	8005b52 <USB_EPStartXfer+0x5f2>
 8005b48:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005b4c:	3301      	adds	r3, #1
 8005b4e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005b52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	029b      	lsls	r3, r3, #10
 8005b5a:	b29a      	uxth	r2, r3
 8005b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b5e:	801a      	strh	r2, [r3, #0]
 8005b60:	e038      	b.n	8005bd4 <USB_EPStartXfer+0x674>
 8005b62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b66:	095b      	lsrs	r3, r3, #5
 8005b68:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005b6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b70:	f003 031f 	and.w	r3, r3, #31
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d104      	bne.n	8005b82 <USB_EPStartXfer+0x622>
 8005b78:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005b82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	029b      	lsls	r3, r3, #10
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b98:	801a      	strh	r2, [r3, #0]
 8005b9a:	e01b      	b.n	8005bd4 <USB_EPStartXfer+0x674>
 8005b9c:	463b      	mov	r3, r7
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	785b      	ldrb	r3, [r3, #1]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d116      	bne.n	8005bd4 <USB_EPStartXfer+0x674>
 8005ba6:	1d3b      	adds	r3, r7, #4
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bb4:	4413      	add	r3, r2
 8005bb6:	647b      	str	r3, [r7, #68]	; 0x44
 8005bb8:	463b      	mov	r3, r7
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	011a      	lsls	r2, r3, #4
 8005bc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bc2:	4413      	add	r3, r2
 8005bc4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005bc8:	643b      	str	r3, [r7, #64]	; 0x40
 8005bca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005bce:	b29a      	uxth	r2, r3
 8005bd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bd2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005bd4:	463b      	mov	r3, r7
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	895b      	ldrh	r3, [r3, #10]
 8005bda:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005bde:	463b      	mov	r3, r7
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6959      	ldr	r1, [r3, #20]
 8005be4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005bee:	1d38      	adds	r0, r7, #4
 8005bf0:	6800      	ldr	r0, [r0, #0]
 8005bf2:	f000 ff13 	bl	8006a1c <USB_WritePMA>
 8005bf6:	e1e2      	b.n	8005fbe <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005bf8:	463b      	mov	r3, r7
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	6a1b      	ldr	r3, [r3, #32]
 8005bfe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8005c02:	1d3b      	adds	r3, r7, #4
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	463b      	mov	r3, r7
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	781b      	ldrb	r3, [r3, #0]
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	4413      	add	r3, r2
 8005c10:	881b      	ldrh	r3, [r3, #0]
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8005c18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c1c:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8005c20:	1d3b      	adds	r3, r7, #4
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	463b      	mov	r3, r7
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	441a      	add	r2, r3
 8005c2e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8005c32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005c46:	1d3b      	adds	r3, r7, #4
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	663b      	str	r3, [r7, #96]	; 0x60
 8005c4c:	1d3b      	adds	r3, r7, #4
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	461a      	mov	r2, r3
 8005c58:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005c5a:	4413      	add	r3, r2
 8005c5c:	663b      	str	r3, [r7, #96]	; 0x60
 8005c5e:	463b      	mov	r3, r7
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	781b      	ldrb	r3, [r3, #0]
 8005c64:	011a      	lsls	r2, r3, #4
 8005c66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005c68:	4413      	add	r3, r2
 8005c6a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005c6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005c74:	b29a      	uxth	r2, r3
 8005c76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c78:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005c7a:	463b      	mov	r3, r7
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	891b      	ldrh	r3, [r3, #8]
 8005c80:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005c84:	463b      	mov	r3, r7
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	6959      	ldr	r1, [r3, #20]
 8005c8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005c94:	1d38      	adds	r0, r7, #4
 8005c96:	6800      	ldr	r0, [r0, #0]
 8005c98:	f000 fec0 	bl	8006a1c <USB_WritePMA>
 8005c9c:	e18f      	b.n	8005fbe <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005c9e:	1d3b      	adds	r3, r7, #4
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	463b      	mov	r3, r7
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	4413      	add	r3, r2
 8005cac:	881b      	ldrh	r3, [r3, #0]
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	f000 808f 	beq.w	8005dd8 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005cba:	1d3b      	adds	r3, r7, #4
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	67bb      	str	r3, [r7, #120]	; 0x78
 8005cc0:	463b      	mov	r3, r7
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	785b      	ldrb	r3, [r3, #1]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d164      	bne.n	8005d94 <USB_EPStartXfer+0x834>
 8005cca:	1d3b      	adds	r3, r7, #4
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	673b      	str	r3, [r7, #112]	; 0x70
 8005cd0:	1d3b      	adds	r3, r7, #4
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	461a      	mov	r2, r3
 8005cdc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005cde:	4413      	add	r3, r2
 8005ce0:	673b      	str	r3, [r7, #112]	; 0x70
 8005ce2:	463b      	mov	r3, r7
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	011a      	lsls	r2, r3, #4
 8005cea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005cec:	4413      	add	r3, r2
 8005cee:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005cf2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005cf4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d112      	bne.n	8005d22 <USB_EPStartXfer+0x7c2>
 8005cfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cfe:	881b      	ldrh	r3, [r3, #0]
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d0a:	801a      	strh	r2, [r3, #0]
 8005d0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d0e:	881b      	ldrh	r3, [r3, #0]
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d1a:	b29a      	uxth	r2, r3
 8005d1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d1e:	801a      	strh	r2, [r3, #0]
 8005d20:	e054      	b.n	8005dcc <USB_EPStartXfer+0x86c>
 8005d22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d26:	2b3e      	cmp	r3, #62	; 0x3e
 8005d28:	d817      	bhi.n	8005d5a <USB_EPStartXfer+0x7fa>
 8005d2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d2e:	085b      	lsrs	r3, r3, #1
 8005d30:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005d34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d38:	f003 0301 	and.w	r3, r3, #1
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d004      	beq.n	8005d4a <USB_EPStartXfer+0x7ea>
 8005d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d44:	3301      	adds	r3, #1
 8005d46:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	029b      	lsls	r3, r3, #10
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d56:	801a      	strh	r2, [r3, #0]
 8005d58:	e038      	b.n	8005dcc <USB_EPStartXfer+0x86c>
 8005d5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d5e:	095b      	lsrs	r3, r3, #5
 8005d60:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005d64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d68:	f003 031f 	and.w	r3, r3, #31
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d104      	bne.n	8005d7a <USB_EPStartXfer+0x81a>
 8005d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d74:	3b01      	subs	r3, #1
 8005d76:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005d7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	029b      	lsls	r3, r3, #10
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d8c:	b29a      	uxth	r2, r3
 8005d8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d90:	801a      	strh	r2, [r3, #0]
 8005d92:	e01b      	b.n	8005dcc <USB_EPStartXfer+0x86c>
 8005d94:	463b      	mov	r3, r7
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	785b      	ldrb	r3, [r3, #1]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d116      	bne.n	8005dcc <USB_EPStartXfer+0x86c>
 8005d9e:	1d3b      	adds	r3, r7, #4
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	461a      	mov	r2, r3
 8005daa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005dac:	4413      	add	r3, r2
 8005dae:	67bb      	str	r3, [r7, #120]	; 0x78
 8005db0:	463b      	mov	r3, r7
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	011a      	lsls	r2, r3, #4
 8005db8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005dba:	4413      	add	r3, r2
 8005dbc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005dc0:	677b      	str	r3, [r7, #116]	; 0x74
 8005dc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005dca:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005dcc:	463b      	mov	r3, r7
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	895b      	ldrh	r3, [r3, #10]
 8005dd2:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8005dd6:	e097      	b.n	8005f08 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005dd8:	463b      	mov	r3, r7
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	785b      	ldrb	r3, [r3, #1]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d168      	bne.n	8005eb4 <USB_EPStartXfer+0x954>
 8005de2:	1d3b      	adds	r3, r7, #4
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005dea:	1d3b      	adds	r3, r7, #4
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	461a      	mov	r2, r3
 8005df6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005dfa:	4413      	add	r3, r2
 8005dfc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005e00:	463b      	mov	r3, r7
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	011a      	lsls	r2, r3, #4
 8005e08:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005e12:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005e14:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d112      	bne.n	8005e42 <USB_EPStartXfer+0x8e2>
 8005e1c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005e1e:	881b      	ldrh	r3, [r3, #0]
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005e2a:	801a      	strh	r2, [r3, #0]
 8005e2c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005e2e:	881b      	ldrh	r3, [r3, #0]
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e3a:	b29a      	uxth	r2, r3
 8005e3c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005e3e:	801a      	strh	r2, [r3, #0]
 8005e40:	e05d      	b.n	8005efe <USB_EPStartXfer+0x99e>
 8005e42:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e46:	2b3e      	cmp	r3, #62	; 0x3e
 8005e48:	d817      	bhi.n	8005e7a <USB_EPStartXfer+0x91a>
 8005e4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e4e:	085b      	lsrs	r3, r3, #1
 8005e50:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005e54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e58:	f003 0301 	and.w	r3, r3, #1
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d004      	beq.n	8005e6a <USB_EPStartXfer+0x90a>
 8005e60:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005e64:	3301      	adds	r3, #1
 8005e66:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005e6a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	029b      	lsls	r3, r3, #10
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005e76:	801a      	strh	r2, [r3, #0]
 8005e78:	e041      	b.n	8005efe <USB_EPStartXfer+0x99e>
 8005e7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e7e:	095b      	lsrs	r3, r3, #5
 8005e80:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005e84:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e88:	f003 031f 	and.w	r3, r3, #31
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d104      	bne.n	8005e9a <USB_EPStartXfer+0x93a>
 8005e90:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005e94:	3b01      	subs	r3, #1
 8005e96:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005e9a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	029b      	lsls	r3, r3, #10
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ea8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005eac:	b29a      	uxth	r2, r3
 8005eae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005eb0:	801a      	strh	r2, [r3, #0]
 8005eb2:	e024      	b.n	8005efe <USB_EPStartXfer+0x99e>
 8005eb4:	463b      	mov	r3, r7
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	785b      	ldrb	r3, [r3, #1]
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d11f      	bne.n	8005efe <USB_EPStartXfer+0x99e>
 8005ebe:	1d3b      	adds	r3, r7, #4
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ec6:	1d3b      	adds	r3, r7, #4
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005ed6:	4413      	add	r3, r2
 8005ed8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005edc:	463b      	mov	r3, r7
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	781b      	ldrb	r3, [r3, #0]
 8005ee2:	011a      	lsls	r2, r3, #4
 8005ee4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005ee8:	4413      	add	r3, r2
 8005eea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005eee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005ef2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ef6:	b29a      	uxth	r2, r3
 8005ef8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005efc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005efe:	463b      	mov	r3, r7
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	891b      	ldrh	r3, [r3, #8]
 8005f04:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005f08:	463b      	mov	r3, r7
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6959      	ldr	r1, [r3, #20]
 8005f0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005f18:	1d38      	adds	r0, r7, #4
 8005f1a:	6800      	ldr	r0, [r0, #0]
 8005f1c:	f000 fd7e 	bl	8006a1c <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8005f20:	463b      	mov	r3, r7
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	785b      	ldrb	r3, [r3, #1]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d122      	bne.n	8005f70 <USB_EPStartXfer+0xa10>
 8005f2a:	1d3b      	adds	r3, r7, #4
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	463b      	mov	r3, r7
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	4413      	add	r3, r2
 8005f38:	881b      	ldrh	r3, [r3, #0]
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f44:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8005f48:	1d3b      	adds	r3, r7, #4
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	463b      	mov	r3, r7
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	441a      	add	r2, r3
 8005f56:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8005f5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f66:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	8013      	strh	r3, [r2, #0]
 8005f6e:	e026      	b.n	8005fbe <USB_EPStartXfer+0xa5e>
 8005f70:	463b      	mov	r3, r7
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	785b      	ldrb	r3, [r3, #1]
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d121      	bne.n	8005fbe <USB_EPStartXfer+0xa5e>
 8005f7a:	1d3b      	adds	r3, r7, #4
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	463b      	mov	r3, r7
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	781b      	ldrb	r3, [r3, #0]
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	4413      	add	r3, r2
 8005f88:	881b      	ldrh	r3, [r3, #0]
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f94:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8005f98:	1d3b      	adds	r3, r7, #4
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	463b      	mov	r3, r7
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	441a      	add	r2, r3
 8005fa6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8005faa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005fae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005fb2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005fbe:	1d3b      	adds	r3, r7, #4
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	463b      	mov	r3, r7
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	4413      	add	r3, r2
 8005fcc:	881b      	ldrh	r3, [r3, #0]
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	f107 020e 	add.w	r2, r7, #14
 8005fd4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fdc:	8013      	strh	r3, [r2, #0]
 8005fde:	f107 030e 	add.w	r3, r7, #14
 8005fe2:	f107 020e 	add.w	r2, r7, #14
 8005fe6:	8812      	ldrh	r2, [r2, #0]
 8005fe8:	f082 0210 	eor.w	r2, r2, #16
 8005fec:	801a      	strh	r2, [r3, #0]
 8005fee:	f107 030e 	add.w	r3, r7, #14
 8005ff2:	f107 020e 	add.w	r2, r7, #14
 8005ff6:	8812      	ldrh	r2, [r2, #0]
 8005ff8:	f082 0220 	eor.w	r2, r2, #32
 8005ffc:	801a      	strh	r2, [r3, #0]
 8005ffe:	1d3b      	adds	r3, r7, #4
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	463b      	mov	r3, r7
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	009b      	lsls	r3, r3, #2
 800600a:	441a      	add	r2, r3
 800600c:	f107 030e 	add.w	r3, r7, #14
 8006010:	881b      	ldrh	r3, [r3, #0]
 8006012:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006016:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800601a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800601e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006022:	b29b      	uxth	r3, r3
 8006024:	8013      	strh	r3, [r2, #0]
 8006026:	e3b5      	b.n	8006794 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006028:	463b      	mov	r3, r7
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	7b1b      	ldrb	r3, [r3, #12]
 800602e:	2b00      	cmp	r3, #0
 8006030:	f040 8090 	bne.w	8006154 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006034:	463b      	mov	r3, r7
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	699a      	ldr	r2, [r3, #24]
 800603a:	463b      	mov	r3, r7
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	429a      	cmp	r2, r3
 8006042:	d90e      	bls.n	8006062 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 8006044:	463b      	mov	r3, r7
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 800604e:	463b      	mov	r3, r7
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	699a      	ldr	r2, [r3, #24]
 8006054:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006058:	1ad2      	subs	r2, r2, r3
 800605a:	463b      	mov	r3, r7
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	619a      	str	r2, [r3, #24]
 8006060:	e008      	b.n	8006074 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 8006062:	463b      	mov	r3, r7
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 800606c:	463b      	mov	r3, r7
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2200      	movs	r2, #0
 8006072:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006074:	1d3b      	adds	r3, r7, #4
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800607c:	1d3b      	adds	r3, r7, #4
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006084:	b29b      	uxth	r3, r3
 8006086:	461a      	mov	r2, r3
 8006088:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800608c:	4413      	add	r3, r2
 800608e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006092:	463b      	mov	r3, r7
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	011a      	lsls	r2, r3, #4
 800609a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800609e:	4413      	add	r3, r2
 80060a0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80060a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80060a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d116      	bne.n	80060de <USB_EPStartXfer+0xb7e>
 80060b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80060b4:	881b      	ldrh	r3, [r3, #0]
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80060bc:	b29a      	uxth	r2, r3
 80060be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80060c2:	801a      	strh	r2, [r3, #0]
 80060c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80060c8:	881b      	ldrh	r3, [r3, #0]
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060d4:	b29a      	uxth	r2, r3
 80060d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80060da:	801a      	strh	r2, [r3, #0]
 80060dc:	e32c      	b.n	8006738 <USB_EPStartXfer+0x11d8>
 80060de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060e2:	2b3e      	cmp	r3, #62	; 0x3e
 80060e4:	d818      	bhi.n	8006118 <USB_EPStartXfer+0xbb8>
 80060e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060ea:	085b      	lsrs	r3, r3, #1
 80060ec:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80060f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060f4:	f003 0301 	and.w	r3, r3, #1
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d004      	beq.n	8006106 <USB_EPStartXfer+0xba6>
 80060fc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006100:	3301      	adds	r3, #1
 8006102:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006106:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800610a:	b29b      	uxth	r3, r3
 800610c:	029b      	lsls	r3, r3, #10
 800610e:	b29a      	uxth	r2, r3
 8006110:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006114:	801a      	strh	r2, [r3, #0]
 8006116:	e30f      	b.n	8006738 <USB_EPStartXfer+0x11d8>
 8006118:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800611c:	095b      	lsrs	r3, r3, #5
 800611e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006122:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006126:	f003 031f 	and.w	r3, r3, #31
 800612a:	2b00      	cmp	r3, #0
 800612c:	d104      	bne.n	8006138 <USB_EPStartXfer+0xbd8>
 800612e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006132:	3b01      	subs	r3, #1
 8006134:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006138:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800613c:	b29b      	uxth	r3, r3
 800613e:	029b      	lsls	r3, r3, #10
 8006140:	b29b      	uxth	r3, r3
 8006142:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006146:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800614a:	b29a      	uxth	r2, r3
 800614c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006150:	801a      	strh	r2, [r3, #0]
 8006152:	e2f1      	b.n	8006738 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006154:	463b      	mov	r3, r7
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	78db      	ldrb	r3, [r3, #3]
 800615a:	2b02      	cmp	r3, #2
 800615c:	f040 818f 	bne.w	800647e <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006160:	463b      	mov	r3, r7
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	785b      	ldrb	r3, [r3, #1]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d175      	bne.n	8006256 <USB_EPStartXfer+0xcf6>
 800616a:	1d3b      	adds	r3, r7, #4
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006172:	1d3b      	adds	r3, r7, #4
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800617a:	b29b      	uxth	r3, r3
 800617c:	461a      	mov	r2, r3
 800617e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006182:	4413      	add	r3, r2
 8006184:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006188:	463b      	mov	r3, r7
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	781b      	ldrb	r3, [r3, #0]
 800618e:	011a      	lsls	r2, r3, #4
 8006190:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006194:	4413      	add	r3, r2
 8006196:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800619a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800619e:	463b      	mov	r3, r7
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	691b      	ldr	r3, [r3, #16]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d116      	bne.n	80061d6 <USB_EPStartXfer+0xc76>
 80061a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80061ac:	881b      	ldrh	r3, [r3, #0]
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80061b4:	b29a      	uxth	r2, r3
 80061b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80061ba:	801a      	strh	r2, [r3, #0]
 80061bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80061c0:	881b      	ldrh	r3, [r3, #0]
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061cc:	b29a      	uxth	r2, r3
 80061ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80061d2:	801a      	strh	r2, [r3, #0]
 80061d4:	e065      	b.n	80062a2 <USB_EPStartXfer+0xd42>
 80061d6:	463b      	mov	r3, r7
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	691b      	ldr	r3, [r3, #16]
 80061dc:	2b3e      	cmp	r3, #62	; 0x3e
 80061de:	d81a      	bhi.n	8006216 <USB_EPStartXfer+0xcb6>
 80061e0:	463b      	mov	r3, r7
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	085b      	lsrs	r3, r3, #1
 80061e8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80061ec:	463b      	mov	r3, r7
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	691b      	ldr	r3, [r3, #16]
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d004      	beq.n	8006204 <USB_EPStartXfer+0xca4>
 80061fa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80061fe:	3301      	adds	r3, #1
 8006200:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006204:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006208:	b29b      	uxth	r3, r3
 800620a:	029b      	lsls	r3, r3, #10
 800620c:	b29a      	uxth	r2, r3
 800620e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006212:	801a      	strh	r2, [r3, #0]
 8006214:	e045      	b.n	80062a2 <USB_EPStartXfer+0xd42>
 8006216:	463b      	mov	r3, r7
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	691b      	ldr	r3, [r3, #16]
 800621c:	095b      	lsrs	r3, r3, #5
 800621e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006222:	463b      	mov	r3, r7
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	691b      	ldr	r3, [r3, #16]
 8006228:	f003 031f 	and.w	r3, r3, #31
 800622c:	2b00      	cmp	r3, #0
 800622e:	d104      	bne.n	800623a <USB_EPStartXfer+0xcda>
 8006230:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006234:	3b01      	subs	r3, #1
 8006236:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800623a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800623e:	b29b      	uxth	r3, r3
 8006240:	029b      	lsls	r3, r3, #10
 8006242:	b29b      	uxth	r3, r3
 8006244:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006248:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800624c:	b29a      	uxth	r2, r3
 800624e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006252:	801a      	strh	r2, [r3, #0]
 8006254:	e025      	b.n	80062a2 <USB_EPStartXfer+0xd42>
 8006256:	463b      	mov	r3, r7
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	785b      	ldrb	r3, [r3, #1]
 800625c:	2b01      	cmp	r3, #1
 800625e:	d120      	bne.n	80062a2 <USB_EPStartXfer+0xd42>
 8006260:	1d3b      	adds	r3, r7, #4
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006268:	1d3b      	adds	r3, r7, #4
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006270:	b29b      	uxth	r3, r3
 8006272:	461a      	mov	r2, r3
 8006274:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006278:	4413      	add	r3, r2
 800627a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800627e:	463b      	mov	r3, r7
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	011a      	lsls	r2, r3, #4
 8006286:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800628a:	4413      	add	r3, r2
 800628c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006290:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006294:	463b      	mov	r3, r7
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	b29a      	uxth	r2, r3
 800629c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80062a0:	801a      	strh	r2, [r3, #0]
 80062a2:	1d3b      	adds	r3, r7, #4
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80062aa:	463b      	mov	r3, r7
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	785b      	ldrb	r3, [r3, #1]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d175      	bne.n	80063a0 <USB_EPStartXfer+0xe40>
 80062b4:	1d3b      	adds	r3, r7, #4
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80062bc:	1d3b      	adds	r3, r7, #4
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	461a      	mov	r2, r3
 80062c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80062cc:	4413      	add	r3, r2
 80062ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80062d2:	463b      	mov	r3, r7
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	011a      	lsls	r2, r3, #4
 80062da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80062de:	4413      	add	r3, r2
 80062e0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80062e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80062e8:	463b      	mov	r3, r7
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d116      	bne.n	8006320 <USB_EPStartXfer+0xdc0>
 80062f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80062f6:	881b      	ldrh	r3, [r3, #0]
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80062fe:	b29a      	uxth	r2, r3
 8006300:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006304:	801a      	strh	r2, [r3, #0]
 8006306:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800630a:	881b      	ldrh	r3, [r3, #0]
 800630c:	b29b      	uxth	r3, r3
 800630e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006312:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006316:	b29a      	uxth	r2, r3
 8006318:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800631c:	801a      	strh	r2, [r3, #0]
 800631e:	e061      	b.n	80063e4 <USB_EPStartXfer+0xe84>
 8006320:	463b      	mov	r3, r7
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	2b3e      	cmp	r3, #62	; 0x3e
 8006328:	d81a      	bhi.n	8006360 <USB_EPStartXfer+0xe00>
 800632a:	463b      	mov	r3, r7
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	085b      	lsrs	r3, r3, #1
 8006332:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006336:	463b      	mov	r3, r7
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	691b      	ldr	r3, [r3, #16]
 800633c:	f003 0301 	and.w	r3, r3, #1
 8006340:	2b00      	cmp	r3, #0
 8006342:	d004      	beq.n	800634e <USB_EPStartXfer+0xdee>
 8006344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006348:	3301      	adds	r3, #1
 800634a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800634e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006352:	b29b      	uxth	r3, r3
 8006354:	029b      	lsls	r3, r3, #10
 8006356:	b29a      	uxth	r2, r3
 8006358:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800635c:	801a      	strh	r2, [r3, #0]
 800635e:	e041      	b.n	80063e4 <USB_EPStartXfer+0xe84>
 8006360:	463b      	mov	r3, r7
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	095b      	lsrs	r3, r3, #5
 8006368:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800636c:	463b      	mov	r3, r7
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	f003 031f 	and.w	r3, r3, #31
 8006376:	2b00      	cmp	r3, #0
 8006378:	d104      	bne.n	8006384 <USB_EPStartXfer+0xe24>
 800637a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800637e:	3b01      	subs	r3, #1
 8006380:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006388:	b29b      	uxth	r3, r3
 800638a:	029b      	lsls	r3, r3, #10
 800638c:	b29b      	uxth	r3, r3
 800638e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006392:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006396:	b29a      	uxth	r2, r3
 8006398:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800639c:	801a      	strh	r2, [r3, #0]
 800639e:	e021      	b.n	80063e4 <USB_EPStartXfer+0xe84>
 80063a0:	463b      	mov	r3, r7
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	785b      	ldrb	r3, [r3, #1]
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d11c      	bne.n	80063e4 <USB_EPStartXfer+0xe84>
 80063aa:	1d3b      	adds	r3, r7, #4
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	461a      	mov	r2, r3
 80063b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80063ba:	4413      	add	r3, r2
 80063bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80063c0:	463b      	mov	r3, r7
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	781b      	ldrb	r3, [r3, #0]
 80063c6:	011a      	lsls	r2, r3, #4
 80063c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80063cc:	4413      	add	r3, r2
 80063ce:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80063d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80063d6:	463b      	mov	r3, r7
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	b29a      	uxth	r2, r3
 80063de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80063e2:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80063e4:	463b      	mov	r3, r7
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	69db      	ldr	r3, [r3, #28]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f000 81a4 	beq.w	8006738 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80063f0:	1d3b      	adds	r3, r7, #4
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	463b      	mov	r3, r7
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	781b      	ldrb	r3, [r3, #0]
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	4413      	add	r3, r2
 80063fe:	881b      	ldrh	r3, [r3, #0]
 8006400:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006404:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8006408:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800640c:	2b00      	cmp	r3, #0
 800640e:	d005      	beq.n	800641c <USB_EPStartXfer+0xebc>
 8006410:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8006414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006418:	2b00      	cmp	r3, #0
 800641a:	d10d      	bne.n	8006438 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800641c:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8006420:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006424:	2b00      	cmp	r3, #0
 8006426:	f040 8187 	bne.w	8006738 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800642a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800642e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006432:	2b00      	cmp	r3, #0
 8006434:	f040 8180 	bne.w	8006738 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8006438:	1d3b      	adds	r3, r7, #4
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	463b      	mov	r3, r7
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	4413      	add	r3, r2
 8006446:	881b      	ldrh	r3, [r3, #0]
 8006448:	b29b      	uxth	r3, r3
 800644a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800644e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006452:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8006456:	1d3b      	adds	r3, r7, #4
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	463b      	mov	r3, r7
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	781b      	ldrb	r3, [r3, #0]
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	441a      	add	r2, r3
 8006464:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8006468:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800646c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006470:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006474:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006478:	b29b      	uxth	r3, r3
 800647a:	8013      	strh	r3, [r2, #0]
 800647c:	e15c      	b.n	8006738 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800647e:	463b      	mov	r3, r7
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	78db      	ldrb	r3, [r3, #3]
 8006484:	2b01      	cmp	r3, #1
 8006486:	f040 8155 	bne.w	8006734 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800648a:	463b      	mov	r3, r7
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	699a      	ldr	r2, [r3, #24]
 8006490:	463b      	mov	r3, r7
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	429a      	cmp	r2, r3
 8006498:	d90e      	bls.n	80064b8 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 800649a:	463b      	mov	r3, r7
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	691b      	ldr	r3, [r3, #16]
 80064a0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 80064a4:	463b      	mov	r3, r7
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	699a      	ldr	r2, [r3, #24]
 80064aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80064ae:	1ad2      	subs	r2, r2, r3
 80064b0:	463b      	mov	r3, r7
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	619a      	str	r2, [r3, #24]
 80064b6:	e008      	b.n	80064ca <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 80064b8:	463b      	mov	r3, r7
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 80064c2:	463b      	mov	r3, r7
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	2200      	movs	r2, #0
 80064c8:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80064ca:	463b      	mov	r3, r7
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	785b      	ldrb	r3, [r3, #1]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d16f      	bne.n	80065b4 <USB_EPStartXfer+0x1054>
 80064d4:	1d3b      	adds	r3, r7, #4
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80064dc:	1d3b      	adds	r3, r7, #4
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	461a      	mov	r2, r3
 80064e8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80064ec:	4413      	add	r3, r2
 80064ee:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80064f2:	463b      	mov	r3, r7
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	011a      	lsls	r2, r3, #4
 80064fa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80064fe:	4413      	add	r3, r2
 8006500:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006504:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006508:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800650c:	2b00      	cmp	r3, #0
 800650e:	d116      	bne.n	800653e <USB_EPStartXfer+0xfde>
 8006510:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006514:	881b      	ldrh	r3, [r3, #0]
 8006516:	b29b      	uxth	r3, r3
 8006518:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800651c:	b29a      	uxth	r2, r3
 800651e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006522:	801a      	strh	r2, [r3, #0]
 8006524:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006528:	881b      	ldrh	r3, [r3, #0]
 800652a:	b29b      	uxth	r3, r3
 800652c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006530:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006534:	b29a      	uxth	r2, r3
 8006536:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800653a:	801a      	strh	r2, [r3, #0]
 800653c:	e05f      	b.n	80065fe <USB_EPStartXfer+0x109e>
 800653e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006542:	2b3e      	cmp	r3, #62	; 0x3e
 8006544:	d818      	bhi.n	8006578 <USB_EPStartXfer+0x1018>
 8006546:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800654a:	085b      	lsrs	r3, r3, #1
 800654c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006550:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b00      	cmp	r3, #0
 800655a:	d004      	beq.n	8006566 <USB_EPStartXfer+0x1006>
 800655c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006560:	3301      	adds	r3, #1
 8006562:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006566:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800656a:	b29b      	uxth	r3, r3
 800656c:	029b      	lsls	r3, r3, #10
 800656e:	b29a      	uxth	r2, r3
 8006570:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006574:	801a      	strh	r2, [r3, #0]
 8006576:	e042      	b.n	80065fe <USB_EPStartXfer+0x109e>
 8006578:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800657c:	095b      	lsrs	r3, r3, #5
 800657e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006582:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006586:	f003 031f 	and.w	r3, r3, #31
 800658a:	2b00      	cmp	r3, #0
 800658c:	d104      	bne.n	8006598 <USB_EPStartXfer+0x1038>
 800658e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006592:	3b01      	subs	r3, #1
 8006594:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800659c:	b29b      	uxth	r3, r3
 800659e:	029b      	lsls	r3, r3, #10
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065aa:	b29a      	uxth	r2, r3
 80065ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80065b0:	801a      	strh	r2, [r3, #0]
 80065b2:	e024      	b.n	80065fe <USB_EPStartXfer+0x109e>
 80065b4:	463b      	mov	r3, r7
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	785b      	ldrb	r3, [r3, #1]
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d11f      	bne.n	80065fe <USB_EPStartXfer+0x109e>
 80065be:	1d3b      	adds	r3, r7, #4
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80065c6:	1d3b      	adds	r3, r7, #4
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	461a      	mov	r2, r3
 80065d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80065d6:	4413      	add	r3, r2
 80065d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80065dc:	463b      	mov	r3, r7
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	781b      	ldrb	r3, [r3, #0]
 80065e2:	011a      	lsls	r2, r3, #4
 80065e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80065e8:	4413      	add	r3, r2
 80065ea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80065ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80065f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80065f6:	b29a      	uxth	r2, r3
 80065f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80065fc:	801a      	strh	r2, [r3, #0]
 80065fe:	1d3b      	adds	r3, r7, #4
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006606:	463b      	mov	r3, r7
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	785b      	ldrb	r3, [r3, #1]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d16f      	bne.n	80066f0 <USB_EPStartXfer+0x1190>
 8006610:	1d3b      	adds	r3, r7, #4
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006618:	1d3b      	adds	r3, r7, #4
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006620:	b29b      	uxth	r3, r3
 8006622:	461a      	mov	r2, r3
 8006624:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006628:	4413      	add	r3, r2
 800662a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800662e:	463b      	mov	r3, r7
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	781b      	ldrb	r3, [r3, #0]
 8006634:	011a      	lsls	r2, r3, #4
 8006636:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800663a:	4413      	add	r3, r2
 800663c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006640:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006644:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006648:	2b00      	cmp	r3, #0
 800664a:	d116      	bne.n	800667a <USB_EPStartXfer+0x111a>
 800664c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006650:	881b      	ldrh	r3, [r3, #0]
 8006652:	b29b      	uxth	r3, r3
 8006654:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006658:	b29a      	uxth	r2, r3
 800665a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800665e:	801a      	strh	r2, [r3, #0]
 8006660:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006664:	881b      	ldrh	r3, [r3, #0]
 8006666:	b29b      	uxth	r3, r3
 8006668:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800666c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006670:	b29a      	uxth	r2, r3
 8006672:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006676:	801a      	strh	r2, [r3, #0]
 8006678:	e05e      	b.n	8006738 <USB_EPStartXfer+0x11d8>
 800667a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800667e:	2b3e      	cmp	r3, #62	; 0x3e
 8006680:	d818      	bhi.n	80066b4 <USB_EPStartXfer+0x1154>
 8006682:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006686:	085b      	lsrs	r3, r3, #1
 8006688:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800668c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006690:	f003 0301 	and.w	r3, r3, #1
 8006694:	2b00      	cmp	r3, #0
 8006696:	d004      	beq.n	80066a2 <USB_EPStartXfer+0x1142>
 8006698:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800669c:	3301      	adds	r3, #1
 800669e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80066a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	029b      	lsls	r3, r3, #10
 80066aa:	b29a      	uxth	r2, r3
 80066ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80066b0:	801a      	strh	r2, [r3, #0]
 80066b2:	e041      	b.n	8006738 <USB_EPStartXfer+0x11d8>
 80066b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80066b8:	095b      	lsrs	r3, r3, #5
 80066ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80066be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80066c2:	f003 031f 	and.w	r3, r3, #31
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d104      	bne.n	80066d4 <USB_EPStartXfer+0x1174>
 80066ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066ce:	3b01      	subs	r3, #1
 80066d0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80066d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066d8:	b29b      	uxth	r3, r3
 80066da:	029b      	lsls	r3, r3, #10
 80066dc:	b29b      	uxth	r3, r3
 80066de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066e6:	b29a      	uxth	r2, r3
 80066e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80066ec:	801a      	strh	r2, [r3, #0]
 80066ee:	e023      	b.n	8006738 <USB_EPStartXfer+0x11d8>
 80066f0:	463b      	mov	r3, r7
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	785b      	ldrb	r3, [r3, #1]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d11e      	bne.n	8006738 <USB_EPStartXfer+0x11d8>
 80066fa:	1d3b      	adds	r3, r7, #4
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006702:	b29b      	uxth	r3, r3
 8006704:	461a      	mov	r2, r3
 8006706:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800670a:	4413      	add	r3, r2
 800670c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006710:	463b      	mov	r3, r7
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	011a      	lsls	r2, r3, #4
 8006718:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800671c:	4413      	add	r3, r2
 800671e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006722:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006726:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800672a:	b29a      	uxth	r2, r3
 800672c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006730:	801a      	strh	r2, [r3, #0]
 8006732:	e001      	b.n	8006738 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	e02e      	b.n	8006796 <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006738:	1d3b      	adds	r3, r7, #4
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	463b      	mov	r3, r7
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	4413      	add	r3, r2
 8006746:	881b      	ldrh	r3, [r3, #0]
 8006748:	b29b      	uxth	r3, r3
 800674a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800674e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006752:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8006756:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800675a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800675e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8006762:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8006766:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800676a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800676e:	1d3b      	adds	r3, r7, #4
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	463b      	mov	r3, r7
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	781b      	ldrb	r3, [r3, #0]
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	441a      	add	r2, r3
 800677c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8006780:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006784:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006788:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800678c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006790:	b29b      	uxth	r3, r3
 8006792:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b085      	sub	sp, #20
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	785b      	ldrb	r3, [r3, #1]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d020      	beq.n	80067f4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	4413      	add	r3, r2
 80067bc:	881b      	ldrh	r3, [r3, #0]
 80067be:	b29b      	uxth	r3, r3
 80067c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067c8:	81bb      	strh	r3, [r7, #12]
 80067ca:	89bb      	ldrh	r3, [r7, #12]
 80067cc:	f083 0310 	eor.w	r3, r3, #16
 80067d0:	81bb      	strh	r3, [r7, #12]
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	781b      	ldrb	r3, [r3, #0]
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	441a      	add	r2, r3
 80067dc:	89bb      	ldrh	r3, [r7, #12]
 80067de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80067e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80067e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	8013      	strh	r3, [r2, #0]
 80067f2:	e01f      	b.n	8006834 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	781b      	ldrb	r3, [r3, #0]
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	4413      	add	r3, r2
 80067fe:	881b      	ldrh	r3, [r3, #0]
 8006800:	b29b      	uxth	r3, r3
 8006802:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006806:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800680a:	81fb      	strh	r3, [r7, #14]
 800680c:	89fb      	ldrh	r3, [r7, #14]
 800680e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006812:	81fb      	strh	r3, [r7, #14]
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	781b      	ldrb	r3, [r3, #0]
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	441a      	add	r2, r3
 800681e:	89fb      	ldrh	r3, [r7, #14]
 8006820:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006824:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006828:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800682c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006830:	b29b      	uxth	r3, r3
 8006832:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006834:	2300      	movs	r3, #0
}
 8006836:	4618      	mov	r0, r3
 8006838:	3714      	adds	r7, #20
 800683a:	46bd      	mov	sp, r7
 800683c:	bc80      	pop	{r7}
 800683e:	4770      	bx	lr

08006840 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006840:	b480      	push	{r7}
 8006842:	b087      	sub	sp, #28
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
 8006848:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	7b1b      	ldrb	r3, [r3, #12]
 800684e:	2b00      	cmp	r3, #0
 8006850:	f040 809d 	bne.w	800698e <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	785b      	ldrb	r3, [r3, #1]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d04c      	beq.n	80068f6 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800685c:	687a      	ldr	r2, [r7, #4]
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	4413      	add	r3, r2
 8006866:	881b      	ldrh	r3, [r3, #0]
 8006868:	823b      	strh	r3, [r7, #16]
 800686a:	8a3b      	ldrh	r3, [r7, #16]
 800686c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006870:	2b00      	cmp	r3, #0
 8006872:	d01b      	beq.n	80068ac <USB_EPClearStall+0x6c>
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	881b      	ldrh	r3, [r3, #0]
 8006880:	b29b      	uxth	r3, r3
 8006882:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800688a:	81fb      	strh	r3, [r7, #14]
 800688c:	687a      	ldr	r2, [r7, #4]
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	441a      	add	r2, r3
 8006896:	89fb      	ldrh	r3, [r7, #14]
 8006898:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800689c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068a4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	78db      	ldrb	r3, [r3, #3]
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d06c      	beq.n	800698e <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4413      	add	r3, r2
 80068be:	881b      	ldrh	r3, [r3, #0]
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068ca:	81bb      	strh	r3, [r7, #12]
 80068cc:	89bb      	ldrh	r3, [r7, #12]
 80068ce:	f083 0320 	eor.w	r3, r3, #32
 80068d2:	81bb      	strh	r3, [r7, #12]
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	441a      	add	r2, r3
 80068de:	89bb      	ldrh	r3, [r7, #12]
 80068e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	8013      	strh	r3, [r2, #0]
 80068f4:	e04b      	b.n	800698e <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	4413      	add	r3, r2
 8006900:	881b      	ldrh	r3, [r3, #0]
 8006902:	82fb      	strh	r3, [r7, #22]
 8006904:	8afb      	ldrh	r3, [r7, #22]
 8006906:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d01b      	beq.n	8006946 <USB_EPClearStall+0x106>
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	4413      	add	r3, r2
 8006918:	881b      	ldrh	r3, [r3, #0]
 800691a:	b29b      	uxth	r3, r3
 800691c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006924:	82bb      	strh	r3, [r7, #20]
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	441a      	add	r2, r3
 8006930:	8abb      	ldrh	r3, [r7, #20]
 8006932:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006936:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800693a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800693e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006942:	b29b      	uxth	r3, r3
 8006944:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	4413      	add	r3, r2
 8006950:	881b      	ldrh	r3, [r3, #0]
 8006952:	b29b      	uxth	r3, r3
 8006954:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006958:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800695c:	827b      	strh	r3, [r7, #18]
 800695e:	8a7b      	ldrh	r3, [r7, #18]
 8006960:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006964:	827b      	strh	r3, [r7, #18]
 8006966:	8a7b      	ldrh	r3, [r7, #18]
 8006968:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800696c:	827b      	strh	r3, [r7, #18]
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	441a      	add	r2, r3
 8006978:	8a7b      	ldrh	r3, [r7, #18]
 800697a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800697e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006982:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006986:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800698a:	b29b      	uxth	r3, r3
 800698c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	371c      	adds	r7, #28
 8006994:	46bd      	mov	sp, r7
 8006996:	bc80      	pop	{r7}
 8006998:	4770      	bx	lr

0800699a <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800699a:	b480      	push	{r7}
 800699c:	b083      	sub	sp, #12
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
 80069a2:	460b      	mov	r3, r1
 80069a4:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80069a6:	78fb      	ldrb	r3, [r7, #3]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d103      	bne.n	80069b4 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2280      	movs	r2, #128	; 0x80
 80069b0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80069b4:	2300      	movs	r3, #0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	370c      	adds	r7, #12
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bc80      	pop	{r7}
 80069be:	4770      	bx	lr

080069c0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	370c      	adds	r7, #12
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bc80      	pop	{r7}
 80069d2:	4770      	bx	lr

080069d4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b083      	sub	sp, #12
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80069dc:	2300      	movs	r3, #0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	370c      	adds	r7, #12
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bc80      	pop	{r7}
 80069e6:	4770      	bx	lr

080069e8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b085      	sub	sp, #20
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80069fa:	68fb      	ldr	r3, [r7, #12]
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3714      	adds	r7, #20
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bc80      	pop	{r7}
 8006a04:	4770      	bx	lr

08006a06 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006a06:	b480      	push	{r7}
 8006a08:	b083      	sub	sp, #12
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
 8006a0e:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bc80      	pop	{r7}
 8006a1a:	4770      	bx	lr

08006a1c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b08d      	sub	sp, #52	; 0x34
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	60f8      	str	r0, [r7, #12]
 8006a24:	60b9      	str	r1, [r7, #8]
 8006a26:	4611      	mov	r1, r2
 8006a28:	461a      	mov	r2, r3
 8006a2a:	460b      	mov	r3, r1
 8006a2c:	80fb      	strh	r3, [r7, #6]
 8006a2e:	4613      	mov	r3, r2
 8006a30:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006a32:	88bb      	ldrh	r3, [r7, #4]
 8006a34:	3301      	adds	r3, #1
 8006a36:	085b      	lsrs	r3, r3, #1
 8006a38:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006a42:	88fb      	ldrh	r3, [r7, #6]
 8006a44:	005a      	lsls	r2, r3, #1
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	4413      	add	r3, r2
 8006a4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a4e:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a54:	e01e      	b.n	8006a94 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8006a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8006a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a5e:	3301      	adds	r3, #1
 8006a60:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8006a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a64:	781b      	ldrb	r3, [r3, #0]
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	021b      	lsls	r3, r3, #8
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a7a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a7e:	3302      	adds	r3, #2
 8006a80:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8006a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a84:	3302      	adds	r3, #2
 8006a86:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8006a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8006a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a90:	3b01      	subs	r3, #1
 8006a92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d1dd      	bne.n	8006a56 <USB_WritePMA+0x3a>
  }
}
 8006a9a:	bf00      	nop
 8006a9c:	3734      	adds	r7, #52	; 0x34
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bc80      	pop	{r7}
 8006aa2:	4770      	bx	lr

08006aa4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b08b      	sub	sp, #44	; 0x2c
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	4611      	mov	r1, r2
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	460b      	mov	r3, r1
 8006ab4:	80fb      	strh	r3, [r7, #6]
 8006ab6:	4613      	mov	r3, r2
 8006ab8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006aba:	88bb      	ldrh	r3, [r7, #4]
 8006abc:	085b      	lsrs	r3, r3, #1
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006aca:	88fb      	ldrh	r3, [r7, #6]
 8006acc:	005a      	lsls	r2, r3, #1
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	4413      	add	r3, r2
 8006ad2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ad6:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	627b      	str	r3, [r7, #36]	; 0x24
 8006adc:	e01b      	b.n	8006b16 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8006ade:	6a3b      	ldr	r3, [r7, #32]
 8006ae0:	881b      	ldrh	r3, [r3, #0]
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006ae6:	6a3b      	ldr	r3, [r7, #32]
 8006ae8:	3302      	adds	r3, #2
 8006aea:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	b2da      	uxtb	r2, r3
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	3301      	adds	r3, #1
 8006af8:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	0a1b      	lsrs	r3, r3, #8
 8006afe:	b2da      	uxtb	r2, r3
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	3301      	adds	r3, #1
 8006b08:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006b0a:	6a3b      	ldr	r3, [r7, #32]
 8006b0c:	3302      	adds	r3, #2
 8006b0e:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8006b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b12:	3b01      	subs	r3, #1
 8006b14:	627b      	str	r3, [r7, #36]	; 0x24
 8006b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d1e0      	bne.n	8006ade <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8006b1c:	88bb      	ldrh	r3, [r7, #4]
 8006b1e:	f003 0301 	and.w	r3, r3, #1
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d007      	beq.n	8006b38 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8006b28:	6a3b      	ldr	r3, [r7, #32]
 8006b2a:	881b      	ldrh	r3, [r3, #0]
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	b2da      	uxtb	r2, r3
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	701a      	strb	r2, [r3, #0]
  }
}
 8006b38:	bf00      	nop
 8006b3a:	372c      	adds	r7, #44	; 0x2c
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bc80      	pop	{r7}
 8006b40:	4770      	bx	lr

08006b42 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006b42:	b580      	push	{r7, lr}
 8006b44:	b084      	sub	sp, #16
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
 8006b4a:	460b      	mov	r3, r1
 8006b4c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	7c1b      	ldrb	r3, [r3, #16]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d115      	bne.n	8006b86 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006b5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006b5e:	2202      	movs	r2, #2
 8006b60:	2181      	movs	r1, #129	; 0x81
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f001 fe25 	bl	80087b2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006b6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006b72:	2202      	movs	r2, #2
 8006b74:	2101      	movs	r1, #1
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f001 fe1b 	bl	80087b2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8006b84:	e012      	b.n	8006bac <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006b86:	2340      	movs	r3, #64	; 0x40
 8006b88:	2202      	movs	r2, #2
 8006b8a:	2181      	movs	r1, #129	; 0x81
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f001 fe10 	bl	80087b2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2201      	movs	r2, #1
 8006b96:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006b98:	2340      	movs	r3, #64	; 0x40
 8006b9a:	2202      	movs	r2, #2
 8006b9c:	2101      	movs	r1, #1
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f001 fe07 	bl	80087b2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006bac:	2308      	movs	r3, #8
 8006bae:	2203      	movs	r2, #3
 8006bb0:	2182      	movs	r1, #130	; 0x82
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f001 fdfd 	bl	80087b2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006bbe:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006bc2:	f001 ff1d 	bl	8008a00 <USBD_static_malloc>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d102      	bne.n	8006bde <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	73fb      	strb	r3, [r7, #15]
 8006bdc:	e026      	b.n	8006c2c <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006be4:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	7c1b      	ldrb	r3, [r3, #16]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d109      	bne.n	8006c1c <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006c0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c12:	2101      	movs	r1, #1
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f001 febd 	bl	8008994 <USBD_LL_PrepareReceive>
 8006c1a:	e007      	b.n	8006c2c <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006c22:	2340      	movs	r3, #64	; 0x40
 8006c24:	2101      	movs	r1, #1
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f001 feb4 	bl	8008994 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3710      	adds	r7, #16
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}

08006c36 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b084      	sub	sp, #16
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
 8006c3e:	460b      	mov	r3, r1
 8006c40:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006c42:	2300      	movs	r3, #0
 8006c44:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006c46:	2181      	movs	r1, #129	; 0x81
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f001 fdd8 	bl	80087fe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006c54:	2101      	movs	r1, #1
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f001 fdd1 	bl	80087fe <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006c64:	2182      	movs	r1, #130	; 0x82
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f001 fdc9 	bl	80087fe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00e      	beq.n	8006c9a <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f001 fec3 	bl	8008a18 <USBD_static_free>
    pdev->pClassData = NULL;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8006c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3710      	adds	r7, #16
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b086      	sub	sp, #24
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cb4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d039      	beq.n	8006d42 <USBD_CDC_Setup+0x9e>
 8006cce:	2b20      	cmp	r3, #32
 8006cd0:	d17c      	bne.n	8006dcc <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	88db      	ldrh	r3, [r3, #6]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d029      	beq.n	8006d2e <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	781b      	ldrb	r3, [r3, #0]
 8006cde:	b25b      	sxtb	r3, r3
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	da11      	bge.n	8006d08 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	683a      	ldr	r2, [r7, #0]
 8006cee:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8006cf0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006cf2:	683a      	ldr	r2, [r7, #0]
 8006cf4:	88d2      	ldrh	r2, [r2, #6]
 8006cf6:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006cf8:	6939      	ldr	r1, [r7, #16]
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	88db      	ldrh	r3, [r3, #6]
 8006cfe:	461a      	mov	r2, r3
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f001 f9c9 	bl	8008098 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8006d06:	e068      	b.n	8006dda <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	785a      	ldrb	r2, [r3, #1]
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	88db      	ldrh	r3, [r3, #6]
 8006d16:	b2da      	uxtb	r2, r3
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006d1e:	6939      	ldr	r1, [r7, #16]
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	88db      	ldrh	r3, [r3, #6]
 8006d24:	461a      	mov	r2, r3
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f001 f9e4 	bl	80080f4 <USBD_CtlPrepareRx>
      break;
 8006d2c:	e055      	b.n	8006dda <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006d34:	689b      	ldr	r3, [r3, #8]
 8006d36:	683a      	ldr	r2, [r7, #0]
 8006d38:	7850      	ldrb	r0, [r2, #1]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	6839      	ldr	r1, [r7, #0]
 8006d3e:	4798      	blx	r3
      break;
 8006d40:	e04b      	b.n	8006dda <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	785b      	ldrb	r3, [r3, #1]
 8006d46:	2b0a      	cmp	r3, #10
 8006d48:	d017      	beq.n	8006d7a <USBD_CDC_Setup+0xd6>
 8006d4a:	2b0b      	cmp	r3, #11
 8006d4c:	d029      	beq.n	8006da2 <USBD_CDC_Setup+0xfe>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d133      	bne.n	8006dba <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d58:	2b03      	cmp	r3, #3
 8006d5a:	d107      	bne.n	8006d6c <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006d5c:	f107 030c 	add.w	r3, r7, #12
 8006d60:	2202      	movs	r2, #2
 8006d62:	4619      	mov	r1, r3
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f001 f997 	bl	8008098 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006d6a:	e02e      	b.n	8006dca <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8006d6c:	6839      	ldr	r1, [r7, #0]
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f001 f928 	bl	8007fc4 <USBD_CtlError>
            ret = USBD_FAIL;
 8006d74:	2302      	movs	r3, #2
 8006d76:	75fb      	strb	r3, [r7, #23]
          break;
 8006d78:	e027      	b.n	8006dca <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d80:	2b03      	cmp	r3, #3
 8006d82:	d107      	bne.n	8006d94 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006d84:	f107 030f 	add.w	r3, r7, #15
 8006d88:	2201      	movs	r2, #1
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f001 f983 	bl	8008098 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006d92:	e01a      	b.n	8006dca <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8006d94:	6839      	ldr	r1, [r7, #0]
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f001 f914 	bl	8007fc4 <USBD_CtlError>
            ret = USBD_FAIL;
 8006d9c:	2302      	movs	r3, #2
 8006d9e:	75fb      	strb	r3, [r7, #23]
          break;
 8006da0:	e013      	b.n	8006dca <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006da8:	2b03      	cmp	r3, #3
 8006daa:	d00d      	beq.n	8006dc8 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8006dac:	6839      	ldr	r1, [r7, #0]
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f001 f908 	bl	8007fc4 <USBD_CtlError>
            ret = USBD_FAIL;
 8006db4:	2302      	movs	r3, #2
 8006db6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006db8:	e006      	b.n	8006dc8 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8006dba:	6839      	ldr	r1, [r7, #0]
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f001 f901 	bl	8007fc4 <USBD_CtlError>
          ret = USBD_FAIL;
 8006dc2:	2302      	movs	r3, #2
 8006dc4:	75fb      	strb	r3, [r7, #23]
          break;
 8006dc6:	e000      	b.n	8006dca <USBD_CDC_Setup+0x126>
          break;
 8006dc8:	bf00      	nop
      }
      break;
 8006dca:	e006      	b.n	8006dda <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8006dcc:	6839      	ldr	r1, [r7, #0]
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f001 f8f8 	bl	8007fc4 <USBD_CtlError>
      ret = USBD_FAIL;
 8006dd4:	2302      	movs	r3, #2
 8006dd6:	75fb      	strb	r3, [r7, #23]
      break;
 8006dd8:	bf00      	nop
  }

  return ret;
 8006dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3718      	adds	r7, #24
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}

08006de4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b084      	sub	sp, #16
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	460b      	mov	r3, r1
 8006dee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006df6:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006dfe:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d03a      	beq.n	8006e80 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006e0a:	78fa      	ldrb	r2, [r7, #3]
 8006e0c:	6879      	ldr	r1, [r7, #4]
 8006e0e:	4613      	mov	r3, r2
 8006e10:	009b      	lsls	r3, r3, #2
 8006e12:	4413      	add	r3, r2
 8006e14:	009b      	lsls	r3, r3, #2
 8006e16:	440b      	add	r3, r1
 8006e18:	331c      	adds	r3, #28
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d029      	beq.n	8006e74 <USBD_CDC_DataIn+0x90>
 8006e20:	78fa      	ldrb	r2, [r7, #3]
 8006e22:	6879      	ldr	r1, [r7, #4]
 8006e24:	4613      	mov	r3, r2
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	4413      	add	r3, r2
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	440b      	add	r3, r1
 8006e2e:	331c      	adds	r3, #28
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	78f9      	ldrb	r1, [r7, #3]
 8006e34:	68b8      	ldr	r0, [r7, #8]
 8006e36:	460b      	mov	r3, r1
 8006e38:	009b      	lsls	r3, r3, #2
 8006e3a:	440b      	add	r3, r1
 8006e3c:	00db      	lsls	r3, r3, #3
 8006e3e:	4403      	add	r3, r0
 8006e40:	3338      	adds	r3, #56	; 0x38
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	fbb2 f1f3 	udiv	r1, r2, r3
 8006e48:	fb03 f301 	mul.w	r3, r3, r1
 8006e4c:	1ad3      	subs	r3, r2, r3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d110      	bne.n	8006e74 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8006e52:	78fa      	ldrb	r2, [r7, #3]
 8006e54:	6879      	ldr	r1, [r7, #4]
 8006e56:	4613      	mov	r3, r2
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	4413      	add	r3, r2
 8006e5c:	009b      	lsls	r3, r3, #2
 8006e5e:	440b      	add	r3, r1
 8006e60:	331c      	adds	r3, #28
 8006e62:	2200      	movs	r2, #0
 8006e64:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006e66:	78f9      	ldrb	r1, [r7, #3]
 8006e68:	2300      	movs	r3, #0
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f001 fd6e 	bl	800894e <USBD_LL_Transmit>
 8006e72:	e003      	b.n	8006e7c <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	e000      	b.n	8006e82 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8006e80:	2302      	movs	r3, #2
  }
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3710      	adds	r7, #16
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}

08006e8a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006e8a:	b580      	push	{r7, lr}
 8006e8c:	b084      	sub	sp, #16
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
 8006e92:	460b      	mov	r3, r1
 8006e94:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e9c:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006e9e:	78fb      	ldrb	r3, [r7, #3]
 8006ea0:	4619      	mov	r1, r3
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f001 fd99 	bl	80089da <USBD_LL_GetRxDataSize>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00d      	beq.n	8006ed6 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006ec0:	68db      	ldr	r3, [r3, #12]
 8006ec2:	68fa      	ldr	r2, [r7, #12]
 8006ec4:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006ece:	4611      	mov	r1, r2
 8006ed0:	4798      	blx	r3

    return USBD_OK;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	e000      	b.n	8006ed8 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8006ed6:	2302      	movs	r3, #2
  }
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3710      	adds	r7, #16
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b084      	sub	sp, #16
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006eee:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d015      	beq.n	8006f26 <USBD_CDC_EP0_RxReady+0x46>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006f00:	2bff      	cmp	r3, #255	; 0xff
 8006f02:	d010      	beq.n	8006f26 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	68fa      	ldr	r2, [r7, #12]
 8006f0e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8006f12:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006f14:	68fa      	ldr	r2, [r7, #12]
 8006f16:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006f1a:	b292      	uxth	r2, r2
 8006f1c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	22ff      	movs	r2, #255	; 0xff
 8006f22:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3710      	adds	r7, #16
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b083      	sub	sp, #12
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2243      	movs	r2, #67	; 0x43
 8006f3c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8006f3e:	4b03      	ldr	r3, [pc, #12]	; (8006f4c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bc80      	pop	{r7}
 8006f48:	4770      	bx	lr
 8006f4a:	bf00      	nop
 8006f4c:	20000094 	.word	0x20000094

08006f50 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2243      	movs	r2, #67	; 0x43
 8006f5c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8006f5e:	4b03      	ldr	r3, [pc, #12]	; (8006f6c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bc80      	pop	{r7}
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	20000050 	.word	0x20000050

08006f70 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b083      	sub	sp, #12
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2243      	movs	r2, #67	; 0x43
 8006f7c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8006f7e:	4b03      	ldr	r3, [pc, #12]	; (8006f8c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	370c      	adds	r7, #12
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bc80      	pop	{r7}
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	200000d8 	.word	0x200000d8

08006f90 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	220a      	movs	r2, #10
 8006f9c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8006f9e:	4b03      	ldr	r3, [pc, #12]	; (8006fac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	370c      	adds	r7, #12
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bc80      	pop	{r7}
 8006fa8:	4770      	bx	lr
 8006faa:	bf00      	nop
 8006fac:	2000000c 	.word	0x2000000c

08006fb0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b085      	sub	sp, #20
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8006fba:	2302      	movs	r3, #2
 8006fbc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d005      	beq.n	8006fd0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	683a      	ldr	r2, [r7, #0]
 8006fc8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3714      	adds	r7, #20
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bc80      	pop	{r7}
 8006fda:	4770      	bx	lr

08006fdc <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b087      	sub	sp, #28
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	60f8      	str	r0, [r7, #12]
 8006fe4:	60b9      	str	r1, [r7, #8]
 8006fe6:	4613      	mov	r3, r2
 8006fe8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ff0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	68ba      	ldr	r2, [r7, #8]
 8006ff6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006ffa:	88fa      	ldrh	r2, [r7, #6]
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8007002:	2300      	movs	r3, #0
}
 8007004:	4618      	mov	r0, r3
 8007006:	371c      	adds	r7, #28
 8007008:	46bd      	mov	sp, r7
 800700a:	bc80      	pop	{r7}
 800700c:	4770      	bx	lr

0800700e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800700e:	b480      	push	{r7}
 8007010:	b085      	sub	sp, #20
 8007012:	af00      	add	r7, sp, #0
 8007014:	6078      	str	r0, [r7, #4]
 8007016:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800701e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007028:	2300      	movs	r3, #0
}
 800702a:	4618      	mov	r0, r3
 800702c:	3714      	adds	r7, #20
 800702e:	46bd      	mov	sp, r7
 8007030:	bc80      	pop	{r7}
 8007032:	4770      	bx	lr

08007034 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007042:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800704a:	2b00      	cmp	r3, #0
 800704c:	d017      	beq.n	800707e <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	7c1b      	ldrb	r3, [r3, #16]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d109      	bne.n	800706a <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800705c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007060:	2101      	movs	r1, #1
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f001 fc96 	bl	8008994 <USBD_LL_PrepareReceive>
 8007068:	e007      	b.n	800707a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007070:	2340      	movs	r3, #64	; 0x40
 8007072:	2101      	movs	r1, #1
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f001 fc8d 	bl	8008994 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800707a:	2300      	movs	r3, #0
 800707c:	e000      	b.n	8007080 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800707e:	2302      	movs	r3, #2
  }
}
 8007080:	4618      	mov	r0, r3
 8007082:	3710      	adds	r7, #16
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	4613      	mov	r3, r2
 8007094:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d101      	bne.n	80070a0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800709c:	2302      	movs	r3, #2
 800709e:	e01a      	b.n	80070d6 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d003      	beq.n	80070b2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d003      	beq.n	80070c0 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	68ba      	ldr	r2, [r7, #8]
 80070bc:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	79fa      	ldrb	r2, [r7, #7]
 80070cc:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80070ce:	68f8      	ldr	r0, [r7, #12]
 80070d0:	f001 fafa 	bl	80086c8 <USBD_LL_Init>

  return USBD_OK;
 80070d4:	2300      	movs	r3, #0
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3710      	adds	r7, #16
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80070de:	b480      	push	{r7}
 80070e0:	b085      	sub	sp, #20
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
 80070e6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80070e8:	2300      	movs	r3, #0
 80070ea:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d006      	beq.n	8007100 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	683a      	ldr	r2, [r7, #0]
 80070f6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80070fa:	2300      	movs	r3, #0
 80070fc:	73fb      	strb	r3, [r7, #15]
 80070fe:	e001      	b.n	8007104 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007100:	2302      	movs	r3, #2
 8007102:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007104:	7bfb      	ldrb	r3, [r7, #15]
}
 8007106:	4618      	mov	r0, r3
 8007108:	3714      	adds	r7, #20
 800710a:	46bd      	mov	sp, r7
 800710c:	bc80      	pop	{r7}
 800710e:	4770      	bx	lr

08007110 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f001 fb2f 	bl	800877c <USBD_LL_Start>

  return USBD_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	3708      	adds	r7, #8
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	370c      	adds	r7, #12
 8007136:	46bd      	mov	sp, r7
 8007138:	bc80      	pop	{r7}
 800713a:	4770      	bx	lr

0800713c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	460b      	mov	r3, r1
 8007146:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007148:	2302      	movs	r3, #2
 800714a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007152:	2b00      	cmp	r3, #0
 8007154:	d00c      	beq.n	8007170 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	78fa      	ldrb	r2, [r7, #3]
 8007160:	4611      	mov	r1, r2
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	4798      	blx	r3
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d101      	bne.n	8007170 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800716c:	2300      	movs	r3, #0
 800716e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007170:	7bfb      	ldrb	r3, [r7, #15]
}
 8007172:	4618      	mov	r0, r3
 8007174:	3710      	adds	r7, #16
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800717a:	b580      	push	{r7, lr}
 800717c:	b082      	sub	sp, #8
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
 8007182:	460b      	mov	r3, r1
 8007184:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	78fa      	ldrb	r2, [r7, #3]
 8007190:	4611      	mov	r1, r2
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	4798      	blx	r3

  return USBD_OK;
 8007196:	2300      	movs	r3, #0
}
 8007198:	4618      	mov	r0, r3
 800719a:	3708      	adds	r7, #8
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b082      	sub	sp, #8
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80071b0:	6839      	ldr	r1, [r7, #0]
 80071b2:	4618      	mov	r0, r3
 80071b4:	f000 feca 	bl	8007f4c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80071c6:	461a      	mov	r2, r3
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80071d4:	f003 031f 	and.w	r3, r3, #31
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d00c      	beq.n	80071f6 <USBD_LL_SetupStage+0x56>
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d302      	bcc.n	80071e6 <USBD_LL_SetupStage+0x46>
 80071e0:	2b02      	cmp	r3, #2
 80071e2:	d010      	beq.n	8007206 <USBD_LL_SetupStage+0x66>
 80071e4:	e017      	b.n	8007216 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80071ec:	4619      	mov	r1, r3
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 f9ca 	bl	8007588 <USBD_StdDevReq>
      break;
 80071f4:	e01a      	b.n	800722c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80071fc:	4619      	mov	r1, r3
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 fa2c 	bl	800765c <USBD_StdItfReq>
      break;
 8007204:	e012      	b.n	800722c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800720c:	4619      	mov	r1, r3
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 fa6a 	bl	80076e8 <USBD_StdEPReq>
      break;
 8007214:	e00a      	b.n	800722c <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800721c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007220:	b2db      	uxtb	r3, r3
 8007222:	4619      	mov	r1, r3
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f001 fb09 	bl	800883c <USBD_LL_StallEP>
      break;
 800722a:	bf00      	nop
  }

  return USBD_OK;
 800722c:	2300      	movs	r3, #0
}
 800722e:	4618      	mov	r0, r3
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}

08007236 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007236:	b580      	push	{r7, lr}
 8007238:	b086      	sub	sp, #24
 800723a:	af00      	add	r7, sp, #0
 800723c:	60f8      	str	r0, [r7, #12]
 800723e:	460b      	mov	r3, r1
 8007240:	607a      	str	r2, [r7, #4]
 8007242:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007244:	7afb      	ldrb	r3, [r7, #11]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d14b      	bne.n	80072e2 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007250:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007258:	2b03      	cmp	r3, #3
 800725a:	d134      	bne.n	80072c6 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	68da      	ldr	r2, [r3, #12]
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	691b      	ldr	r3, [r3, #16]
 8007264:	429a      	cmp	r2, r3
 8007266:	d919      	bls.n	800729c <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	68da      	ldr	r2, [r3, #12]
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	691b      	ldr	r3, [r3, #16]
 8007270:	1ad2      	subs	r2, r2, r3
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	68da      	ldr	r2, [r3, #12]
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800727e:	429a      	cmp	r2, r3
 8007280:	d203      	bcs.n	800728a <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007286:	b29b      	uxth	r3, r3
 8007288:	e002      	b.n	8007290 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800728e:	b29b      	uxth	r3, r3
 8007290:	461a      	mov	r2, r3
 8007292:	6879      	ldr	r1, [r7, #4]
 8007294:	68f8      	ldr	r0, [r7, #12]
 8007296:	f000 ff4b 	bl	8008130 <USBD_CtlContinueRx>
 800729a:	e038      	b.n	800730e <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072a2:	691b      	ldr	r3, [r3, #16]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d00a      	beq.n	80072be <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80072ae:	2b03      	cmp	r3, #3
 80072b0:	d105      	bne.n	80072be <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072b8:	691b      	ldr	r3, [r3, #16]
 80072ba:	68f8      	ldr	r0, [r7, #12]
 80072bc:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f000 ff48 	bl	8008154 <USBD_CtlSendStatus>
 80072c4:	e023      	b.n	800730e <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80072cc:	2b05      	cmp	r3, #5
 80072ce:	d11e      	bne.n	800730e <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80072d8:	2100      	movs	r1, #0
 80072da:	68f8      	ldr	r0, [r7, #12]
 80072dc:	f001 faae 	bl	800883c <USBD_LL_StallEP>
 80072e0:	e015      	b.n	800730e <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072e8:	699b      	ldr	r3, [r3, #24]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d00d      	beq.n	800730a <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80072f4:	2b03      	cmp	r3, #3
 80072f6:	d108      	bne.n	800730a <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	7afa      	ldrb	r2, [r7, #11]
 8007302:	4611      	mov	r1, r2
 8007304:	68f8      	ldr	r0, [r7, #12]
 8007306:	4798      	blx	r3
 8007308:	e001      	b.n	800730e <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800730a:	2302      	movs	r3, #2
 800730c:	e000      	b.n	8007310 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800730e:	2300      	movs	r3, #0
}
 8007310:	4618      	mov	r0, r3
 8007312:	3718      	adds	r7, #24
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b086      	sub	sp, #24
 800731c:	af00      	add	r7, sp, #0
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	460b      	mov	r3, r1
 8007322:	607a      	str	r2, [r7, #4]
 8007324:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007326:	7afb      	ldrb	r3, [r7, #11]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d17f      	bne.n	800742c <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	3314      	adds	r3, #20
 8007330:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007338:	2b02      	cmp	r3, #2
 800733a:	d15c      	bne.n	80073f6 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	68da      	ldr	r2, [r3, #12]
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	691b      	ldr	r3, [r3, #16]
 8007344:	429a      	cmp	r2, r3
 8007346:	d915      	bls.n	8007374 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	68da      	ldr	r2, [r3, #12]
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	691b      	ldr	r3, [r3, #16]
 8007350:	1ad2      	subs	r2, r2, r3
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	b29b      	uxth	r3, r3
 800735c:	461a      	mov	r2, r3
 800735e:	6879      	ldr	r1, [r7, #4]
 8007360:	68f8      	ldr	r0, [r7, #12]
 8007362:	f000 feb5 	bl	80080d0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007366:	2300      	movs	r3, #0
 8007368:	2200      	movs	r2, #0
 800736a:	2100      	movs	r1, #0
 800736c:	68f8      	ldr	r0, [r7, #12]
 800736e:	f001 fb11 	bl	8008994 <USBD_LL_PrepareReceive>
 8007372:	e04e      	b.n	8007412 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	697a      	ldr	r2, [r7, #20]
 800737a:	6912      	ldr	r2, [r2, #16]
 800737c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007380:	fb02 f201 	mul.w	r2, r2, r1
 8007384:	1a9b      	subs	r3, r3, r2
 8007386:	2b00      	cmp	r3, #0
 8007388:	d11c      	bne.n	80073c4 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	689a      	ldr	r2, [r3, #8]
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007392:	429a      	cmp	r2, r3
 8007394:	d316      	bcc.n	80073c4 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	689a      	ldr	r2, [r3, #8]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d20f      	bcs.n	80073c4 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80073a4:	2200      	movs	r2, #0
 80073a6:	2100      	movs	r1, #0
 80073a8:	68f8      	ldr	r0, [r7, #12]
 80073aa:	f000 fe91 	bl	80080d0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80073b6:	2300      	movs	r3, #0
 80073b8:	2200      	movs	r2, #0
 80073ba:	2100      	movs	r1, #0
 80073bc:	68f8      	ldr	r0, [r7, #12]
 80073be:	f001 fae9 	bl	8008994 <USBD_LL_PrepareReceive>
 80073c2:	e026      	b.n	8007412 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d00a      	beq.n	80073e6 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80073d6:	2b03      	cmp	r3, #3
 80073d8:	d105      	bne.n	80073e6 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80073e0:	68db      	ldr	r3, [r3, #12]
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80073e6:	2180      	movs	r1, #128	; 0x80
 80073e8:	68f8      	ldr	r0, [r7, #12]
 80073ea:	f001 fa27 	bl	800883c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80073ee:	68f8      	ldr	r0, [r7, #12]
 80073f0:	f000 fec3 	bl	800817a <USBD_CtlReceiveStatus>
 80073f4:	e00d      	b.n	8007412 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80073fc:	2b04      	cmp	r3, #4
 80073fe:	d004      	beq.n	800740a <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007406:	2b00      	cmp	r3, #0
 8007408:	d103      	bne.n	8007412 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800740a:	2180      	movs	r1, #128	; 0x80
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f001 fa15 	bl	800883c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007418:	2b01      	cmp	r3, #1
 800741a:	d11d      	bne.n	8007458 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f7ff fe83 	bl	8007128 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800742a:	e015      	b.n	8007458 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007432:	695b      	ldr	r3, [r3, #20]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d00d      	beq.n	8007454 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800743e:	2b03      	cmp	r3, #3
 8007440:	d108      	bne.n	8007454 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	7afa      	ldrb	r2, [r7, #11]
 800744c:	4611      	mov	r1, r2
 800744e:	68f8      	ldr	r0, [r7, #12]
 8007450:	4798      	blx	r3
 8007452:	e001      	b.n	8007458 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007454:	2302      	movs	r3, #2
 8007456:	e000      	b.n	800745a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	3718      	adds	r7, #24
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}

08007462 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007462:	b580      	push	{r7, lr}
 8007464:	b082      	sub	sp, #8
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800746a:	2340      	movs	r3, #64	; 0x40
 800746c:	2200      	movs	r2, #0
 800746e:	2100      	movs	r1, #0
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f001 f99e 	bl	80087b2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2201      	movs	r2, #1
 800747a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2240      	movs	r2, #64	; 0x40
 8007482:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007486:	2340      	movs	r3, #64	; 0x40
 8007488:	2200      	movs	r2, #0
 800748a:	2180      	movs	r1, #128	; 0x80
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f001 f990 	bl	80087b2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2201      	movs	r2, #1
 8007496:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2240      	movs	r2, #64	; 0x40
 800749c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2201      	movs	r2, #1
 80074a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d009      	beq.n	80074da <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	687a      	ldr	r2, [r7, #4]
 80074d0:	6852      	ldr	r2, [r2, #4]
 80074d2:	b2d2      	uxtb	r2, r2
 80074d4:	4611      	mov	r1, r2
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	4798      	blx	r3
  }

  return USBD_OK;
 80074da:	2300      	movs	r3, #0
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3708      	adds	r7, #8
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	460b      	mov	r3, r1
 80074ee:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	78fa      	ldrb	r2, [r7, #3]
 80074f4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80074f6:	2300      	movs	r3, #0
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bc80      	pop	{r7}
 8007500:	4770      	bx	lr

08007502 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007502:	b480      	push	{r7}
 8007504:	b083      	sub	sp, #12
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2204      	movs	r2, #4
 800751a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800751e:	2300      	movs	r3, #0
}
 8007520:	4618      	mov	r0, r3
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	bc80      	pop	{r7}
 8007528:	4770      	bx	lr

0800752a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800752a:	b480      	push	{r7}
 800752c:	b083      	sub	sp, #12
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007538:	2b04      	cmp	r3, #4
 800753a:	d105      	bne.n	8007548 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007548:	2300      	movs	r3, #0
}
 800754a:	4618      	mov	r0, r3
 800754c:	370c      	adds	r7, #12
 800754e:	46bd      	mov	sp, r7
 8007550:	bc80      	pop	{r7}
 8007552:	4770      	bx	lr

08007554 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b082      	sub	sp, #8
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007562:	2b03      	cmp	r3, #3
 8007564:	d10b      	bne.n	800757e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800756c:	69db      	ldr	r3, [r3, #28]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d005      	beq.n	800757e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007578:	69db      	ldr	r3, [r3, #28]
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800757e:	2300      	movs	r3, #0
}
 8007580:	4618      	mov	r0, r3
 8007582:	3708      	adds	r7, #8
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}

08007588 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007592:	2300      	movs	r3, #0
 8007594:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800759e:	2b20      	cmp	r3, #32
 80075a0:	d004      	beq.n	80075ac <USBD_StdDevReq+0x24>
 80075a2:	2b40      	cmp	r3, #64	; 0x40
 80075a4:	d002      	beq.n	80075ac <USBD_StdDevReq+0x24>
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d008      	beq.n	80075bc <USBD_StdDevReq+0x34>
 80075aa:	e04c      	b.n	8007646 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	6839      	ldr	r1, [r7, #0]
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	4798      	blx	r3
      break;
 80075ba:	e049      	b.n	8007650 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	785b      	ldrb	r3, [r3, #1]
 80075c0:	2b09      	cmp	r3, #9
 80075c2:	d83a      	bhi.n	800763a <USBD_StdDevReq+0xb2>
 80075c4:	a201      	add	r2, pc, #4	; (adr r2, 80075cc <USBD_StdDevReq+0x44>)
 80075c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ca:	bf00      	nop
 80075cc:	0800761d 	.word	0x0800761d
 80075d0:	08007631 	.word	0x08007631
 80075d4:	0800763b 	.word	0x0800763b
 80075d8:	08007627 	.word	0x08007627
 80075dc:	0800763b 	.word	0x0800763b
 80075e0:	080075ff 	.word	0x080075ff
 80075e4:	080075f5 	.word	0x080075f5
 80075e8:	0800763b 	.word	0x0800763b
 80075ec:	08007613 	.word	0x08007613
 80075f0:	08007609 	.word	0x08007609
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80075f4:	6839      	ldr	r1, [r7, #0]
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 f9d4 	bl	80079a4 <USBD_GetDescriptor>
          break;
 80075fc:	e022      	b.n	8007644 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80075fe:	6839      	ldr	r1, [r7, #0]
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f000 fb37 	bl	8007c74 <USBD_SetAddress>
          break;
 8007606:	e01d      	b.n	8007644 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007608:	6839      	ldr	r1, [r7, #0]
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 fb74 	bl	8007cf8 <USBD_SetConfig>
          break;
 8007610:	e018      	b.n	8007644 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007612:	6839      	ldr	r1, [r7, #0]
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 fbfd 	bl	8007e14 <USBD_GetConfig>
          break;
 800761a:	e013      	b.n	8007644 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800761c:	6839      	ldr	r1, [r7, #0]
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 fc2c 	bl	8007e7c <USBD_GetStatus>
          break;
 8007624:	e00e      	b.n	8007644 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007626:	6839      	ldr	r1, [r7, #0]
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 fc5a 	bl	8007ee2 <USBD_SetFeature>
          break;
 800762e:	e009      	b.n	8007644 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007630:	6839      	ldr	r1, [r7, #0]
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 fc69 	bl	8007f0a <USBD_ClrFeature>
          break;
 8007638:	e004      	b.n	8007644 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800763a:	6839      	ldr	r1, [r7, #0]
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fcc1 	bl	8007fc4 <USBD_CtlError>
          break;
 8007642:	bf00      	nop
      }
      break;
 8007644:	e004      	b.n	8007650 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007646:	6839      	ldr	r1, [r7, #0]
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 fcbb 	bl	8007fc4 <USBD_CtlError>
      break;
 800764e:	bf00      	nop
  }

  return ret;
 8007650:	7bfb      	ldrb	r3, [r7, #15]
}
 8007652:	4618      	mov	r0, r3
 8007654:	3710      	adds	r7, #16
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
 800765a:	bf00      	nop

0800765c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
 8007664:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007666:	2300      	movs	r3, #0
 8007668:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007672:	2b20      	cmp	r3, #32
 8007674:	d003      	beq.n	800767e <USBD_StdItfReq+0x22>
 8007676:	2b40      	cmp	r3, #64	; 0x40
 8007678:	d001      	beq.n	800767e <USBD_StdItfReq+0x22>
 800767a:	2b00      	cmp	r3, #0
 800767c:	d12a      	bne.n	80076d4 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007684:	3b01      	subs	r3, #1
 8007686:	2b02      	cmp	r3, #2
 8007688:	d81d      	bhi.n	80076c6 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	889b      	ldrh	r3, [r3, #4]
 800768e:	b2db      	uxtb	r3, r3
 8007690:	2b01      	cmp	r3, #1
 8007692:	d813      	bhi.n	80076bc <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	6839      	ldr	r1, [r7, #0]
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	4798      	blx	r3
 80076a2:	4603      	mov	r3, r0
 80076a4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	88db      	ldrh	r3, [r3, #6]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d110      	bne.n	80076d0 <USBD_StdItfReq+0x74>
 80076ae:	7bfb      	ldrb	r3, [r7, #15]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d10d      	bne.n	80076d0 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 fd4d 	bl	8008154 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80076ba:	e009      	b.n	80076d0 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 80076bc:	6839      	ldr	r1, [r7, #0]
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 fc80 	bl	8007fc4 <USBD_CtlError>
          break;
 80076c4:	e004      	b.n	80076d0 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 80076c6:	6839      	ldr	r1, [r7, #0]
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f000 fc7b 	bl	8007fc4 <USBD_CtlError>
          break;
 80076ce:	e000      	b.n	80076d2 <USBD_StdItfReq+0x76>
          break;
 80076d0:	bf00      	nop
      }
      break;
 80076d2:	e004      	b.n	80076de <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 80076d4:	6839      	ldr	r1, [r7, #0]
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f000 fc74 	bl	8007fc4 <USBD_CtlError>
      break;
 80076dc:	bf00      	nop
  }

  return USBD_OK;
 80076de:	2300      	movs	r3, #0
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3710      	adds	r7, #16
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b084      	sub	sp, #16
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
 80076f0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80076f2:	2300      	movs	r3, #0
 80076f4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	889b      	ldrh	r3, [r3, #4]
 80076fa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007704:	2b20      	cmp	r3, #32
 8007706:	d004      	beq.n	8007712 <USBD_StdEPReq+0x2a>
 8007708:	2b40      	cmp	r3, #64	; 0x40
 800770a:	d002      	beq.n	8007712 <USBD_StdEPReq+0x2a>
 800770c:	2b00      	cmp	r3, #0
 800770e:	d008      	beq.n	8007722 <USBD_StdEPReq+0x3a>
 8007710:	e13d      	b.n	800798e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	6839      	ldr	r1, [r7, #0]
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	4798      	blx	r3
      break;
 8007720:	e13a      	b.n	8007998 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	781b      	ldrb	r3, [r3, #0]
 8007726:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800772a:	2b20      	cmp	r3, #32
 800772c:	d10a      	bne.n	8007744 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	6839      	ldr	r1, [r7, #0]
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	4798      	blx	r3
 800773c:	4603      	mov	r3, r0
 800773e:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007740:	7bfb      	ldrb	r3, [r7, #15]
 8007742:	e12a      	b.n	800799a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	785b      	ldrb	r3, [r3, #1]
 8007748:	2b01      	cmp	r3, #1
 800774a:	d03e      	beq.n	80077ca <USBD_StdEPReq+0xe2>
 800774c:	2b03      	cmp	r3, #3
 800774e:	d002      	beq.n	8007756 <USBD_StdEPReq+0x6e>
 8007750:	2b00      	cmp	r3, #0
 8007752:	d070      	beq.n	8007836 <USBD_StdEPReq+0x14e>
 8007754:	e115      	b.n	8007982 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800775c:	2b02      	cmp	r3, #2
 800775e:	d002      	beq.n	8007766 <USBD_StdEPReq+0x7e>
 8007760:	2b03      	cmp	r3, #3
 8007762:	d015      	beq.n	8007790 <USBD_StdEPReq+0xa8>
 8007764:	e02b      	b.n	80077be <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007766:	7bbb      	ldrb	r3, [r7, #14]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00c      	beq.n	8007786 <USBD_StdEPReq+0x9e>
 800776c:	7bbb      	ldrb	r3, [r7, #14]
 800776e:	2b80      	cmp	r3, #128	; 0x80
 8007770:	d009      	beq.n	8007786 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007772:	7bbb      	ldrb	r3, [r7, #14]
 8007774:	4619      	mov	r1, r3
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f001 f860 	bl	800883c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800777c:	2180      	movs	r1, #128	; 0x80
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f001 f85c 	bl	800883c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007784:	e020      	b.n	80077c8 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8007786:	6839      	ldr	r1, [r7, #0]
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 fc1b 	bl	8007fc4 <USBD_CtlError>
              break;
 800778e:	e01b      	b.n	80077c8 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	885b      	ldrh	r3, [r3, #2]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d10e      	bne.n	80077b6 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8007798:	7bbb      	ldrb	r3, [r7, #14]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d00b      	beq.n	80077b6 <USBD_StdEPReq+0xce>
 800779e:	7bbb      	ldrb	r3, [r7, #14]
 80077a0:	2b80      	cmp	r3, #128	; 0x80
 80077a2:	d008      	beq.n	80077b6 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	88db      	ldrh	r3, [r3, #6]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d104      	bne.n	80077b6 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80077ac:	7bbb      	ldrb	r3, [r7, #14]
 80077ae:	4619      	mov	r1, r3
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f001 f843 	bl	800883c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f000 fccc 	bl	8008154 <USBD_CtlSendStatus>

              break;
 80077bc:	e004      	b.n	80077c8 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 80077be:	6839      	ldr	r1, [r7, #0]
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f000 fbff 	bl	8007fc4 <USBD_CtlError>
              break;
 80077c6:	bf00      	nop
          }
          break;
 80077c8:	e0e0      	b.n	800798c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	d002      	beq.n	80077da <USBD_StdEPReq+0xf2>
 80077d4:	2b03      	cmp	r3, #3
 80077d6:	d015      	beq.n	8007804 <USBD_StdEPReq+0x11c>
 80077d8:	e026      	b.n	8007828 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80077da:	7bbb      	ldrb	r3, [r7, #14]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d00c      	beq.n	80077fa <USBD_StdEPReq+0x112>
 80077e0:	7bbb      	ldrb	r3, [r7, #14]
 80077e2:	2b80      	cmp	r3, #128	; 0x80
 80077e4:	d009      	beq.n	80077fa <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80077e6:	7bbb      	ldrb	r3, [r7, #14]
 80077e8:	4619      	mov	r1, r3
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f001 f826 	bl	800883c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80077f0:	2180      	movs	r1, #128	; 0x80
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f001 f822 	bl	800883c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80077f8:	e01c      	b.n	8007834 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80077fa:	6839      	ldr	r1, [r7, #0]
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 fbe1 	bl	8007fc4 <USBD_CtlError>
              break;
 8007802:	e017      	b.n	8007834 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	885b      	ldrh	r3, [r3, #2]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d112      	bne.n	8007832 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800780c:	7bbb      	ldrb	r3, [r7, #14]
 800780e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007812:	2b00      	cmp	r3, #0
 8007814:	d004      	beq.n	8007820 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007816:	7bbb      	ldrb	r3, [r7, #14]
 8007818:	4619      	mov	r1, r3
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f001 f82d 	bl	800887a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f000 fc97 	bl	8008154 <USBD_CtlSendStatus>
              }
              break;
 8007826:	e004      	b.n	8007832 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8007828:	6839      	ldr	r1, [r7, #0]
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 fbca 	bl	8007fc4 <USBD_CtlError>
              break;
 8007830:	e000      	b.n	8007834 <USBD_StdEPReq+0x14c>
              break;
 8007832:	bf00      	nop
          }
          break;
 8007834:	e0aa      	b.n	800798c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800783c:	2b02      	cmp	r3, #2
 800783e:	d002      	beq.n	8007846 <USBD_StdEPReq+0x15e>
 8007840:	2b03      	cmp	r3, #3
 8007842:	d032      	beq.n	80078aa <USBD_StdEPReq+0x1c2>
 8007844:	e097      	b.n	8007976 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007846:	7bbb      	ldrb	r3, [r7, #14]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d007      	beq.n	800785c <USBD_StdEPReq+0x174>
 800784c:	7bbb      	ldrb	r3, [r7, #14]
 800784e:	2b80      	cmp	r3, #128	; 0x80
 8007850:	d004      	beq.n	800785c <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8007852:	6839      	ldr	r1, [r7, #0]
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 fbb5 	bl	8007fc4 <USBD_CtlError>
                break;
 800785a:	e091      	b.n	8007980 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800785c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007860:	2b00      	cmp	r3, #0
 8007862:	da0b      	bge.n	800787c <USBD_StdEPReq+0x194>
 8007864:	7bbb      	ldrb	r3, [r7, #14]
 8007866:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800786a:	4613      	mov	r3, r2
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	4413      	add	r3, r2
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	3310      	adds	r3, #16
 8007874:	687a      	ldr	r2, [r7, #4]
 8007876:	4413      	add	r3, r2
 8007878:	3304      	adds	r3, #4
 800787a:	e00b      	b.n	8007894 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800787c:	7bbb      	ldrb	r3, [r7, #14]
 800787e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007882:	4613      	mov	r3, r2
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	4413      	add	r3, r2
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800788e:	687a      	ldr	r2, [r7, #4]
 8007890:	4413      	add	r3, r2
 8007892:	3304      	adds	r3, #4
 8007894:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	2200      	movs	r2, #0
 800789a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	2202      	movs	r2, #2
 80078a0:	4619      	mov	r1, r3
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fbf8 	bl	8008098 <USBD_CtlSendData>
              break;
 80078a8:	e06a      	b.n	8007980 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80078aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	da11      	bge.n	80078d6 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80078b2:	7bbb      	ldrb	r3, [r7, #14]
 80078b4:	f003 020f 	and.w	r2, r3, #15
 80078b8:	6879      	ldr	r1, [r7, #4]
 80078ba:	4613      	mov	r3, r2
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	4413      	add	r3, r2
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	440b      	add	r3, r1
 80078c4:	3318      	adds	r3, #24
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d117      	bne.n	80078fc <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80078cc:	6839      	ldr	r1, [r7, #0]
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 fb78 	bl	8007fc4 <USBD_CtlError>
                  break;
 80078d4:	e054      	b.n	8007980 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80078d6:	7bbb      	ldrb	r3, [r7, #14]
 80078d8:	f003 020f 	and.w	r2, r3, #15
 80078dc:	6879      	ldr	r1, [r7, #4]
 80078de:	4613      	mov	r3, r2
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	4413      	add	r3, r2
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	440b      	add	r3, r1
 80078e8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d104      	bne.n	80078fc <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80078f2:	6839      	ldr	r1, [r7, #0]
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 fb65 	bl	8007fc4 <USBD_CtlError>
                  break;
 80078fa:	e041      	b.n	8007980 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80078fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007900:	2b00      	cmp	r3, #0
 8007902:	da0b      	bge.n	800791c <USBD_StdEPReq+0x234>
 8007904:	7bbb      	ldrb	r3, [r7, #14]
 8007906:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800790a:	4613      	mov	r3, r2
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	4413      	add	r3, r2
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	3310      	adds	r3, #16
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	4413      	add	r3, r2
 8007918:	3304      	adds	r3, #4
 800791a:	e00b      	b.n	8007934 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800791c:	7bbb      	ldrb	r3, [r7, #14]
 800791e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007922:	4613      	mov	r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	4413      	add	r3, r2
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	4413      	add	r3, r2
 8007932:	3304      	adds	r3, #4
 8007934:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007936:	7bbb      	ldrb	r3, [r7, #14]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d002      	beq.n	8007942 <USBD_StdEPReq+0x25a>
 800793c:	7bbb      	ldrb	r3, [r7, #14]
 800793e:	2b80      	cmp	r3, #128	; 0x80
 8007940:	d103      	bne.n	800794a <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	2200      	movs	r2, #0
 8007946:	601a      	str	r2, [r3, #0]
 8007948:	e00e      	b.n	8007968 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800794a:	7bbb      	ldrb	r3, [r7, #14]
 800794c:	4619      	mov	r1, r3
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 ffb2 	bl	80088b8 <USBD_LL_IsStallEP>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d003      	beq.n	8007962 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	2201      	movs	r2, #1
 800795e:	601a      	str	r2, [r3, #0]
 8007960:	e002      	b.n	8007968 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	2200      	movs	r2, #0
 8007966:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2202      	movs	r2, #2
 800796c:	4619      	mov	r1, r3
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 fb92 	bl	8008098 <USBD_CtlSendData>
              break;
 8007974:	e004      	b.n	8007980 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8007976:	6839      	ldr	r1, [r7, #0]
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f000 fb23 	bl	8007fc4 <USBD_CtlError>
              break;
 800797e:	bf00      	nop
          }
          break;
 8007980:	e004      	b.n	800798c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8007982:	6839      	ldr	r1, [r7, #0]
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f000 fb1d 	bl	8007fc4 <USBD_CtlError>
          break;
 800798a:	bf00      	nop
      }
      break;
 800798c:	e004      	b.n	8007998 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800798e:	6839      	ldr	r1, [r7, #0]
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f000 fb17 	bl	8007fc4 <USBD_CtlError>
      break;
 8007996:	bf00      	nop
  }

  return ret;
 8007998:	7bfb      	ldrb	r3, [r7, #15]
}
 800799a:	4618      	mov	r0, r3
 800799c:	3710      	adds	r7, #16
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
	...

080079a4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b084      	sub	sp, #16
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
 80079ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80079ae:	2300      	movs	r3, #0
 80079b0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80079b2:	2300      	movs	r3, #0
 80079b4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80079b6:	2300      	movs	r3, #0
 80079b8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	885b      	ldrh	r3, [r3, #2]
 80079be:	0a1b      	lsrs	r3, r3, #8
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	3b01      	subs	r3, #1
 80079c4:	2b06      	cmp	r3, #6
 80079c6:	f200 8128 	bhi.w	8007c1a <USBD_GetDescriptor+0x276>
 80079ca:	a201      	add	r2, pc, #4	; (adr r2, 80079d0 <USBD_GetDescriptor+0x2c>)
 80079cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d0:	080079ed 	.word	0x080079ed
 80079d4:	08007a05 	.word	0x08007a05
 80079d8:	08007a45 	.word	0x08007a45
 80079dc:	08007c1b 	.word	0x08007c1b
 80079e0:	08007c1b 	.word	0x08007c1b
 80079e4:	08007bbb 	.word	0x08007bbb
 80079e8:	08007be7 	.word	0x08007be7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	7c12      	ldrb	r2, [r2, #16]
 80079f8:	f107 0108 	add.w	r1, r7, #8
 80079fc:	4610      	mov	r0, r2
 80079fe:	4798      	blx	r3
 8007a00:	60f8      	str	r0, [r7, #12]
      break;
 8007a02:	e112      	b.n	8007c2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	7c1b      	ldrb	r3, [r3, #16]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d10d      	bne.n	8007a28 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a14:	f107 0208 	add.w	r2, r7, #8
 8007a18:	4610      	mov	r0, r2
 8007a1a:	4798      	blx	r3
 8007a1c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	3301      	adds	r3, #1
 8007a22:	2202      	movs	r2, #2
 8007a24:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007a26:	e100      	b.n	8007c2a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a30:	f107 0208 	add.w	r2, r7, #8
 8007a34:	4610      	mov	r0, r2
 8007a36:	4798      	blx	r3
 8007a38:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	2202      	movs	r2, #2
 8007a40:	701a      	strb	r2, [r3, #0]
      break;
 8007a42:	e0f2      	b.n	8007c2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	885b      	ldrh	r3, [r3, #2]
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	2b05      	cmp	r3, #5
 8007a4c:	f200 80ac 	bhi.w	8007ba8 <USBD_GetDescriptor+0x204>
 8007a50:	a201      	add	r2, pc, #4	; (adr r2, 8007a58 <USBD_GetDescriptor+0xb4>)
 8007a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a56:	bf00      	nop
 8007a58:	08007a71 	.word	0x08007a71
 8007a5c:	08007aa5 	.word	0x08007aa5
 8007a60:	08007ad9 	.word	0x08007ad9
 8007a64:	08007b0d 	.word	0x08007b0d
 8007a68:	08007b41 	.word	0x08007b41
 8007a6c:	08007b75 	.word	0x08007b75
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d00b      	beq.n	8007a94 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	7c12      	ldrb	r2, [r2, #16]
 8007a88:	f107 0108 	add.w	r1, r7, #8
 8007a8c:	4610      	mov	r0, r2
 8007a8e:	4798      	blx	r3
 8007a90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a92:	e091      	b.n	8007bb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a94:	6839      	ldr	r1, [r7, #0]
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f000 fa94 	bl	8007fc4 <USBD_CtlError>
            err++;
 8007a9c:	7afb      	ldrb	r3, [r7, #11]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	72fb      	strb	r3, [r7, #11]
          break;
 8007aa2:	e089      	b.n	8007bb8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d00b      	beq.n	8007ac8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	687a      	ldr	r2, [r7, #4]
 8007aba:	7c12      	ldrb	r2, [r2, #16]
 8007abc:	f107 0108 	add.w	r1, r7, #8
 8007ac0:	4610      	mov	r0, r2
 8007ac2:	4798      	blx	r3
 8007ac4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ac6:	e077      	b.n	8007bb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ac8:	6839      	ldr	r1, [r7, #0]
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 fa7a 	bl	8007fc4 <USBD_CtlError>
            err++;
 8007ad0:	7afb      	ldrb	r3, [r7, #11]
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	72fb      	strb	r3, [r7, #11]
          break;
 8007ad6:	e06f      	b.n	8007bb8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d00b      	beq.n	8007afc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007aea:	68db      	ldr	r3, [r3, #12]
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	7c12      	ldrb	r2, [r2, #16]
 8007af0:	f107 0108 	add.w	r1, r7, #8
 8007af4:	4610      	mov	r0, r2
 8007af6:	4798      	blx	r3
 8007af8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007afa:	e05d      	b.n	8007bb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007afc:	6839      	ldr	r1, [r7, #0]
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 fa60 	bl	8007fc4 <USBD_CtlError>
            err++;
 8007b04:	7afb      	ldrb	r3, [r7, #11]
 8007b06:	3301      	adds	r3, #1
 8007b08:	72fb      	strb	r3, [r7, #11]
          break;
 8007b0a:	e055      	b.n	8007bb8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007b12:	691b      	ldr	r3, [r3, #16]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00b      	beq.n	8007b30 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007b1e:	691b      	ldr	r3, [r3, #16]
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	7c12      	ldrb	r2, [r2, #16]
 8007b24:	f107 0108 	add.w	r1, r7, #8
 8007b28:	4610      	mov	r0, r2
 8007b2a:	4798      	blx	r3
 8007b2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b2e:	e043      	b.n	8007bb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007b30:	6839      	ldr	r1, [r7, #0]
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 fa46 	bl	8007fc4 <USBD_CtlError>
            err++;
 8007b38:	7afb      	ldrb	r3, [r7, #11]
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	72fb      	strb	r3, [r7, #11]
          break;
 8007b3e:	e03b      	b.n	8007bb8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007b46:	695b      	ldr	r3, [r3, #20]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d00b      	beq.n	8007b64 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007b52:	695b      	ldr	r3, [r3, #20]
 8007b54:	687a      	ldr	r2, [r7, #4]
 8007b56:	7c12      	ldrb	r2, [r2, #16]
 8007b58:	f107 0108 	add.w	r1, r7, #8
 8007b5c:	4610      	mov	r0, r2
 8007b5e:	4798      	blx	r3
 8007b60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b62:	e029      	b.n	8007bb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007b64:	6839      	ldr	r1, [r7, #0]
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 fa2c 	bl	8007fc4 <USBD_CtlError>
            err++;
 8007b6c:	7afb      	ldrb	r3, [r7, #11]
 8007b6e:	3301      	adds	r3, #1
 8007b70:	72fb      	strb	r3, [r7, #11]
          break;
 8007b72:	e021      	b.n	8007bb8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007b7a:	699b      	ldr	r3, [r3, #24]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d00b      	beq.n	8007b98 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007b86:	699b      	ldr	r3, [r3, #24]
 8007b88:	687a      	ldr	r2, [r7, #4]
 8007b8a:	7c12      	ldrb	r2, [r2, #16]
 8007b8c:	f107 0108 	add.w	r1, r7, #8
 8007b90:	4610      	mov	r0, r2
 8007b92:	4798      	blx	r3
 8007b94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b96:	e00f      	b.n	8007bb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007b98:	6839      	ldr	r1, [r7, #0]
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f000 fa12 	bl	8007fc4 <USBD_CtlError>
            err++;
 8007ba0:	7afb      	ldrb	r3, [r7, #11]
 8007ba2:	3301      	adds	r3, #1
 8007ba4:	72fb      	strb	r3, [r7, #11]
          break;
 8007ba6:	e007      	b.n	8007bb8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007ba8:	6839      	ldr	r1, [r7, #0]
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 fa0a 	bl	8007fc4 <USBD_CtlError>
          err++;
 8007bb0:	7afb      	ldrb	r3, [r7, #11]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8007bb6:	e038      	b.n	8007c2a <USBD_GetDescriptor+0x286>
 8007bb8:	e037      	b.n	8007c2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	7c1b      	ldrb	r3, [r3, #16]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d109      	bne.n	8007bd6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bca:	f107 0208 	add.w	r2, r7, #8
 8007bce:	4610      	mov	r0, r2
 8007bd0:	4798      	blx	r3
 8007bd2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007bd4:	e029      	b.n	8007c2a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007bd6:	6839      	ldr	r1, [r7, #0]
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 f9f3 	bl	8007fc4 <USBD_CtlError>
        err++;
 8007bde:	7afb      	ldrb	r3, [r7, #11]
 8007be0:	3301      	adds	r3, #1
 8007be2:	72fb      	strb	r3, [r7, #11]
      break;
 8007be4:	e021      	b.n	8007c2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	7c1b      	ldrb	r3, [r3, #16]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d10d      	bne.n	8007c0a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bf6:	f107 0208 	add.w	r2, r7, #8
 8007bfa:	4610      	mov	r0, r2
 8007bfc:	4798      	blx	r3
 8007bfe:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	3301      	adds	r3, #1
 8007c04:	2207      	movs	r2, #7
 8007c06:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007c08:	e00f      	b.n	8007c2a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007c0a:	6839      	ldr	r1, [r7, #0]
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f000 f9d9 	bl	8007fc4 <USBD_CtlError>
        err++;
 8007c12:	7afb      	ldrb	r3, [r7, #11]
 8007c14:	3301      	adds	r3, #1
 8007c16:	72fb      	strb	r3, [r7, #11]
      break;
 8007c18:	e007      	b.n	8007c2a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007c1a:	6839      	ldr	r1, [r7, #0]
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f000 f9d1 	bl	8007fc4 <USBD_CtlError>
      err++;
 8007c22:	7afb      	ldrb	r3, [r7, #11]
 8007c24:	3301      	adds	r3, #1
 8007c26:	72fb      	strb	r3, [r7, #11]
      break;
 8007c28:	bf00      	nop
  }

  if (err != 0U)
 8007c2a:	7afb      	ldrb	r3, [r7, #11]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d11c      	bne.n	8007c6a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007c30:	893b      	ldrh	r3, [r7, #8]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d011      	beq.n	8007c5a <USBD_GetDescriptor+0x2b6>
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	88db      	ldrh	r3, [r3, #6]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d00d      	beq.n	8007c5a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	88da      	ldrh	r2, [r3, #6]
 8007c42:	893b      	ldrh	r3, [r7, #8]
 8007c44:	4293      	cmp	r3, r2
 8007c46:	bf28      	it	cs
 8007c48:	4613      	movcs	r3, r2
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007c4e:	893b      	ldrh	r3, [r7, #8]
 8007c50:	461a      	mov	r2, r3
 8007c52:	68f9      	ldr	r1, [r7, #12]
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f000 fa1f 	bl	8008098 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	88db      	ldrh	r3, [r3, #6]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d104      	bne.n	8007c6c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 fa76 	bl	8008154 <USBD_CtlSendStatus>
 8007c68:	e000      	b.n	8007c6c <USBD_GetDescriptor+0x2c8>
    return;
 8007c6a:	bf00      	nop
    }
  }
}
 8007c6c:	3710      	adds	r7, #16
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	bf00      	nop

08007c74 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	889b      	ldrh	r3, [r3, #4]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d130      	bne.n	8007ce8 <USBD_SetAddress+0x74>
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	88db      	ldrh	r3, [r3, #6]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d12c      	bne.n	8007ce8 <USBD_SetAddress+0x74>
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	885b      	ldrh	r3, [r3, #2]
 8007c92:	2b7f      	cmp	r3, #127	; 0x7f
 8007c94:	d828      	bhi.n	8007ce8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	885b      	ldrh	r3, [r3, #2]
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ca0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ca8:	2b03      	cmp	r3, #3
 8007caa:	d104      	bne.n	8007cb6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007cac:	6839      	ldr	r1, [r7, #0]
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f000 f988 	bl	8007fc4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cb4:	e01c      	b.n	8007cf0 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	7bfa      	ldrb	r2, [r7, #15]
 8007cba:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007cbe:	7bfb      	ldrb	r3, [r7, #15]
 8007cc0:	4619      	mov	r1, r3
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	f000 fe24 	bl	8008910 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f000 fa43 	bl	8008154 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007cce:	7bfb      	ldrb	r3, [r7, #15]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d004      	beq.n	8007cde <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2202      	movs	r2, #2
 8007cd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cdc:	e008      	b.n	8007cf0 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ce6:	e003      	b.n	8007cf0 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007ce8:	6839      	ldr	r1, [r7, #0]
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 f96a 	bl	8007fc4 <USBD_CtlError>
  }
}
 8007cf0:	bf00      	nop
 8007cf2:	3710      	adds	r7, #16
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b082      	sub	sp, #8
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	885b      	ldrh	r3, [r3, #2]
 8007d06:	b2da      	uxtb	r2, r3
 8007d08:	4b41      	ldr	r3, [pc, #260]	; (8007e10 <USBD_SetConfig+0x118>)
 8007d0a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007d0c:	4b40      	ldr	r3, [pc, #256]	; (8007e10 <USBD_SetConfig+0x118>)
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d904      	bls.n	8007d1e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007d14:	6839      	ldr	r1, [r7, #0]
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f000 f954 	bl	8007fc4 <USBD_CtlError>
 8007d1c:	e075      	b.n	8007e0a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d24:	2b02      	cmp	r3, #2
 8007d26:	d002      	beq.n	8007d2e <USBD_SetConfig+0x36>
 8007d28:	2b03      	cmp	r3, #3
 8007d2a:	d023      	beq.n	8007d74 <USBD_SetConfig+0x7c>
 8007d2c:	e062      	b.n	8007df4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007d2e:	4b38      	ldr	r3, [pc, #224]	; (8007e10 <USBD_SetConfig+0x118>)
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d01a      	beq.n	8007d6c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007d36:	4b36      	ldr	r3, [pc, #216]	; (8007e10 <USBD_SetConfig+0x118>)
 8007d38:	781b      	ldrb	r3, [r3, #0]
 8007d3a:	461a      	mov	r2, r3
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2203      	movs	r2, #3
 8007d44:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007d48:	4b31      	ldr	r3, [pc, #196]	; (8007e10 <USBD_SetConfig+0x118>)
 8007d4a:	781b      	ldrb	r3, [r3, #0]
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f7ff f9f4 	bl	800713c <USBD_SetClassConfig>
 8007d54:	4603      	mov	r3, r0
 8007d56:	2b02      	cmp	r3, #2
 8007d58:	d104      	bne.n	8007d64 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8007d5a:	6839      	ldr	r1, [r7, #0]
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 f931 	bl	8007fc4 <USBD_CtlError>
            return;
 8007d62:	e052      	b.n	8007e0a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f000 f9f5 	bl	8008154 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007d6a:	e04e      	b.n	8007e0a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 f9f1 	bl	8008154 <USBD_CtlSendStatus>
        break;
 8007d72:	e04a      	b.n	8007e0a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007d74:	4b26      	ldr	r3, [pc, #152]	; (8007e10 <USBD_SetConfig+0x118>)
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d112      	bne.n	8007da2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2202      	movs	r2, #2
 8007d80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8007d84:	4b22      	ldr	r3, [pc, #136]	; (8007e10 <USBD_SetConfig+0x118>)
 8007d86:	781b      	ldrb	r3, [r3, #0]
 8007d88:	461a      	mov	r2, r3
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8007d8e:	4b20      	ldr	r3, [pc, #128]	; (8007e10 <USBD_SetConfig+0x118>)
 8007d90:	781b      	ldrb	r3, [r3, #0]
 8007d92:	4619      	mov	r1, r3
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f7ff f9f0 	bl	800717a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f000 f9da 	bl	8008154 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007da0:	e033      	b.n	8007e0a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8007da2:	4b1b      	ldr	r3, [pc, #108]	; (8007e10 <USBD_SetConfig+0x118>)
 8007da4:	781b      	ldrb	r3, [r3, #0]
 8007da6:	461a      	mov	r2, r3
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d01d      	beq.n	8007dec <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	b2db      	uxtb	r3, r3
 8007db6:	4619      	mov	r1, r3
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f7ff f9de 	bl	800717a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8007dbe:	4b14      	ldr	r3, [pc, #80]	; (8007e10 <USBD_SetConfig+0x118>)
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007dc8:	4b11      	ldr	r3, [pc, #68]	; (8007e10 <USBD_SetConfig+0x118>)
 8007dca:	781b      	ldrb	r3, [r3, #0]
 8007dcc:	4619      	mov	r1, r3
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f7ff f9b4 	bl	800713c <USBD_SetClassConfig>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	d104      	bne.n	8007de4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8007dda:	6839      	ldr	r1, [r7, #0]
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 f8f1 	bl	8007fc4 <USBD_CtlError>
            return;
 8007de2:	e012      	b.n	8007e0a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f000 f9b5 	bl	8008154 <USBD_CtlSendStatus>
        break;
 8007dea:	e00e      	b.n	8007e0a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f000 f9b1 	bl	8008154 <USBD_CtlSendStatus>
        break;
 8007df2:	e00a      	b.n	8007e0a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8007df4:	6839      	ldr	r1, [r7, #0]
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f000 f8e4 	bl	8007fc4 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007dfc:	4b04      	ldr	r3, [pc, #16]	; (8007e10 <USBD_SetConfig+0x118>)
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	4619      	mov	r1, r3
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f7ff f9b9 	bl	800717a <USBD_ClrClassConfig>
        break;
 8007e08:	bf00      	nop
    }
  }
}
 8007e0a:	3708      	adds	r7, #8
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	20000198 	.word	0x20000198

08007e14 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b082      	sub	sp, #8
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	88db      	ldrh	r3, [r3, #6]
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d004      	beq.n	8007e30 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007e26:	6839      	ldr	r1, [r7, #0]
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f000 f8cb 	bl	8007fc4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007e2e:	e021      	b.n	8007e74 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	db17      	blt.n	8007e6a <USBD_GetConfig+0x56>
 8007e3a:	2b02      	cmp	r3, #2
 8007e3c:	dd02      	ble.n	8007e44 <USBD_GetConfig+0x30>
 8007e3e:	2b03      	cmp	r3, #3
 8007e40:	d00b      	beq.n	8007e5a <USBD_GetConfig+0x46>
 8007e42:	e012      	b.n	8007e6a <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	3308      	adds	r3, #8
 8007e4e:	2201      	movs	r2, #1
 8007e50:	4619      	mov	r1, r3
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 f920 	bl	8008098 <USBD_CtlSendData>
        break;
 8007e58:	e00c      	b.n	8007e74 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	3304      	adds	r3, #4
 8007e5e:	2201      	movs	r2, #1
 8007e60:	4619      	mov	r1, r3
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f000 f918 	bl	8008098 <USBD_CtlSendData>
        break;
 8007e68:	e004      	b.n	8007e74 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8007e6a:	6839      	ldr	r1, [r7, #0]
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 f8a9 	bl	8007fc4 <USBD_CtlError>
        break;
 8007e72:	bf00      	nop
}
 8007e74:	bf00      	nop
 8007e76:	3708      	adds	r7, #8
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
 8007e84:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e8c:	3b01      	subs	r3, #1
 8007e8e:	2b02      	cmp	r3, #2
 8007e90:	d81e      	bhi.n	8007ed0 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	88db      	ldrh	r3, [r3, #6]
 8007e96:	2b02      	cmp	r3, #2
 8007e98:	d004      	beq.n	8007ea4 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8007e9a:	6839      	ldr	r1, [r7, #0]
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 f891 	bl	8007fc4 <USBD_CtlError>
        break;
 8007ea2:	e01a      	b.n	8007eda <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d005      	beq.n	8007ec0 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	68db      	ldr	r3, [r3, #12]
 8007eb8:	f043 0202 	orr.w	r2, r3, #2
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	330c      	adds	r3, #12
 8007ec4:	2202      	movs	r2, #2
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 f8e5 	bl	8008098 <USBD_CtlSendData>
      break;
 8007ece:	e004      	b.n	8007eda <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8007ed0:	6839      	ldr	r1, [r7, #0]
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 f876 	bl	8007fc4 <USBD_CtlError>
      break;
 8007ed8:	bf00      	nop
  }
}
 8007eda:	bf00      	nop
 8007edc:	3708      	adds	r7, #8
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}

08007ee2 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007ee2:	b580      	push	{r7, lr}
 8007ee4:	b082      	sub	sp, #8
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
 8007eea:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	885b      	ldrh	r3, [r3, #2]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d106      	bne.n	8007f02 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 f929 	bl	8008154 <USBD_CtlSendStatus>
  }
}
 8007f02:	bf00      	nop
 8007f04:	3708      	adds	r7, #8
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}

08007f0a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007f0a:	b580      	push	{r7, lr}
 8007f0c:	b082      	sub	sp, #8
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	6078      	str	r0, [r7, #4]
 8007f12:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f1a:	3b01      	subs	r3, #1
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	d80b      	bhi.n	8007f38 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	885b      	ldrh	r3, [r3, #2]
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d10c      	bne.n	8007f42 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f000 f90f 	bl	8008154 <USBD_CtlSendStatus>
      }
      break;
 8007f36:	e004      	b.n	8007f42 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8007f38:	6839      	ldr	r1, [r7, #0]
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 f842 	bl	8007fc4 <USBD_CtlError>
      break;
 8007f40:	e000      	b.n	8007f44 <USBD_ClrFeature+0x3a>
      break;
 8007f42:	bf00      	nop
  }
}
 8007f44:	bf00      	nop
 8007f46:	3708      	adds	r7, #8
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	781a      	ldrb	r2, [r3, #0]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	785a      	ldrb	r2, [r3, #1]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	3302      	adds	r3, #2
 8007f6a:	781b      	ldrb	r3, [r3, #0]
 8007f6c:	b29a      	uxth	r2, r3
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	3303      	adds	r3, #3
 8007f72:	781b      	ldrb	r3, [r3, #0]
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	021b      	lsls	r3, r3, #8
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	4413      	add	r3, r2
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	3304      	adds	r3, #4
 8007f86:	781b      	ldrb	r3, [r3, #0]
 8007f88:	b29a      	uxth	r2, r3
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	3305      	adds	r3, #5
 8007f8e:	781b      	ldrb	r3, [r3, #0]
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	021b      	lsls	r3, r3, #8
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	4413      	add	r3, r2
 8007f98:	b29a      	uxth	r2, r3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	3306      	adds	r3, #6
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	b29a      	uxth	r2, r3
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	3307      	adds	r3, #7
 8007faa:	781b      	ldrb	r3, [r3, #0]
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	021b      	lsls	r3, r3, #8
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	4413      	add	r3, r2
 8007fb4:	b29a      	uxth	r2, r3
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	80da      	strh	r2, [r3, #6]

}
 8007fba:	bf00      	nop
 8007fbc:	370c      	adds	r7, #12
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bc80      	pop	{r7}
 8007fc2:	4770      	bx	lr

08007fc4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b082      	sub	sp, #8
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007fce:	2180      	movs	r1, #128	; 0x80
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f000 fc33 	bl	800883c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007fd6:	2100      	movs	r1, #0
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 fc2f 	bl	800883c <USBD_LL_StallEP>
}
 8007fde:	bf00      	nop
 8007fe0:	3708      	adds	r7, #8
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}

08007fe6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b086      	sub	sp, #24
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	60f8      	str	r0, [r7, #12]
 8007fee:	60b9      	str	r1, [r7, #8]
 8007ff0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d032      	beq.n	8008062 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007ffc:	68f8      	ldr	r0, [r7, #12]
 8007ffe:	f000 f834 	bl	800806a <USBD_GetLen>
 8008002:	4603      	mov	r3, r0
 8008004:	3301      	adds	r3, #1
 8008006:	b29b      	uxth	r3, r3
 8008008:	005b      	lsls	r3, r3, #1
 800800a:	b29a      	uxth	r2, r3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008010:	7dfb      	ldrb	r3, [r7, #23]
 8008012:	1c5a      	adds	r2, r3, #1
 8008014:	75fa      	strb	r2, [r7, #23]
 8008016:	461a      	mov	r2, r3
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	4413      	add	r3, r2
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	7812      	ldrb	r2, [r2, #0]
 8008020:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008022:	7dfb      	ldrb	r3, [r7, #23]
 8008024:	1c5a      	adds	r2, r3, #1
 8008026:	75fa      	strb	r2, [r7, #23]
 8008028:	461a      	mov	r2, r3
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	4413      	add	r3, r2
 800802e:	2203      	movs	r2, #3
 8008030:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008032:	e012      	b.n	800805a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	1c5a      	adds	r2, r3, #1
 8008038:	60fa      	str	r2, [r7, #12]
 800803a:	7dfa      	ldrb	r2, [r7, #23]
 800803c:	1c51      	adds	r1, r2, #1
 800803e:	75f9      	strb	r1, [r7, #23]
 8008040:	4611      	mov	r1, r2
 8008042:	68ba      	ldr	r2, [r7, #8]
 8008044:	440a      	add	r2, r1
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800804a:	7dfb      	ldrb	r3, [r7, #23]
 800804c:	1c5a      	adds	r2, r3, #1
 800804e:	75fa      	strb	r2, [r7, #23]
 8008050:	461a      	mov	r2, r3
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	4413      	add	r3, r2
 8008056:	2200      	movs	r2, #0
 8008058:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d1e8      	bne.n	8008034 <USBD_GetString+0x4e>
    }
  }
}
 8008062:	bf00      	nop
 8008064:	3718      	adds	r7, #24
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}

0800806a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800806a:	b480      	push	{r7}
 800806c:	b085      	sub	sp, #20
 800806e:	af00      	add	r7, sp, #0
 8008070:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008072:	2300      	movs	r3, #0
 8008074:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008076:	e005      	b.n	8008084 <USBD_GetLen+0x1a>
  {
    len++;
 8008078:	7bfb      	ldrb	r3, [r7, #15]
 800807a:	3301      	adds	r3, #1
 800807c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	3301      	adds	r3, #1
 8008082:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	781b      	ldrb	r3, [r3, #0]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d1f5      	bne.n	8008078 <USBD_GetLen+0xe>
  }

  return len;
 800808c:	7bfb      	ldrb	r3, [r7, #15]
}
 800808e:	4618      	mov	r0, r3
 8008090:	3714      	adds	r7, #20
 8008092:	46bd      	mov	sp, r7
 8008094:	bc80      	pop	{r7}
 8008096:	4770      	bx	lr

08008098 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	4613      	mov	r3, r2
 80080a4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2202      	movs	r2, #2
 80080aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80080ae:	88fa      	ldrh	r2, [r7, #6]
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80080b4:	88fa      	ldrh	r2, [r7, #6]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80080ba:	88fb      	ldrh	r3, [r7, #6]
 80080bc:	68ba      	ldr	r2, [r7, #8]
 80080be:	2100      	movs	r1, #0
 80080c0:	68f8      	ldr	r0, [r7, #12]
 80080c2:	f000 fc44 	bl	800894e <USBD_LL_Transmit>

  return USBD_OK;
 80080c6:	2300      	movs	r3, #0
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3710      	adds	r7, #16
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}

080080d0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	60f8      	str	r0, [r7, #12]
 80080d8:	60b9      	str	r1, [r7, #8]
 80080da:	4613      	mov	r3, r2
 80080dc:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80080de:	88fb      	ldrh	r3, [r7, #6]
 80080e0:	68ba      	ldr	r2, [r7, #8]
 80080e2:	2100      	movs	r1, #0
 80080e4:	68f8      	ldr	r0, [r7, #12]
 80080e6:	f000 fc32 	bl	800894e <USBD_LL_Transmit>

  return USBD_OK;
 80080ea:	2300      	movs	r3, #0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3710      	adds	r7, #16
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b084      	sub	sp, #16
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	4613      	mov	r3, r2
 8008100:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2203      	movs	r2, #3
 8008106:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800810a:	88fa      	ldrh	r2, [r7, #6]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008112:	88fa      	ldrh	r2, [r7, #6]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800811a:	88fb      	ldrh	r3, [r7, #6]
 800811c:	68ba      	ldr	r2, [r7, #8]
 800811e:	2100      	movs	r1, #0
 8008120:	68f8      	ldr	r0, [r7, #12]
 8008122:	f000 fc37 	bl	8008994 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008126:	2300      	movs	r3, #0
}
 8008128:	4618      	mov	r0, r3
 800812a:	3710      	adds	r7, #16
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	4613      	mov	r3, r2
 800813c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800813e:	88fb      	ldrh	r3, [r7, #6]
 8008140:	68ba      	ldr	r2, [r7, #8]
 8008142:	2100      	movs	r1, #0
 8008144:	68f8      	ldr	r0, [r7, #12]
 8008146:	f000 fc25 	bl	8008994 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3710      	adds	r7, #16
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b082      	sub	sp, #8
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2204      	movs	r2, #4
 8008160:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008164:	2300      	movs	r3, #0
 8008166:	2200      	movs	r2, #0
 8008168:	2100      	movs	r1, #0
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 fbef 	bl	800894e <USBD_LL_Transmit>

  return USBD_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3708      	adds	r7, #8
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b082      	sub	sp, #8
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2205      	movs	r2, #5
 8008186:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800818a:	2300      	movs	r3, #0
 800818c:	2200      	movs	r2, #0
 800818e:	2100      	movs	r1, #0
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f000 fbff 	bl	8008994 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008196:	2300      	movs	r3, #0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3708      	adds	r7, #8
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80081a4:	2200      	movs	r2, #0
 80081a6:	4912      	ldr	r1, [pc, #72]	; (80081f0 <MX_USB_DEVICE_Init+0x50>)
 80081a8:	4812      	ldr	r0, [pc, #72]	; (80081f4 <MX_USB_DEVICE_Init+0x54>)
 80081aa:	f7fe ff6d 	bl	8007088 <USBD_Init>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d001      	beq.n	80081b8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80081b4:	f7f8 fbac 	bl	8000910 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80081b8:	490f      	ldr	r1, [pc, #60]	; (80081f8 <MX_USB_DEVICE_Init+0x58>)
 80081ba:	480e      	ldr	r0, [pc, #56]	; (80081f4 <MX_USB_DEVICE_Init+0x54>)
 80081bc:	f7fe ff8f 	bl	80070de <USBD_RegisterClass>
 80081c0:	4603      	mov	r3, r0
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d001      	beq.n	80081ca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80081c6:	f7f8 fba3 	bl	8000910 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80081ca:	490c      	ldr	r1, [pc, #48]	; (80081fc <MX_USB_DEVICE_Init+0x5c>)
 80081cc:	4809      	ldr	r0, [pc, #36]	; (80081f4 <MX_USB_DEVICE_Init+0x54>)
 80081ce:	f7fe feef 	bl	8006fb0 <USBD_CDC_RegisterInterface>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d001      	beq.n	80081dc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80081d8:	f7f8 fb9a 	bl	8000910 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80081dc:	4805      	ldr	r0, [pc, #20]	; (80081f4 <MX_USB_DEVICE_Init+0x54>)
 80081de:	f7fe ff97 	bl	8007110 <USBD_Start>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d001      	beq.n	80081ec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80081e8:	f7f8 fb92 	bl	8000910 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80081ec:	bf00      	nop
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	2000012c 	.word	0x2000012c
 80081f4:	20000538 	.word	0x20000538
 80081f8:	20000018 	.word	0x20000018
 80081fc:	2000011c 	.word	0x2000011c

08008200 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008204:	2200      	movs	r2, #0
 8008206:	4905      	ldr	r1, [pc, #20]	; (800821c <CDC_Init_FS+0x1c>)
 8008208:	4805      	ldr	r0, [pc, #20]	; (8008220 <CDC_Init_FS+0x20>)
 800820a:	f7fe fee7 	bl	8006fdc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800820e:	4905      	ldr	r1, [pc, #20]	; (8008224 <CDC_Init_FS+0x24>)
 8008210:	4803      	ldr	r0, [pc, #12]	; (8008220 <CDC_Init_FS+0x20>)
 8008212:	f7fe fefc 	bl	800700e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008216:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008218:	4618      	mov	r0, r3
 800821a:	bd80      	pop	{r7, pc}
 800821c:	20000be4 	.word	0x20000be4
 8008220:	20000538 	.word	0x20000538
 8008224:	200007fc 	.word	0x200007fc

08008228 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008228:	b480      	push	{r7}
 800822a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800822c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800822e:	4618      	mov	r0, r3
 8008230:	46bd      	mov	sp, r7
 8008232:	bc80      	pop	{r7}
 8008234:	4770      	bx	lr
	...

08008238 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	4603      	mov	r3, r0
 8008240:	6039      	str	r1, [r7, #0]
 8008242:	71fb      	strb	r3, [r7, #7]
 8008244:	4613      	mov	r3, r2
 8008246:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008248:	79fb      	ldrb	r3, [r7, #7]
 800824a:	2b23      	cmp	r3, #35	; 0x23
 800824c:	d84a      	bhi.n	80082e4 <CDC_Control_FS+0xac>
 800824e:	a201      	add	r2, pc, #4	; (adr r2, 8008254 <CDC_Control_FS+0x1c>)
 8008250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008254:	080082e5 	.word	0x080082e5
 8008258:	080082e5 	.word	0x080082e5
 800825c:	080082e5 	.word	0x080082e5
 8008260:	080082e5 	.word	0x080082e5
 8008264:	080082e5 	.word	0x080082e5
 8008268:	080082e5 	.word	0x080082e5
 800826c:	080082e5 	.word	0x080082e5
 8008270:	080082e5 	.word	0x080082e5
 8008274:	080082e5 	.word	0x080082e5
 8008278:	080082e5 	.word	0x080082e5
 800827c:	080082e5 	.word	0x080082e5
 8008280:	080082e5 	.word	0x080082e5
 8008284:	080082e5 	.word	0x080082e5
 8008288:	080082e5 	.word	0x080082e5
 800828c:	080082e5 	.word	0x080082e5
 8008290:	080082e5 	.word	0x080082e5
 8008294:	080082e5 	.word	0x080082e5
 8008298:	080082e5 	.word	0x080082e5
 800829c:	080082e5 	.word	0x080082e5
 80082a0:	080082e5 	.word	0x080082e5
 80082a4:	080082e5 	.word	0x080082e5
 80082a8:	080082e5 	.word	0x080082e5
 80082ac:	080082e5 	.word	0x080082e5
 80082b0:	080082e5 	.word	0x080082e5
 80082b4:	080082e5 	.word	0x080082e5
 80082b8:	080082e5 	.word	0x080082e5
 80082bc:	080082e5 	.word	0x080082e5
 80082c0:	080082e5 	.word	0x080082e5
 80082c4:	080082e5 	.word	0x080082e5
 80082c8:	080082e5 	.word	0x080082e5
 80082cc:	080082e5 	.word	0x080082e5
 80082d0:	080082e5 	.word	0x080082e5
 80082d4:	080082e5 	.word	0x080082e5
 80082d8:	080082e5 	.word	0x080082e5
 80082dc:	080082e5 	.word	0x080082e5
 80082e0:	080082e5 	.word	0x080082e5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80082e4:	bf00      	nop
  }

  return (USBD_OK);
 80082e6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bc80      	pop	{r7}
 80082f0:	4770      	bx	lr
 80082f2:	bf00      	nop

080082f4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b082      	sub	sp, #8
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  HAL_GPIO_TogglePin(uLED1_GPIO_Port, uLED1_Pin);
 80082fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008302:	4807      	ldr	r0, [pc, #28]	; (8008320 <CDC_Receive_FS+0x2c>)
 8008304:	f7f9 fa62 	bl	80017cc <HAL_GPIO_TogglePin>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008308:	6879      	ldr	r1, [r7, #4]
 800830a:	4806      	ldr	r0, [pc, #24]	; (8008324 <CDC_Receive_FS+0x30>)
 800830c:	f7fe fe7f 	bl	800700e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008310:	4804      	ldr	r0, [pc, #16]	; (8008324 <CDC_Receive_FS+0x30>)
 8008312:	f7fe fe8f 	bl	8007034 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008316:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008318:	4618      	mov	r0, r3
 800831a:	3708      	adds	r7, #8
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}
 8008320:	40011000 	.word	0x40011000
 8008324:	20000538 	.word	0x20000538

08008328 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	4603      	mov	r3, r0
 8008330:	6039      	str	r1, [r7, #0]
 8008332:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	2212      	movs	r2, #18
 8008338:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800833a:	4b03      	ldr	r3, [pc, #12]	; (8008348 <USBD_FS_DeviceDescriptor+0x20>)
}
 800833c:	4618      	mov	r0, r3
 800833e:	370c      	adds	r7, #12
 8008340:	46bd      	mov	sp, r7
 8008342:	bc80      	pop	{r7}
 8008344:	4770      	bx	lr
 8008346:	bf00      	nop
 8008348:	20000148 	.word	0x20000148

0800834c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800834c:	b480      	push	{r7}
 800834e:	b083      	sub	sp, #12
 8008350:	af00      	add	r7, sp, #0
 8008352:	4603      	mov	r3, r0
 8008354:	6039      	str	r1, [r7, #0]
 8008356:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	2204      	movs	r2, #4
 800835c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800835e:	4b03      	ldr	r3, [pc, #12]	; (800836c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008360:	4618      	mov	r0, r3
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	bc80      	pop	{r7}
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop
 800836c:	2000015c 	.word	0x2000015c

08008370 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
 8008376:	4603      	mov	r3, r0
 8008378:	6039      	str	r1, [r7, #0]
 800837a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800837c:	79fb      	ldrb	r3, [r7, #7]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d105      	bne.n	800838e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008382:	683a      	ldr	r2, [r7, #0]
 8008384:	4907      	ldr	r1, [pc, #28]	; (80083a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8008386:	4808      	ldr	r0, [pc, #32]	; (80083a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8008388:	f7ff fe2d 	bl	8007fe6 <USBD_GetString>
 800838c:	e004      	b.n	8008398 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800838e:	683a      	ldr	r2, [r7, #0]
 8008390:	4904      	ldr	r1, [pc, #16]	; (80083a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8008392:	4805      	ldr	r0, [pc, #20]	; (80083a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8008394:	f7ff fe27 	bl	8007fe6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008398:	4b02      	ldr	r3, [pc, #8]	; (80083a4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800839a:	4618      	mov	r0, r3
 800839c:	3708      	adds	r7, #8
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	20000fcc 	.word	0x20000fcc
 80083a8:	08008b1c 	.word	0x08008b1c

080083ac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b082      	sub	sp, #8
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	4603      	mov	r3, r0
 80083b4:	6039      	str	r1, [r7, #0]
 80083b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80083b8:	683a      	ldr	r2, [r7, #0]
 80083ba:	4904      	ldr	r1, [pc, #16]	; (80083cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80083bc:	4804      	ldr	r0, [pc, #16]	; (80083d0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80083be:	f7ff fe12 	bl	8007fe6 <USBD_GetString>
  return USBD_StrDesc;
 80083c2:	4b02      	ldr	r3, [pc, #8]	; (80083cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3708      	adds	r7, #8
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}
 80083cc:	20000fcc 	.word	0x20000fcc
 80083d0:	08008b34 	.word	0x08008b34

080083d4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b082      	sub	sp, #8
 80083d8:	af00      	add	r7, sp, #0
 80083da:	4603      	mov	r3, r0
 80083dc:	6039      	str	r1, [r7, #0]
 80083de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	221a      	movs	r2, #26
 80083e4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80083e6:	f000 f843 	bl	8008470 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80083ea:	4b02      	ldr	r3, [pc, #8]	; (80083f4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3708      	adds	r7, #8
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}
 80083f4:	20000160 	.word	0x20000160

080083f8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b082      	sub	sp, #8
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	4603      	mov	r3, r0
 8008400:	6039      	str	r1, [r7, #0]
 8008402:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008404:	79fb      	ldrb	r3, [r7, #7]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d105      	bne.n	8008416 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800840a:	683a      	ldr	r2, [r7, #0]
 800840c:	4907      	ldr	r1, [pc, #28]	; (800842c <USBD_FS_ConfigStrDescriptor+0x34>)
 800840e:	4808      	ldr	r0, [pc, #32]	; (8008430 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008410:	f7ff fde9 	bl	8007fe6 <USBD_GetString>
 8008414:	e004      	b.n	8008420 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008416:	683a      	ldr	r2, [r7, #0]
 8008418:	4904      	ldr	r1, [pc, #16]	; (800842c <USBD_FS_ConfigStrDescriptor+0x34>)
 800841a:	4805      	ldr	r0, [pc, #20]	; (8008430 <USBD_FS_ConfigStrDescriptor+0x38>)
 800841c:	f7ff fde3 	bl	8007fe6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008420:	4b02      	ldr	r3, [pc, #8]	; (800842c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008422:	4618      	mov	r0, r3
 8008424:	3708      	adds	r7, #8
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}
 800842a:	bf00      	nop
 800842c:	20000fcc 	.word	0x20000fcc
 8008430:	08008b48 	.word	0x08008b48

08008434 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b082      	sub	sp, #8
 8008438:	af00      	add	r7, sp, #0
 800843a:	4603      	mov	r3, r0
 800843c:	6039      	str	r1, [r7, #0]
 800843e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008440:	79fb      	ldrb	r3, [r7, #7]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d105      	bne.n	8008452 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008446:	683a      	ldr	r2, [r7, #0]
 8008448:	4907      	ldr	r1, [pc, #28]	; (8008468 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800844a:	4808      	ldr	r0, [pc, #32]	; (800846c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800844c:	f7ff fdcb 	bl	8007fe6 <USBD_GetString>
 8008450:	e004      	b.n	800845c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008452:	683a      	ldr	r2, [r7, #0]
 8008454:	4904      	ldr	r1, [pc, #16]	; (8008468 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008456:	4805      	ldr	r0, [pc, #20]	; (800846c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008458:	f7ff fdc5 	bl	8007fe6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800845c:	4b02      	ldr	r3, [pc, #8]	; (8008468 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800845e:	4618      	mov	r0, r3
 8008460:	3708      	adds	r7, #8
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
 8008466:	bf00      	nop
 8008468:	20000fcc 	.word	0x20000fcc
 800846c:	08008b54 	.word	0x08008b54

08008470 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008476:	4b0f      	ldr	r3, [pc, #60]	; (80084b4 <Get_SerialNum+0x44>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800847c:	4b0e      	ldr	r3, [pc, #56]	; (80084b8 <Get_SerialNum+0x48>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008482:	4b0e      	ldr	r3, [pc, #56]	; (80084bc <Get_SerialNum+0x4c>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008488:	68fa      	ldr	r2, [r7, #12]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	4413      	add	r3, r2
 800848e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d009      	beq.n	80084aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008496:	2208      	movs	r2, #8
 8008498:	4909      	ldr	r1, [pc, #36]	; (80084c0 <Get_SerialNum+0x50>)
 800849a:	68f8      	ldr	r0, [r7, #12]
 800849c:	f000 f814 	bl	80084c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80084a0:	2204      	movs	r2, #4
 80084a2:	4908      	ldr	r1, [pc, #32]	; (80084c4 <Get_SerialNum+0x54>)
 80084a4:	68b8      	ldr	r0, [r7, #8]
 80084a6:	f000 f80f 	bl	80084c8 <IntToUnicode>
  }
}
 80084aa:	bf00      	nop
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	1ffff7e8 	.word	0x1ffff7e8
 80084b8:	1ffff7ec 	.word	0x1ffff7ec
 80084bc:	1ffff7f0 	.word	0x1ffff7f0
 80084c0:	20000162 	.word	0x20000162
 80084c4:	20000172 	.word	0x20000172

080084c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b087      	sub	sp, #28
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	60b9      	str	r1, [r7, #8]
 80084d2:	4613      	mov	r3, r2
 80084d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80084d6:	2300      	movs	r3, #0
 80084d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80084da:	2300      	movs	r3, #0
 80084dc:	75fb      	strb	r3, [r7, #23]
 80084de:	e027      	b.n	8008530 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	0f1b      	lsrs	r3, r3, #28
 80084e4:	2b09      	cmp	r3, #9
 80084e6:	d80b      	bhi.n	8008500 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	0f1b      	lsrs	r3, r3, #28
 80084ec:	b2da      	uxtb	r2, r3
 80084ee:	7dfb      	ldrb	r3, [r7, #23]
 80084f0:	005b      	lsls	r3, r3, #1
 80084f2:	4619      	mov	r1, r3
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	440b      	add	r3, r1
 80084f8:	3230      	adds	r2, #48	; 0x30
 80084fa:	b2d2      	uxtb	r2, r2
 80084fc:	701a      	strb	r2, [r3, #0]
 80084fe:	e00a      	b.n	8008516 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	0f1b      	lsrs	r3, r3, #28
 8008504:	b2da      	uxtb	r2, r3
 8008506:	7dfb      	ldrb	r3, [r7, #23]
 8008508:	005b      	lsls	r3, r3, #1
 800850a:	4619      	mov	r1, r3
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	440b      	add	r3, r1
 8008510:	3237      	adds	r2, #55	; 0x37
 8008512:	b2d2      	uxtb	r2, r2
 8008514:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	011b      	lsls	r3, r3, #4
 800851a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800851c:	7dfb      	ldrb	r3, [r7, #23]
 800851e:	005b      	lsls	r3, r3, #1
 8008520:	3301      	adds	r3, #1
 8008522:	68ba      	ldr	r2, [r7, #8]
 8008524:	4413      	add	r3, r2
 8008526:	2200      	movs	r2, #0
 8008528:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800852a:	7dfb      	ldrb	r3, [r7, #23]
 800852c:	3301      	adds	r3, #1
 800852e:	75fb      	strb	r3, [r7, #23]
 8008530:	7dfa      	ldrb	r2, [r7, #23]
 8008532:	79fb      	ldrb	r3, [r7, #7]
 8008534:	429a      	cmp	r2, r3
 8008536:	d3d3      	bcc.n	80084e0 <IntToUnicode+0x18>
  }
}
 8008538:	bf00      	nop
 800853a:	371c      	adds	r7, #28
 800853c:	46bd      	mov	sp, r7
 800853e:	bc80      	pop	{r7}
 8008540:	4770      	bx	lr
	...

08008544 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b084      	sub	sp, #16
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a0d      	ldr	r2, [pc, #52]	; (8008588 <HAL_PCD_MspInit+0x44>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d113      	bne.n	800857e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008556:	4b0d      	ldr	r3, [pc, #52]	; (800858c <HAL_PCD_MspInit+0x48>)
 8008558:	69db      	ldr	r3, [r3, #28]
 800855a:	4a0c      	ldr	r2, [pc, #48]	; (800858c <HAL_PCD_MspInit+0x48>)
 800855c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008560:	61d3      	str	r3, [r2, #28]
 8008562:	4b0a      	ldr	r3, [pc, #40]	; (800858c <HAL_PCD_MspInit+0x48>)
 8008564:	69db      	ldr	r3, [r3, #28]
 8008566:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800856a:	60fb      	str	r3, [r7, #12]
 800856c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800856e:	2200      	movs	r2, #0
 8008570:	2100      	movs	r1, #0
 8008572:	2014      	movs	r0, #20
 8008574:	f7f8 ff81 	bl	800147a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008578:	2014      	movs	r0, #20
 800857a:	f7f8 ff9a 	bl	80014b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800857e:	bf00      	nop
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	40005c00 	.word	0x40005c00
 800858c:	40021000 	.word	0x40021000

08008590 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b082      	sub	sp, #8
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80085a4:	4619      	mov	r1, r3
 80085a6:	4610      	mov	r0, r2
 80085a8:	f7fe fdfa 	bl	80071a0 <USBD_LL_SetupStage>
}
 80085ac:	bf00      	nop
 80085ae:	3708      	adds	r7, #8
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b082      	sub	sp, #8
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	460b      	mov	r3, r1
 80085be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 80085c6:	78fa      	ldrb	r2, [r7, #3]
 80085c8:	6879      	ldr	r1, [r7, #4]
 80085ca:	4613      	mov	r3, r2
 80085cc:	009b      	lsls	r3, r3, #2
 80085ce:	4413      	add	r3, r2
 80085d0:	00db      	lsls	r3, r3, #3
 80085d2:	440b      	add	r3, r1
 80085d4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80085d8:	681a      	ldr	r2, [r3, #0]
 80085da:	78fb      	ldrb	r3, [r7, #3]
 80085dc:	4619      	mov	r1, r3
 80085de:	f7fe fe2a 	bl	8007236 <USBD_LL_DataOutStage>
}
 80085e2:	bf00      	nop
 80085e4:	3708      	adds	r7, #8
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}

080085ea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085ea:	b580      	push	{r7, lr}
 80085ec:	b082      	sub	sp, #8
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
 80085f2:	460b      	mov	r3, r1
 80085f4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 80085fc:	78fa      	ldrb	r2, [r7, #3]
 80085fe:	6879      	ldr	r1, [r7, #4]
 8008600:	4613      	mov	r3, r2
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	4413      	add	r3, r2
 8008606:	00db      	lsls	r3, r3, #3
 8008608:	440b      	add	r3, r1
 800860a:	333c      	adds	r3, #60	; 0x3c
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	78fb      	ldrb	r3, [r7, #3]
 8008610:	4619      	mov	r1, r3
 8008612:	f7fe fe81 	bl	8007318 <USBD_LL_DataInStage>
}
 8008616:	bf00      	nop
 8008618:	3708      	adds	r7, #8
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}

0800861e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b082      	sub	sp, #8
 8008622:	af00      	add	r7, sp, #0
 8008624:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800862c:	4618      	mov	r0, r3
 800862e:	f7fe ff91 	bl	8007554 <USBD_LL_SOF>
}
 8008632:	bf00      	nop
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}

0800863a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800863a:	b580      	push	{r7, lr}
 800863c:	b084      	sub	sp, #16
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008642:	2301      	movs	r3, #1
 8008644:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	2b02      	cmp	r3, #2
 800864c:	d001      	beq.n	8008652 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800864e:	f7f8 f95f 	bl	8000910 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008658:	7bfa      	ldrb	r2, [r7, #15]
 800865a:	4611      	mov	r1, r2
 800865c:	4618      	mov	r0, r3
 800865e:	f7fe ff41 	bl	80074e4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008668:	4618      	mov	r0, r3
 800866a:	f7fe fefa 	bl	8007462 <USBD_LL_Reset>
}
 800866e:	bf00      	nop
 8008670:	3710      	adds	r7, #16
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
	...

08008678 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b082      	sub	sp, #8
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008686:	4618      	mov	r0, r3
 8008688:	f7fe ff3b 	bl	8007502 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	699b      	ldr	r3, [r3, #24]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d005      	beq.n	80086a0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008694:	4b04      	ldr	r3, [pc, #16]	; (80086a8 <HAL_PCD_SuspendCallback+0x30>)
 8008696:	691b      	ldr	r3, [r3, #16]
 8008698:	4a03      	ldr	r2, [pc, #12]	; (80086a8 <HAL_PCD_SuspendCallback+0x30>)
 800869a:	f043 0306 	orr.w	r3, r3, #6
 800869e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80086a0:	bf00      	nop
 80086a2:	3708      	adds	r7, #8
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}
 80086a8:	e000ed00 	.word	0xe000ed00

080086ac <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b082      	sub	sp, #8
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80086ba:	4618      	mov	r0, r3
 80086bc:	f7fe ff35 	bl	800752a <USBD_LL_Resume>
}
 80086c0:	bf00      	nop
 80086c2:	3708      	adds	r7, #8
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80086d0:	4a28      	ldr	r2, [pc, #160]	; (8008774 <USBD_LL_Init+0xac>)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	4a26      	ldr	r2, [pc, #152]	; (8008774 <USBD_LL_Init+0xac>)
 80086dc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 80086e0:	4b24      	ldr	r3, [pc, #144]	; (8008774 <USBD_LL_Init+0xac>)
 80086e2:	4a25      	ldr	r2, [pc, #148]	; (8008778 <USBD_LL_Init+0xb0>)
 80086e4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80086e6:	4b23      	ldr	r3, [pc, #140]	; (8008774 <USBD_LL_Init+0xac>)
 80086e8:	2208      	movs	r2, #8
 80086ea:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80086ec:	4b21      	ldr	r3, [pc, #132]	; (8008774 <USBD_LL_Init+0xac>)
 80086ee:	2202      	movs	r2, #2
 80086f0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80086f2:	4b20      	ldr	r3, [pc, #128]	; (8008774 <USBD_LL_Init+0xac>)
 80086f4:	2200      	movs	r2, #0
 80086f6:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80086f8:	4b1e      	ldr	r3, [pc, #120]	; (8008774 <USBD_LL_Init+0xac>)
 80086fa:	2200      	movs	r2, #0
 80086fc:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80086fe:	4b1d      	ldr	r3, [pc, #116]	; (8008774 <USBD_LL_Init+0xac>)
 8008700:	2200      	movs	r2, #0
 8008702:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008704:	481b      	ldr	r0, [pc, #108]	; (8008774 <USBD_LL_Init+0xac>)
 8008706:	f7f9 f87a 	bl	80017fe <HAL_PCD_Init>
 800870a:	4603      	mov	r3, r0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d001      	beq.n	8008714 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008710:	f7f8 f8fe 	bl	8000910 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800871a:	2318      	movs	r3, #24
 800871c:	2200      	movs	r2, #0
 800871e:	2100      	movs	r1, #0
 8008720:	f7fa fbae 	bl	8002e80 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800872a:	2358      	movs	r3, #88	; 0x58
 800872c:	2200      	movs	r2, #0
 800872e:	2180      	movs	r1, #128	; 0x80
 8008730:	f7fa fba6 	bl	8002e80 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800873a:	23c0      	movs	r3, #192	; 0xc0
 800873c:	2200      	movs	r2, #0
 800873e:	2181      	movs	r1, #129	; 0x81
 8008740:	f7fa fb9e 	bl	8002e80 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800874a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800874e:	2200      	movs	r2, #0
 8008750:	2101      	movs	r1, #1
 8008752:	f7fa fb95 	bl	8002e80 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800875c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008760:	2200      	movs	r2, #0
 8008762:	2182      	movs	r1, #130	; 0x82
 8008764:	f7fa fb8c 	bl	8002e80 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008768:	2300      	movs	r3, #0
}
 800876a:	4618      	mov	r0, r3
 800876c:	3708      	adds	r7, #8
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}
 8008772:	bf00      	nop
 8008774:	200011cc 	.word	0x200011cc
 8008778:	40005c00 	.word	0x40005c00

0800877c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b084      	sub	sp, #16
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008784:	2300      	movs	r3, #0
 8008786:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008788:	2300      	movs	r3, #0
 800878a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008792:	4618      	mov	r0, r3
 8008794:	f7f9 f93e 	bl	8001a14 <HAL_PCD_Start>
 8008798:	4603      	mov	r3, r0
 800879a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800879c:	7bfb      	ldrb	r3, [r7, #15]
 800879e:	4618      	mov	r0, r3
 80087a0:	f000 f94e 	bl	8008a40 <USBD_Get_USB_Status>
 80087a4:	4603      	mov	r3, r0
 80087a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80087a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3710      	adds	r7, #16
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b084      	sub	sp, #16
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
 80087ba:	4608      	mov	r0, r1
 80087bc:	4611      	mov	r1, r2
 80087be:	461a      	mov	r2, r3
 80087c0:	4603      	mov	r3, r0
 80087c2:	70fb      	strb	r3, [r7, #3]
 80087c4:	460b      	mov	r3, r1
 80087c6:	70bb      	strb	r3, [r7, #2]
 80087c8:	4613      	mov	r3, r2
 80087ca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80087cc:	2300      	movs	r3, #0
 80087ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80087d0:	2300      	movs	r3, #0
 80087d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80087da:	78bb      	ldrb	r3, [r7, #2]
 80087dc:	883a      	ldrh	r2, [r7, #0]
 80087de:	78f9      	ldrb	r1, [r7, #3]
 80087e0:	f7f9 fab8 	bl	8001d54 <HAL_PCD_EP_Open>
 80087e4:	4603      	mov	r3, r0
 80087e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80087e8:	7bfb      	ldrb	r3, [r7, #15]
 80087ea:	4618      	mov	r0, r3
 80087ec:	f000 f928 	bl	8008a40 <USBD_Get_USB_Status>
 80087f0:	4603      	mov	r3, r0
 80087f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80087f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3710      	adds	r7, #16
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80087fe:	b580      	push	{r7, lr}
 8008800:	b084      	sub	sp, #16
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
 8008806:	460b      	mov	r3, r1
 8008808:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800880a:	2300      	movs	r3, #0
 800880c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800880e:	2300      	movs	r3, #0
 8008810:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008818:	78fa      	ldrb	r2, [r7, #3]
 800881a:	4611      	mov	r1, r2
 800881c:	4618      	mov	r0, r3
 800881e:	f7f9 faff 	bl	8001e20 <HAL_PCD_EP_Close>
 8008822:	4603      	mov	r3, r0
 8008824:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008826:	7bfb      	ldrb	r3, [r7, #15]
 8008828:	4618      	mov	r0, r3
 800882a:	f000 f909 	bl	8008a40 <USBD_Get_USB_Status>
 800882e:	4603      	mov	r3, r0
 8008830:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008832:	7bbb      	ldrb	r3, [r7, #14]
}
 8008834:	4618      	mov	r0, r3
 8008836:	3710      	adds	r7, #16
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b084      	sub	sp, #16
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	460b      	mov	r3, r1
 8008846:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008848:	2300      	movs	r3, #0
 800884a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800884c:	2300      	movs	r3, #0
 800884e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008856:	78fa      	ldrb	r2, [r7, #3]
 8008858:	4611      	mov	r1, r2
 800885a:	4618      	mov	r0, r3
 800885c:	f7f9 fbbf 	bl	8001fde <HAL_PCD_EP_SetStall>
 8008860:	4603      	mov	r3, r0
 8008862:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008864:	7bfb      	ldrb	r3, [r7, #15]
 8008866:	4618      	mov	r0, r3
 8008868:	f000 f8ea 	bl	8008a40 <USBD_Get_USB_Status>
 800886c:	4603      	mov	r3, r0
 800886e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008870:	7bbb      	ldrb	r3, [r7, #14]
}
 8008872:	4618      	mov	r0, r3
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}

0800887a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800887a:	b580      	push	{r7, lr}
 800887c:	b084      	sub	sp, #16
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
 8008882:	460b      	mov	r3, r1
 8008884:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008886:	2300      	movs	r3, #0
 8008888:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800888a:	2300      	movs	r3, #0
 800888c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008894:	78fa      	ldrb	r2, [r7, #3]
 8008896:	4611      	mov	r1, r2
 8008898:	4618      	mov	r0, r3
 800889a:	f7f9 fc00 	bl	800209e <HAL_PCD_EP_ClrStall>
 800889e:	4603      	mov	r3, r0
 80088a0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80088a2:	7bfb      	ldrb	r3, [r7, #15]
 80088a4:	4618      	mov	r0, r3
 80088a6:	f000 f8cb 	bl	8008a40 <USBD_Get_USB_Status>
 80088aa:	4603      	mov	r3, r0
 80088ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80088ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3710      	adds	r7, #16
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}

080088b8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80088b8:	b480      	push	{r7}
 80088ba:	b085      	sub	sp, #20
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
 80088c0:	460b      	mov	r3, r1
 80088c2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80088ca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80088cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	da0c      	bge.n	80088ee <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80088d4:	78fb      	ldrb	r3, [r7, #3]
 80088d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088da:	68f9      	ldr	r1, [r7, #12]
 80088dc:	1c5a      	adds	r2, r3, #1
 80088de:	4613      	mov	r3, r2
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	4413      	add	r3, r2
 80088e4:	00db      	lsls	r3, r3, #3
 80088e6:	440b      	add	r3, r1
 80088e8:	3302      	adds	r3, #2
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	e00b      	b.n	8008906 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80088ee:	78fb      	ldrb	r3, [r7, #3]
 80088f0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80088f4:	68f9      	ldr	r1, [r7, #12]
 80088f6:	4613      	mov	r3, r2
 80088f8:	009b      	lsls	r3, r3, #2
 80088fa:	4413      	add	r3, r2
 80088fc:	00db      	lsls	r3, r3, #3
 80088fe:	440b      	add	r3, r1
 8008900:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8008904:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008906:	4618      	mov	r0, r3
 8008908:	3714      	adds	r7, #20
 800890a:	46bd      	mov	sp, r7
 800890c:	bc80      	pop	{r7}
 800890e:	4770      	bx	lr

08008910 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b084      	sub	sp, #16
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	460b      	mov	r3, r1
 800891a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800891c:	2300      	movs	r3, #0
 800891e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008920:	2300      	movs	r3, #0
 8008922:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800892a:	78fa      	ldrb	r2, [r7, #3]
 800892c:	4611      	mov	r1, r2
 800892e:	4618      	mov	r0, r3
 8008930:	f7f9 f9eb 	bl	8001d0a <HAL_PCD_SetAddress>
 8008934:	4603      	mov	r3, r0
 8008936:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008938:	7bfb      	ldrb	r3, [r7, #15]
 800893a:	4618      	mov	r0, r3
 800893c:	f000 f880 	bl	8008a40 <USBD_Get_USB_Status>
 8008940:	4603      	mov	r3, r0
 8008942:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008944:	7bbb      	ldrb	r3, [r7, #14]
}
 8008946:	4618      	mov	r0, r3
 8008948:	3710      	adds	r7, #16
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}

0800894e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800894e:	b580      	push	{r7, lr}
 8008950:	b086      	sub	sp, #24
 8008952:	af00      	add	r7, sp, #0
 8008954:	60f8      	str	r0, [r7, #12]
 8008956:	607a      	str	r2, [r7, #4]
 8008958:	461a      	mov	r2, r3
 800895a:	460b      	mov	r3, r1
 800895c:	72fb      	strb	r3, [r7, #11]
 800895e:	4613      	mov	r3, r2
 8008960:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008962:	2300      	movs	r3, #0
 8008964:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008966:	2300      	movs	r3, #0
 8008968:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008970:	893b      	ldrh	r3, [r7, #8]
 8008972:	7af9      	ldrb	r1, [r7, #11]
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	f7f9 faef 	bl	8001f58 <HAL_PCD_EP_Transmit>
 800897a:	4603      	mov	r3, r0
 800897c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800897e:	7dfb      	ldrb	r3, [r7, #23]
 8008980:	4618      	mov	r0, r3
 8008982:	f000 f85d 	bl	8008a40 <USBD_Get_USB_Status>
 8008986:	4603      	mov	r3, r0
 8008988:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800898a:	7dbb      	ldrb	r3, [r7, #22]
}
 800898c:	4618      	mov	r0, r3
 800898e:	3718      	adds	r7, #24
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}

08008994 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b086      	sub	sp, #24
 8008998:	af00      	add	r7, sp, #0
 800899a:	60f8      	str	r0, [r7, #12]
 800899c:	607a      	str	r2, [r7, #4]
 800899e:	461a      	mov	r2, r3
 80089a0:	460b      	mov	r3, r1
 80089a2:	72fb      	strb	r3, [r7, #11]
 80089a4:	4613      	mov	r3, r2
 80089a6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089a8:	2300      	movs	r3, #0
 80089aa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80089ac:	2300      	movs	r3, #0
 80089ae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80089b6:	893b      	ldrh	r3, [r7, #8]
 80089b8:	7af9      	ldrb	r1, [r7, #11]
 80089ba:	687a      	ldr	r2, [r7, #4]
 80089bc:	f7f9 fa78 	bl	8001eb0 <HAL_PCD_EP_Receive>
 80089c0:	4603      	mov	r3, r0
 80089c2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80089c4:	7dfb      	ldrb	r3, [r7, #23]
 80089c6:	4618      	mov	r0, r3
 80089c8:	f000 f83a 	bl	8008a40 <USBD_Get_USB_Status>
 80089cc:	4603      	mov	r3, r0
 80089ce:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80089d0:	7dbb      	ldrb	r3, [r7, #22]
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3718      	adds	r7, #24
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}

080089da <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80089da:	b580      	push	{r7, lr}
 80089dc:	b082      	sub	sp, #8
 80089de:	af00      	add	r7, sp, #0
 80089e0:	6078      	str	r0, [r7, #4]
 80089e2:	460b      	mov	r3, r1
 80089e4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80089ec:	78fa      	ldrb	r2, [r7, #3]
 80089ee:	4611      	mov	r1, r2
 80089f0:	4618      	mov	r0, r3
 80089f2:	f7f9 fa9a 	bl	8001f2a <HAL_PCD_EP_GetRxCount>
 80089f6:	4603      	mov	r3, r0
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3708      	adds	r7, #8
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}

08008a00 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008a08:	4b02      	ldr	r3, [pc, #8]	; (8008a14 <USBD_static_malloc+0x14>)
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	370c      	adds	r7, #12
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bc80      	pop	{r7}
 8008a12:	4770      	bx	lr
 8008a14:	2000019c 	.word	0x2000019c

08008a18 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]

}
 8008a20:	bf00      	nop
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bc80      	pop	{r7}
 8008a28:	4770      	bx	lr

08008a2a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a2a:	b480      	push	{r7}
 8008a2c:	b083      	sub	sp, #12
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
 8008a32:	460b      	mov	r3, r1
 8008a34:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8008a36:	bf00      	nop
 8008a38:	370c      	adds	r7, #12
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bc80      	pop	{r7}
 8008a3e:	4770      	bx	lr

08008a40 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b085      	sub	sp, #20
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	4603      	mov	r3, r0
 8008a48:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008a4e:	79fb      	ldrb	r3, [r7, #7]
 8008a50:	2b03      	cmp	r3, #3
 8008a52:	d817      	bhi.n	8008a84 <USBD_Get_USB_Status+0x44>
 8008a54:	a201      	add	r2, pc, #4	; (adr r2, 8008a5c <USBD_Get_USB_Status+0x1c>)
 8008a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a5a:	bf00      	nop
 8008a5c:	08008a6d 	.word	0x08008a6d
 8008a60:	08008a73 	.word	0x08008a73
 8008a64:	08008a79 	.word	0x08008a79
 8008a68:	08008a7f 	.word	0x08008a7f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	73fb      	strb	r3, [r7, #15]
    break;
 8008a70:	e00b      	b.n	8008a8a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008a72:	2302      	movs	r3, #2
 8008a74:	73fb      	strb	r3, [r7, #15]
    break;
 8008a76:	e008      	b.n	8008a8a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008a78:	2301      	movs	r3, #1
 8008a7a:	73fb      	strb	r3, [r7, #15]
    break;
 8008a7c:	e005      	b.n	8008a8a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008a7e:	2302      	movs	r3, #2
 8008a80:	73fb      	strb	r3, [r7, #15]
    break;
 8008a82:	e002      	b.n	8008a8a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008a84:	2302      	movs	r3, #2
 8008a86:	73fb      	strb	r3, [r7, #15]
    break;
 8008a88:	bf00      	nop
  }
  return usb_status;
 8008a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3714      	adds	r7, #20
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bc80      	pop	{r7}
 8008a94:	4770      	bx	lr
 8008a96:	bf00      	nop

08008a98 <__libc_init_array>:
 8008a98:	b570      	push	{r4, r5, r6, lr}
 8008a9a:	2500      	movs	r5, #0
 8008a9c:	4e0c      	ldr	r6, [pc, #48]	; (8008ad0 <__libc_init_array+0x38>)
 8008a9e:	4c0d      	ldr	r4, [pc, #52]	; (8008ad4 <__libc_init_array+0x3c>)
 8008aa0:	1ba4      	subs	r4, r4, r6
 8008aa2:	10a4      	asrs	r4, r4, #2
 8008aa4:	42a5      	cmp	r5, r4
 8008aa6:	d109      	bne.n	8008abc <__libc_init_array+0x24>
 8008aa8:	f000 f822 	bl	8008af0 <_init>
 8008aac:	2500      	movs	r5, #0
 8008aae:	4e0a      	ldr	r6, [pc, #40]	; (8008ad8 <__libc_init_array+0x40>)
 8008ab0:	4c0a      	ldr	r4, [pc, #40]	; (8008adc <__libc_init_array+0x44>)
 8008ab2:	1ba4      	subs	r4, r4, r6
 8008ab4:	10a4      	asrs	r4, r4, #2
 8008ab6:	42a5      	cmp	r5, r4
 8008ab8:	d105      	bne.n	8008ac6 <__libc_init_array+0x2e>
 8008aba:	bd70      	pop	{r4, r5, r6, pc}
 8008abc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008ac0:	4798      	blx	r3
 8008ac2:	3501      	adds	r5, #1
 8008ac4:	e7ee      	b.n	8008aa4 <__libc_init_array+0xc>
 8008ac6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008aca:	4798      	blx	r3
 8008acc:	3501      	adds	r5, #1
 8008ace:	e7f2      	b.n	8008ab6 <__libc_init_array+0x1e>
 8008ad0:	08008b7c 	.word	0x08008b7c
 8008ad4:	08008b7c 	.word	0x08008b7c
 8008ad8:	08008b7c 	.word	0x08008b7c
 8008adc:	08008b80 	.word	0x08008b80

08008ae0 <memset>:
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	4402      	add	r2, r0
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d100      	bne.n	8008aea <memset+0xa>
 8008ae8:	4770      	bx	lr
 8008aea:	f803 1b01 	strb.w	r1, [r3], #1
 8008aee:	e7f9      	b.n	8008ae4 <memset+0x4>

08008af0 <_init>:
 8008af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008af2:	bf00      	nop
 8008af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008af6:	bc08      	pop	{r3}
 8008af8:	469e      	mov	lr, r3
 8008afa:	4770      	bx	lr

08008afc <_fini>:
 8008afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008afe:	bf00      	nop
 8008b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b02:	bc08      	pop	{r3}
 8008b04:	469e      	mov	lr, r3
 8008b06:	4770      	bx	lr
