* Z:\mnt\design.r\spice\examples\7000.asc
V1 IN 0 135
V2 N009 0 PULSE(0 3.3 50m 10n 10n 50m 100m 1)
M1 N001 N003 OUT OUT BSC320N20NS3
C1 OUT 0 1µ Rser=7m
R1 OUT 0 13.5
C2 OUT N004 0.1µ
R2 N008 0 150K
R3 N005 N006 100K
C3 N007 0 1n
R6 IN N001 5m
C4 N005 0 1µ
V3 N002 0 PWL(0 0 60m 0 +1u 1 +10m 1 +1u 0)
S1 0 OUT N002 0 SW
XU1 IN IN N005 NC_01 N006 N007 N009 0 N008 NC_02 N003 N003 OUT N004 N001 IN 0 LTC7000
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
* Short load with 10mohm\nto test current limit.
.tran 100m startup
.model SW SW(Ron=10m Roff=1G Vt=0.5 Vh=-0.3)
.lib LTC7000.sub
.backanno
.end
