$date
	Mon Dec 29 23:07:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealy_non_overlapping_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ rst $end
$var parameter 2 % s0 $end
$var parameter 2 & s1 $end
$var parameter 2 ' s2 $end
$var reg 2 ( next_state [1:0] $end
$var reg 2 ) present_state [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 )
b0 (
1$
0#
0"
0!
$end
#5
1"
#10
0"
0$
#15
1"
#20
b1 (
0"
1#
#25
b1 )
1"
#30
b10 (
0"
0#
#35
b0 (
1!
b10 )
1"
#40
1!
b0 (
0"
1#
#45
b1 (
0!
b0 )
1"
#50
b0 (
0"
0#
#55
1"
#60
b1 (
0"
1#
#65
b1 )
1"
#70
b10 (
0"
0#
#75
b0 (
1!
b10 )
1"
#80
1!
b0 (
0"
1#
#85
b1 (
0!
b0 )
1"
#90
0"
#95
b1 )
1"
#100
b10 (
0"
0#
#105
b0 (
1!
b10 )
1"
#110
1!
b0 (
0"
1#
#115
b1 (
0!
b0 )
1"
#120
0"
#125
b1 )
1"
#130
0"
