Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec  2 18:58:17 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PipelineCPUTest_timing_summary_routed.rpt -rpx PipelineCPUTest_timing_summary_routed.rpx -warn_on_violation
| Design       : PipelineCPUTest
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.115        0.000                      0                 1846        0.037        0.000                      0                 1846        1.500        0.000                       0                   660  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_PLL  {0.000 20.000}       40.000          25.000          
  clk_out2_DCM_PLL  {0.000 2.000}        4.000           250.000         
  clkfbout_DCM_PLL  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL       18.575        0.000                      0                 1773        0.037        0.000                      0                 1773       18.750        0.000                       0                   616  
  clk_out2_DCM_PLL        1.240        0.000                      0                   43        0.225        0.000                      0                   43        1.500        0.000                       0                    40  
  clkfbout_DCM_PLL                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DCM_PLL  clk_out2_DCM_PLL        1.115        0.000                      0                   30        0.177        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       18.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.575ns  (required time - arrival time)
  Source:                 CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.380ns  (logic 2.898ns (15.767%)  route 15.482ns (84.233%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 37.911 - 40.000 ) 
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.829     0.423    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X157Y108       FDRE                                         r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y108       FDRE (Prop_fdre_C_Q)         0.456     0.879 r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/Q
                         net (fo=2, routed)           1.388     2.267    CPUInst/EX_MEM_inst/WB_wb_reg[1][0]
    SLICE_X145Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.391 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_4/O
                         net (fo=2, routed)           0.420     2.811    CPUInst/EX_MEM_inst/EX_inst/Forwarding_inst/p_9_in
    SLICE_X146Y109       LUT6 (Prop_lut6_I0_O)        0.124     2.935 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_2/O
                         net (fo=32, routed)          1.397     4.332    CPUInst/MEM_WB_inst/rs2Addr_ex_reg[3][0]
    SLICE_X158Y108       LUT5 (Prop_lut5_I2_O)        0.124     4.456 f  CPUInst/MEM_WB_inst/MemWriteData_mem[29]_i_1/O
                         net (fo=2, routed)           1.350     5.806    CPUInst/ID_EX_inst/rs2Data_ex_reg[31]_0[29]
    SLICE_X158Y104       LUT4 (Prop_lut4_I2_O)        0.150     5.956 f  CPUInst/ID_EX_inst/char_tab_i_68/O
                         net (fo=9, routed)           1.283     7.239    CPUInst/EX_inst/ALU_inst/Imm_ex_reg[27]_1
    SLICE_X151Y99        LUT4 (Prop_lut4_I2_O)        0.328     7.567 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20/O
                         net (fo=1, routed)           0.682     8.249    CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20_n_0
    SLICE_X151Y99        LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_17/O
                         net (fo=41, routed)          1.482     9.855    CPUInst/ID_EX_inst/Imm_ex_reg[18]_1
    SLICE_X157Y93        LUT2 (Prop_lut2_I0_O)        0.150    10.005 r  CPUInst/ID_EX_inst/ALUResult_mem[9]_i_15/O
                         net (fo=32, routed)          0.534    10.539    CPUInst/EX_inst/ALU_inst/EX_ex_reg[4]
    SLICE_X156Y91        LUT6 (Prop_lut6_I2_O)        0.326    10.865 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[4]_i_7/O
                         net (fo=2, routed)           0.999    11.865    CPUInst/ID_EX_inst/EX_ex_reg[3]_9
    SLICE_X151Y93        LUT6 (Prop_lut6_I2_O)        0.124    11.989 r  CPUInst/ID_EX_inst/char_tab_i_167/O
                         net (fo=1, routed)           0.592    12.580    CPUInst/ID_EX_inst/char_tab_i_167_n_0
    SLICE_X151Y95        LUT6 (Prop_lut6_I1_O)        0.124    12.704 r  CPUInst/ID_EX_inst/char_tab_i_156/O
                         net (fo=1, routed)           0.981    13.685    CPUInst/ID_EX_inst/char_tab_i_156_n_0
    SLICE_X151Y98        LUT6 (Prop_lut6_I4_O)        0.124    13.809 r  CPUInst/ID_EX_inst/char_tab_i_123/O
                         net (fo=1, routed)           0.793    14.602    CPUInst/ID_EX_inst/char_tab_i_123_n_0
    SLICE_X150Y99        LUT6 (Prop_lut6_I2_O)        0.124    14.726 r  CPUInst/ID_EX_inst/char_tab_i_73/O
                         net (fo=1, routed)           1.384    16.110    sync_inst/EX_ex_reg[6]
    SLICE_X157Y102       LUT6 (Prop_lut6_I1_O)        0.124    16.234 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.688    16.922    sync_inst/char_tab_i_28_n_0
    SLICE_X157Y105       LUT6 (Prop_lut6_I2_O)        0.124    17.046 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          0.830    17.876    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X162Y112       LUT6 (Prop_lut6_I1_O)        0.124    18.000 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_5/O
                         net (fo=1, routed)           0.680    18.680    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_5_n_0
    SLICE_X162Y112       LUT6 (Prop_lut6_I5_O)        0.124    18.804 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000    18.804    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X162Y112       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.709    37.911    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y112       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism             -0.515    37.396    
                         clock uncertainty           -0.095    37.301    
    SLICE_X162Y112       FDRE (Setup_fdre_C_D)        0.077    37.378    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         37.378    
                         arrival time                         -18.804    
  -------------------------------------------------------------------
                         slack                                 18.575    

Slack (MET) :             18.630ns  (required time - arrival time)
  Source:                 CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.326ns  (logic 2.898ns (15.814%)  route 15.428ns (84.186%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -3.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 37.912 - 40.000 ) 
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.829     0.423    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X157Y108       FDRE                                         r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y108       FDRE (Prop_fdre_C_Q)         0.456     0.879 r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/Q
                         net (fo=2, routed)           1.388     2.267    CPUInst/EX_MEM_inst/WB_wb_reg[1][0]
    SLICE_X145Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.391 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_4/O
                         net (fo=2, routed)           0.420     2.811    CPUInst/EX_MEM_inst/EX_inst/Forwarding_inst/p_9_in
    SLICE_X146Y109       LUT6 (Prop_lut6_I0_O)        0.124     2.935 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_2/O
                         net (fo=32, routed)          1.397     4.332    CPUInst/MEM_WB_inst/rs2Addr_ex_reg[3][0]
    SLICE_X158Y108       LUT5 (Prop_lut5_I2_O)        0.124     4.456 f  CPUInst/MEM_WB_inst/MemWriteData_mem[29]_i_1/O
                         net (fo=2, routed)           1.350     5.806    CPUInst/ID_EX_inst/rs2Data_ex_reg[31]_0[29]
    SLICE_X158Y104       LUT4 (Prop_lut4_I2_O)        0.150     5.956 f  CPUInst/ID_EX_inst/char_tab_i_68/O
                         net (fo=9, routed)           1.283     7.239    CPUInst/EX_inst/ALU_inst/Imm_ex_reg[27]_1
    SLICE_X151Y99        LUT4 (Prop_lut4_I2_O)        0.328     7.567 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20/O
                         net (fo=1, routed)           0.682     8.249    CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20_n_0
    SLICE_X151Y99        LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_17/O
                         net (fo=41, routed)          1.482     9.855    CPUInst/ID_EX_inst/Imm_ex_reg[18]_1
    SLICE_X157Y93        LUT2 (Prop_lut2_I0_O)        0.150    10.005 r  CPUInst/ID_EX_inst/ALUResult_mem[9]_i_15/O
                         net (fo=32, routed)          0.534    10.539    CPUInst/EX_inst/ALU_inst/EX_ex_reg[4]
    SLICE_X156Y91        LUT6 (Prop_lut6_I2_O)        0.326    10.865 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[4]_i_7/O
                         net (fo=2, routed)           0.999    11.865    CPUInst/ID_EX_inst/EX_ex_reg[3]_9
    SLICE_X151Y93        LUT6 (Prop_lut6_I2_O)        0.124    11.989 r  CPUInst/ID_EX_inst/char_tab_i_167/O
                         net (fo=1, routed)           0.592    12.580    CPUInst/ID_EX_inst/char_tab_i_167_n_0
    SLICE_X151Y95        LUT6 (Prop_lut6_I1_O)        0.124    12.704 r  CPUInst/ID_EX_inst/char_tab_i_156/O
                         net (fo=1, routed)           0.981    13.685    CPUInst/ID_EX_inst/char_tab_i_156_n_0
    SLICE_X151Y98        LUT6 (Prop_lut6_I4_O)        0.124    13.809 r  CPUInst/ID_EX_inst/char_tab_i_123/O
                         net (fo=1, routed)           0.793    14.602    CPUInst/ID_EX_inst/char_tab_i_123_n_0
    SLICE_X150Y99        LUT6 (Prop_lut6_I2_O)        0.124    14.726 r  CPUInst/ID_EX_inst/char_tab_i_73/O
                         net (fo=1, routed)           1.384    16.110    sync_inst/EX_ex_reg[6]
    SLICE_X157Y102       LUT6 (Prop_lut6_I1_O)        0.124    16.234 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.688    16.922    sync_inst/char_tab_i_28_n_0
    SLICE_X157Y105       LUT6 (Prop_lut6_I2_O)        0.124    17.046 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          0.852    17.897    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X162Y112       LUT6 (Prop_lut6_I1_O)        0.124    18.021 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_3/O
                         net (fo=2, routed)           0.604    18.625    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_3_n_0
    SLICE_X162Y111       LUT6 (Prop_lut6_I1_O)        0.124    18.749 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000    18.749    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X162Y111       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.710    37.912    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y111       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism             -0.515    37.397    
                         clock uncertainty           -0.095    37.302    
    SLICE_X162Y111       FDRE (Setup_fdre_C_D)        0.077    37.379    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         37.379    
                         arrival time                         -18.749    
  -------------------------------------------------------------------
                         slack                                 18.630    

Slack (MET) :             18.731ns  (required time - arrival time)
  Source:                 CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.212ns  (logic 3.085ns (16.940%)  route 15.127ns (83.060%))
  Logic Levels:           17  (LUT2=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 37.911 - 40.000 ) 
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.829     0.423    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X157Y108       FDRE                                         r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y108       FDRE (Prop_fdre_C_Q)         0.456     0.879 r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/Q
                         net (fo=2, routed)           1.388     2.267    CPUInst/EX_MEM_inst/WB_wb_reg[1][0]
    SLICE_X145Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.391 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_4/O
                         net (fo=2, routed)           0.420     2.811    CPUInst/EX_MEM_inst/EX_inst/Forwarding_inst/p_9_in
    SLICE_X146Y109       LUT6 (Prop_lut6_I0_O)        0.124     2.935 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_2/O
                         net (fo=32, routed)          1.397     4.332    CPUInst/MEM_WB_inst/rs2Addr_ex_reg[3][0]
    SLICE_X158Y108       LUT5 (Prop_lut5_I2_O)        0.124     4.456 f  CPUInst/MEM_WB_inst/MemWriteData_mem[29]_i_1/O
                         net (fo=2, routed)           1.350     5.806    CPUInst/ID_EX_inst/rs2Data_ex_reg[31]_0[29]
    SLICE_X158Y104       LUT4 (Prop_lut4_I2_O)        0.150     5.956 f  CPUInst/ID_EX_inst/char_tab_i_68/O
                         net (fo=9, routed)           1.283     7.239    CPUInst/EX_inst/ALU_inst/Imm_ex_reg[27]_1
    SLICE_X151Y99        LUT4 (Prop_lut4_I2_O)        0.328     7.567 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20/O
                         net (fo=1, routed)           0.682     8.249    CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20_n_0
    SLICE_X151Y99        LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_17/O
                         net (fo=41, routed)          1.482     9.855    CPUInst/ID_EX_inst/Imm_ex_reg[18]_1
    SLICE_X157Y93        LUT2 (Prop_lut2_I0_O)        0.150    10.005 r  CPUInst/ID_EX_inst/ALUResult_mem[9]_i_15/O
                         net (fo=32, routed)          0.534    10.539    CPUInst/EX_inst/ALU_inst/EX_ex_reg[4]
    SLICE_X156Y91        LUT6 (Prop_lut6_I2_O)        0.326    10.865 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[4]_i_7/O
                         net (fo=2, routed)           0.999    11.865    CPUInst/ID_EX_inst/EX_ex_reg[3]_9
    SLICE_X151Y93        LUT6 (Prop_lut6_I2_O)        0.124    11.989 r  CPUInst/ID_EX_inst/char_tab_i_167/O
                         net (fo=1, routed)           0.592    12.580    CPUInst/ID_EX_inst/char_tab_i_167_n_0
    SLICE_X151Y95        LUT6 (Prop_lut6_I1_O)        0.124    12.704 r  CPUInst/ID_EX_inst/char_tab_i_156/O
                         net (fo=1, routed)           0.981    13.685    CPUInst/ID_EX_inst/char_tab_i_156_n_0
    SLICE_X151Y98        LUT6 (Prop_lut6_I4_O)        0.124    13.809 r  CPUInst/ID_EX_inst/char_tab_i_123/O
                         net (fo=1, routed)           0.793    14.602    CPUInst/ID_EX_inst/char_tab_i_123_n_0
    SLICE_X150Y99        LUT6 (Prop_lut6_I2_O)        0.124    14.726 r  CPUInst/ID_EX_inst/char_tab_i_73/O
                         net (fo=1, routed)           1.384    16.110    sync_inst/EX_ex_reg[6]
    SLICE_X157Y102       LUT6 (Prop_lut6_I1_O)        0.124    16.234 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.688    16.922    sync_inst/char_tab_i_28_n_0
    SLICE_X157Y105       LUT6 (Prop_lut6_I2_O)        0.124    17.046 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          1.154    18.200    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X163Y112       LUT6 (Prop_lut6_I1_O)        0.124    18.324 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_7/O
                         net (fo=1, routed)           0.000    18.324    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_7_n_0
    SLICE_X163Y112       MUXF7 (Prop_muxf7_I1_O)      0.217    18.541 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    18.541    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_3_n_0
    SLICE_X163Y112       MUXF8 (Prop_muxf8_I1_O)      0.094    18.635 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.635    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_1_n_0
    SLICE_X163Y112       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.709    37.911    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X163Y112       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
                         clock pessimism             -0.515    37.396    
                         clock uncertainty           -0.095    37.301    
    SLICE_X163Y112       FDRE (Setup_fdre_C_D)        0.064    37.365    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         37.365    
                         arrival time                         -18.635    
  -------------------------------------------------------------------
                         slack                                 18.731    

Slack (MET) :             18.826ns  (required time - arrival time)
  Source:                 CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.081ns  (logic 2.898ns (16.028%)  route 15.183ns (83.972%))
  Logic Levels:           16  (LUT2=1 LUT4=3 LUT5=2 LUT6=10)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 37.911 - 40.000 ) 
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.829     0.423    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X157Y108       FDRE                                         r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y108       FDRE (Prop_fdre_C_Q)         0.456     0.879 r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/Q
                         net (fo=2, routed)           1.388     2.267    CPUInst/EX_MEM_inst/WB_wb_reg[1][0]
    SLICE_X145Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.391 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_4/O
                         net (fo=2, routed)           0.420     2.811    CPUInst/EX_MEM_inst/EX_inst/Forwarding_inst/p_9_in
    SLICE_X146Y109       LUT6 (Prop_lut6_I0_O)        0.124     2.935 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_2/O
                         net (fo=32, routed)          1.397     4.332    CPUInst/MEM_WB_inst/rs2Addr_ex_reg[3][0]
    SLICE_X158Y108       LUT5 (Prop_lut5_I2_O)        0.124     4.456 f  CPUInst/MEM_WB_inst/MemWriteData_mem[29]_i_1/O
                         net (fo=2, routed)           1.350     5.806    CPUInst/ID_EX_inst/rs2Data_ex_reg[31]_0[29]
    SLICE_X158Y104       LUT4 (Prop_lut4_I2_O)        0.150     5.956 f  CPUInst/ID_EX_inst/char_tab_i_68/O
                         net (fo=9, routed)           1.283     7.239    CPUInst/EX_inst/ALU_inst/Imm_ex_reg[27]_1
    SLICE_X151Y99        LUT4 (Prop_lut4_I2_O)        0.328     7.567 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20/O
                         net (fo=1, routed)           0.682     8.249    CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20_n_0
    SLICE_X151Y99        LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_17/O
                         net (fo=41, routed)          1.482     9.855    CPUInst/ID_EX_inst/Imm_ex_reg[18]_1
    SLICE_X157Y93        LUT2 (Prop_lut2_I0_O)        0.150    10.005 r  CPUInst/ID_EX_inst/ALUResult_mem[9]_i_15/O
                         net (fo=32, routed)          0.534    10.539    CPUInst/EX_inst/ALU_inst/EX_ex_reg[4]
    SLICE_X156Y91        LUT6 (Prop_lut6_I2_O)        0.326    10.865 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[4]_i_7/O
                         net (fo=2, routed)           0.999    11.865    CPUInst/ID_EX_inst/EX_ex_reg[3]_9
    SLICE_X151Y93        LUT6 (Prop_lut6_I2_O)        0.124    11.989 r  CPUInst/ID_EX_inst/char_tab_i_167/O
                         net (fo=1, routed)           0.592    12.580    CPUInst/ID_EX_inst/char_tab_i_167_n_0
    SLICE_X151Y95        LUT6 (Prop_lut6_I1_O)        0.124    12.704 r  CPUInst/ID_EX_inst/char_tab_i_156/O
                         net (fo=1, routed)           0.981    13.685    CPUInst/ID_EX_inst/char_tab_i_156_n_0
    SLICE_X151Y98        LUT6 (Prop_lut6_I4_O)        0.124    13.809 r  CPUInst/ID_EX_inst/char_tab_i_123/O
                         net (fo=1, routed)           0.793    14.602    CPUInst/ID_EX_inst/char_tab_i_123_n_0
    SLICE_X150Y99        LUT6 (Prop_lut6_I2_O)        0.124    14.726 r  CPUInst/ID_EX_inst/char_tab_i_73/O
                         net (fo=1, routed)           1.384    16.110    sync_inst/EX_ex_reg[6]
    SLICE_X157Y102       LUT6 (Prop_lut6_I1_O)        0.124    16.234 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.688    16.922    sync_inst/char_tab_i_28_n_0
    SLICE_X157Y105       LUT6 (Prop_lut6_I2_O)        0.124    17.046 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          0.807    17.853    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X161Y112       LUT6 (Prop_lut6_I1_O)        0.124    17.977 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3/O
                         net (fo=1, routed)           0.403    18.380    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3_n_0
    SLICE_X161Y112       LUT4 (Prop_lut4_I2_O)        0.124    18.504 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000    18.504    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X161Y112       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.709    37.911    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X161Y112       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism             -0.515    37.396    
                         clock uncertainty           -0.095    37.301    
    SLICE_X161Y112       FDRE (Setup_fdre_C_D)        0.029    37.330    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         37.330    
                         arrival time                         -18.504    
  -------------------------------------------------------------------
                         slack                                 18.826    

Slack (MET) :             19.053ns  (required time - arrival time)
  Source:                 CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.890ns  (logic 3.123ns (17.457%)  route 14.767ns (82.543%))
  Logic Levels:           17  (LUT2=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 37.912 - 40.000 ) 
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.829     0.423    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X157Y108       FDRE                                         r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y108       FDRE (Prop_fdre_C_Q)         0.456     0.879 r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/Q
                         net (fo=2, routed)           1.388     2.267    CPUInst/EX_MEM_inst/WB_wb_reg[1][0]
    SLICE_X145Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.391 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_4/O
                         net (fo=2, routed)           0.420     2.811    CPUInst/EX_MEM_inst/EX_inst/Forwarding_inst/p_9_in
    SLICE_X146Y109       LUT6 (Prop_lut6_I0_O)        0.124     2.935 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_2/O
                         net (fo=32, routed)          1.397     4.332    CPUInst/MEM_WB_inst/rs2Addr_ex_reg[3][0]
    SLICE_X158Y108       LUT5 (Prop_lut5_I2_O)        0.124     4.456 f  CPUInst/MEM_WB_inst/MemWriteData_mem[29]_i_1/O
                         net (fo=2, routed)           1.350     5.806    CPUInst/ID_EX_inst/rs2Data_ex_reg[31]_0[29]
    SLICE_X158Y104       LUT4 (Prop_lut4_I2_O)        0.150     5.956 f  CPUInst/ID_EX_inst/char_tab_i_68/O
                         net (fo=9, routed)           1.283     7.239    CPUInst/EX_inst/ALU_inst/Imm_ex_reg[27]_1
    SLICE_X151Y99        LUT4 (Prop_lut4_I2_O)        0.328     7.567 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20/O
                         net (fo=1, routed)           0.682     8.249    CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20_n_0
    SLICE_X151Y99        LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_17/O
                         net (fo=41, routed)          1.482     9.855    CPUInst/ID_EX_inst/Imm_ex_reg[18]_1
    SLICE_X157Y93        LUT2 (Prop_lut2_I0_O)        0.150    10.005 r  CPUInst/ID_EX_inst/ALUResult_mem[9]_i_15/O
                         net (fo=32, routed)          0.534    10.539    CPUInst/EX_inst/ALU_inst/EX_ex_reg[4]
    SLICE_X156Y91        LUT6 (Prop_lut6_I2_O)        0.326    10.865 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[4]_i_7/O
                         net (fo=2, routed)           0.999    11.865    CPUInst/ID_EX_inst/EX_ex_reg[3]_9
    SLICE_X151Y93        LUT6 (Prop_lut6_I2_O)        0.124    11.989 r  CPUInst/ID_EX_inst/char_tab_i_167/O
                         net (fo=1, routed)           0.592    12.580    CPUInst/ID_EX_inst/char_tab_i_167_n_0
    SLICE_X151Y95        LUT6 (Prop_lut6_I1_O)        0.124    12.704 r  CPUInst/ID_EX_inst/char_tab_i_156/O
                         net (fo=1, routed)           0.981    13.685    CPUInst/ID_EX_inst/char_tab_i_156_n_0
    SLICE_X151Y98        LUT6 (Prop_lut6_I4_O)        0.124    13.809 r  CPUInst/ID_EX_inst/char_tab_i_123/O
                         net (fo=1, routed)           0.793    14.602    CPUInst/ID_EX_inst/char_tab_i_123_n_0
    SLICE_X150Y99        LUT6 (Prop_lut6_I2_O)        0.124    14.726 r  CPUInst/ID_EX_inst/char_tab_i_73/O
                         net (fo=1, routed)           1.384    16.110    sync_inst/EX_ex_reg[6]
    SLICE_X157Y102       LUT6 (Prop_lut6_I1_O)        0.124    16.234 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.688    16.922    sync_inst/char_tab_i_28_n_0
    SLICE_X157Y105       LUT6 (Prop_lut6_I2_O)        0.124    17.046 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          0.794    17.840    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X160Y111       LUT6 (Prop_lut6_I1_O)        0.124    17.964 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_5/O
                         net (fo=1, routed)           0.000    17.964    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_5_n_0
    SLICE_X160Y111       MUXF7 (Prop_muxf7_I1_O)      0.245    18.209 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    18.209    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_2_n_0
    SLICE_X160Y111       MUXF8 (Prop_muxf8_I0_O)      0.104    18.313 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.313    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_1_n_0
    SLICE_X160Y111       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.710    37.912    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X160Y111       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism             -0.515    37.397    
                         clock uncertainty           -0.095    37.302    
    SLICE_X160Y111       FDRE (Setup_fdre_C_D)        0.064    37.366    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         37.366    
                         arrival time                         -18.313    
  -------------------------------------------------------------------
                         slack                                 19.053    

Slack (MET) :             19.064ns  (required time - arrival time)
  Source:                 CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.878ns  (logic 3.123ns (17.468%)  route 14.755ns (82.532%))
  Logic Levels:           17  (LUT2=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 37.911 - 40.000 ) 
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.829     0.423    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X157Y108       FDRE                                         r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y108       FDRE (Prop_fdre_C_Q)         0.456     0.879 r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/Q
                         net (fo=2, routed)           1.388     2.267    CPUInst/EX_MEM_inst/WB_wb_reg[1][0]
    SLICE_X145Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.391 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_4/O
                         net (fo=2, routed)           0.420     2.811    CPUInst/EX_MEM_inst/EX_inst/Forwarding_inst/p_9_in
    SLICE_X146Y109       LUT6 (Prop_lut6_I0_O)        0.124     2.935 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_2/O
                         net (fo=32, routed)          1.397     4.332    CPUInst/MEM_WB_inst/rs2Addr_ex_reg[3][0]
    SLICE_X158Y108       LUT5 (Prop_lut5_I2_O)        0.124     4.456 f  CPUInst/MEM_WB_inst/MemWriteData_mem[29]_i_1/O
                         net (fo=2, routed)           1.350     5.806    CPUInst/ID_EX_inst/rs2Data_ex_reg[31]_0[29]
    SLICE_X158Y104       LUT4 (Prop_lut4_I2_O)        0.150     5.956 f  CPUInst/ID_EX_inst/char_tab_i_68/O
                         net (fo=9, routed)           1.283     7.239    CPUInst/EX_inst/ALU_inst/Imm_ex_reg[27]_1
    SLICE_X151Y99        LUT4 (Prop_lut4_I2_O)        0.328     7.567 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20/O
                         net (fo=1, routed)           0.682     8.249    CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20_n_0
    SLICE_X151Y99        LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_17/O
                         net (fo=41, routed)          1.482     9.855    CPUInst/ID_EX_inst/Imm_ex_reg[18]_1
    SLICE_X157Y93        LUT2 (Prop_lut2_I0_O)        0.150    10.005 r  CPUInst/ID_EX_inst/ALUResult_mem[9]_i_15/O
                         net (fo=32, routed)          0.534    10.539    CPUInst/EX_inst/ALU_inst/EX_ex_reg[4]
    SLICE_X156Y91        LUT6 (Prop_lut6_I2_O)        0.326    10.865 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[4]_i_7/O
                         net (fo=2, routed)           0.999    11.865    CPUInst/ID_EX_inst/EX_ex_reg[3]_9
    SLICE_X151Y93        LUT6 (Prop_lut6_I2_O)        0.124    11.989 r  CPUInst/ID_EX_inst/char_tab_i_167/O
                         net (fo=1, routed)           0.592    12.580    CPUInst/ID_EX_inst/char_tab_i_167_n_0
    SLICE_X151Y95        LUT6 (Prop_lut6_I1_O)        0.124    12.704 r  CPUInst/ID_EX_inst/char_tab_i_156/O
                         net (fo=1, routed)           0.981    13.685    CPUInst/ID_EX_inst/char_tab_i_156_n_0
    SLICE_X151Y98        LUT6 (Prop_lut6_I4_O)        0.124    13.809 r  CPUInst/ID_EX_inst/char_tab_i_123/O
                         net (fo=1, routed)           0.793    14.602    CPUInst/ID_EX_inst/char_tab_i_123_n_0
    SLICE_X150Y99        LUT6 (Prop_lut6_I2_O)        0.124    14.726 r  CPUInst/ID_EX_inst/char_tab_i_73/O
                         net (fo=1, routed)           1.384    16.110    sync_inst/EX_ex_reg[6]
    SLICE_X157Y102       LUT6 (Prop_lut6_I1_O)        0.124    16.234 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.688    16.922    sync_inst/char_tab_i_28_n_0
    SLICE_X157Y105       LUT6 (Prop_lut6_I2_O)        0.124    17.046 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          0.783    17.828    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X160Y112       LUT6 (Prop_lut6_I1_O)        0.124    17.952 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_5/O
                         net (fo=1, routed)           0.000    17.952    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_5_n_0
    SLICE_X160Y112       MUXF7 (Prop_muxf7_I1_O)      0.245    18.197 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    18.197    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_2_n_0
    SLICE_X160Y112       MUXF8 (Prop_muxf8_I0_O)      0.104    18.301 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.301    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_1_n_0
    SLICE_X160Y112       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.709    37.911    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X160Y112       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                         clock pessimism             -0.515    37.396    
                         clock uncertainty           -0.095    37.301    
    SLICE_X160Y112       FDRE (Setup_fdre_C_D)        0.064    37.365    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         37.365    
                         arrival time                         -18.301    
  -------------------------------------------------------------------
                         slack                                 19.064    

Slack (MET) :             19.180ns  (required time - arrival time)
  Source:                 CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.809ns  (logic 3.113ns (17.480%)  route 14.696ns (82.520%))
  Logic Levels:           17  (LUT2=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 37.909 - 40.000 ) 
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.829     0.423    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X157Y108       FDRE                                         r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y108       FDRE (Prop_fdre_C_Q)         0.456     0.879 r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/Q
                         net (fo=2, routed)           1.388     2.267    CPUInst/EX_MEM_inst/WB_wb_reg[1][0]
    SLICE_X145Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.391 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_4/O
                         net (fo=2, routed)           0.420     2.811    CPUInst/EX_MEM_inst/EX_inst/Forwarding_inst/p_9_in
    SLICE_X146Y109       LUT6 (Prop_lut6_I0_O)        0.124     2.935 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_2/O
                         net (fo=32, routed)          1.397     4.332    CPUInst/MEM_WB_inst/rs2Addr_ex_reg[3][0]
    SLICE_X158Y108       LUT5 (Prop_lut5_I2_O)        0.124     4.456 f  CPUInst/MEM_WB_inst/MemWriteData_mem[29]_i_1/O
                         net (fo=2, routed)           1.350     5.806    CPUInst/ID_EX_inst/rs2Data_ex_reg[31]_0[29]
    SLICE_X158Y104       LUT4 (Prop_lut4_I2_O)        0.150     5.956 f  CPUInst/ID_EX_inst/char_tab_i_68/O
                         net (fo=9, routed)           1.283     7.239    CPUInst/EX_inst/ALU_inst/Imm_ex_reg[27]_1
    SLICE_X151Y99        LUT4 (Prop_lut4_I2_O)        0.328     7.567 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20/O
                         net (fo=1, routed)           0.682     8.249    CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20_n_0
    SLICE_X151Y99        LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_17/O
                         net (fo=41, routed)          1.482     9.855    CPUInst/ID_EX_inst/Imm_ex_reg[18]_1
    SLICE_X157Y93        LUT2 (Prop_lut2_I0_O)        0.150    10.005 r  CPUInst/ID_EX_inst/ALUResult_mem[9]_i_15/O
                         net (fo=32, routed)          0.534    10.539    CPUInst/EX_inst/ALU_inst/EX_ex_reg[4]
    SLICE_X156Y91        LUT6 (Prop_lut6_I2_O)        0.326    10.865 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[4]_i_7/O
                         net (fo=2, routed)           0.999    11.865    CPUInst/ID_EX_inst/EX_ex_reg[3]_9
    SLICE_X151Y93        LUT6 (Prop_lut6_I2_O)        0.124    11.989 r  CPUInst/ID_EX_inst/char_tab_i_167/O
                         net (fo=1, routed)           0.592    12.580    CPUInst/ID_EX_inst/char_tab_i_167_n_0
    SLICE_X151Y95        LUT6 (Prop_lut6_I1_O)        0.124    12.704 r  CPUInst/ID_EX_inst/char_tab_i_156/O
                         net (fo=1, routed)           0.981    13.685    CPUInst/ID_EX_inst/char_tab_i_156_n_0
    SLICE_X151Y98        LUT6 (Prop_lut6_I4_O)        0.124    13.809 r  CPUInst/ID_EX_inst/char_tab_i_123/O
                         net (fo=1, routed)           0.793    14.602    CPUInst/ID_EX_inst/char_tab_i_123_n_0
    SLICE_X150Y99        LUT6 (Prop_lut6_I2_O)        0.124    14.726 r  CPUInst/ID_EX_inst/char_tab_i_73/O
                         net (fo=1, routed)           1.384    16.110    sync_inst/EX_ex_reg[6]
    SLICE_X157Y102       LUT6 (Prop_lut6_I1_O)        0.124    16.234 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.688    16.922    sync_inst/char_tab_i_28_n_0
    SLICE_X157Y105       LUT6 (Prop_lut6_I2_O)        0.124    17.046 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          0.723    17.769    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X158Y112       LUT6 (Prop_lut6_I1_O)        0.124    17.893 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_4/O
                         net (fo=1, routed)           0.000    17.893    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_4_n_0
    SLICE_X158Y112       MUXF7 (Prop_muxf7_I0_O)      0.241    18.134 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    18.134    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2_n_0
    SLICE_X158Y112       MUXF8 (Prop_muxf8_I0_O)      0.098    18.232 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    18.232    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_1_n_0
    SLICE_X158Y112       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.707    37.909    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X158Y112       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism             -0.515    37.394    
                         clock uncertainty           -0.095    37.299    
    SLICE_X158Y112       FDRE (Setup_fdre_C_D)        0.113    37.412    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         37.412    
                         arrival time                         -18.232    
  -------------------------------------------------------------------
                         slack                                 19.180    

Slack (MET) :             19.372ns  (required time - arrival time)
  Source:                 CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.536ns  (logic 2.774ns (15.818%)  route 14.762ns (84.182%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -3.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 37.912 - 40.000 ) 
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.829     0.423    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X157Y108       FDRE                                         r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y108       FDRE (Prop_fdre_C_Q)         0.456     0.879 r  CPUInst/EX_MEM_inst/WB_mem_reg[0]/Q
                         net (fo=2, routed)           1.388     2.267    CPUInst/EX_MEM_inst/WB_wb_reg[1][0]
    SLICE_X145Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.391 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_4/O
                         net (fo=2, routed)           0.420     2.811    CPUInst/EX_MEM_inst/EX_inst/Forwarding_inst/p_9_in
    SLICE_X146Y109       LUT6 (Prop_lut6_I0_O)        0.124     2.935 r  CPUInst/EX_MEM_inst/MemWriteData_mem[31]_i_2/O
                         net (fo=32, routed)          1.397     4.332    CPUInst/MEM_WB_inst/rs2Addr_ex_reg[3][0]
    SLICE_X158Y108       LUT5 (Prop_lut5_I2_O)        0.124     4.456 r  CPUInst/MEM_WB_inst/MemWriteData_mem[29]_i_1/O
                         net (fo=2, routed)           1.350     5.806    CPUInst/ID_EX_inst/rs2Data_ex_reg[31]_0[29]
    SLICE_X158Y104       LUT4 (Prop_lut4_I2_O)        0.150     5.956 r  CPUInst/ID_EX_inst/char_tab_i_68/O
                         net (fo=9, routed)           1.283     7.239    CPUInst/EX_inst/ALU_inst/Imm_ex_reg[27]_1
    SLICE_X151Y99        LUT4 (Prop_lut4_I2_O)        0.328     7.567 r  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20/O
                         net (fo=1, routed)           0.682     8.249    CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_20_n_0
    SLICE_X151Y99        LUT6 (Prop_lut6_I0_O)        0.124     8.373 f  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[30]_i_17/O
                         net (fo=41, routed)          1.482     9.855    CPUInst/ID_EX_inst/Imm_ex_reg[18]_1
    SLICE_X157Y93        LUT2 (Prop_lut2_I0_O)        0.150    10.005 f  CPUInst/ID_EX_inst/ALUResult_mem[9]_i_15/O
                         net (fo=32, routed)          0.534    10.539    CPUInst/EX_inst/ALU_inst/EX_ex_reg[4]
    SLICE_X156Y91        LUT6 (Prop_lut6_I2_O)        0.326    10.865 r  CPUInst/EX_inst/ALU_inst/i_/ALUResult_mem[4]_i_7/O
                         net (fo=2, routed)           0.999    11.865    CPUInst/ID_EX_inst/EX_ex_reg[3]_9
    SLICE_X151Y93        LUT6 (Prop_lut6_I2_O)        0.124    11.989 f  CPUInst/ID_EX_inst/char_tab_i_167/O
                         net (fo=1, routed)           0.592    12.580    CPUInst/ID_EX_inst/char_tab_i_167_n_0
    SLICE_X151Y95        LUT6 (Prop_lut6_I1_O)        0.124    12.704 f  CPUInst/ID_EX_inst/char_tab_i_156/O
                         net (fo=1, routed)           0.981    13.685    CPUInst/ID_EX_inst/char_tab_i_156_n_0
    SLICE_X151Y98        LUT6 (Prop_lut6_I4_O)        0.124    13.809 f  CPUInst/ID_EX_inst/char_tab_i_123/O
                         net (fo=1, routed)           0.793    14.602    CPUInst/ID_EX_inst/char_tab_i_123_n_0
    SLICE_X150Y99        LUT6 (Prop_lut6_I2_O)        0.124    14.726 f  CPUInst/ID_EX_inst/char_tab_i_73/O
                         net (fo=1, routed)           1.384    16.110    sync_inst/EX_ex_reg[6]
    SLICE_X157Y102       LUT6 (Prop_lut6_I1_O)        0.124    16.234 f  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.688    16.922    sync_inst/char_tab_i_28_n_0
    SLICE_X157Y105       LUT6 (Prop_lut6_I2_O)        0.124    17.046 f  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          0.790    17.836    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X161Y111       LUT6 (Prop_lut6_I1_O)        0.124    17.960 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000    17.960    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X161Y111       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.710    37.912    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X161Y111       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism             -0.515    37.397    
                         clock uncertainty           -0.095    37.302    
    SLICE_X161Y111       FDRE (Setup_fdre_C_D)        0.029    37.331    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         37.331    
                         arrival time                         -17.960    
  -------------------------------------------------------------------
                         slack                                 19.372    

Slack (MET) :             20.721ns  (required time - arrival time)
  Source:                 CPUInst/IF_ID_inst/Instruction_id_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/IF_ID_inst/Instruction_id_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.792ns  (logic 3.797ns (20.205%)  route 14.995ns (79.795%))
  Logic Levels:           17  (CARRY4=4 LUT1=1 LUT3=2 LUT5=3 LUT6=7)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.519ns = ( 40.519 - 40.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.756     0.350    CPUInst/IF_ID_inst/cpu_clk_BUFG
    SLICE_X155Y108       FDRE                                         r  CPUInst/IF_ID_inst/Instruction_id_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y108       FDRE (Prop_fdre_C_Q)         0.456     0.806 r  CPUInst/IF_ID_inst/Instruction_id_reg[20]/Q
                         net (fo=46, routed)          1.872     2.679    CPUInst/MEM_WB_inst/Instruction_id_reg[23][6]
    SLICE_X147Y109       LUT6 (Prop_lut6_I1_O)        0.124     2.803 r  CPUInst/MEM_WB_inst/b0_carry_i_7/O
                         net (fo=1, routed)           0.446     3.249    CPUInst/MEM_WB_inst/b0_carry_i_7_n_0
    SLICE_X147Y108       LUT5 (Prop_lut5_I3_O)        0.124     3.373 r  CPUInst/MEM_WB_inst/b0_carry_i_6/O
                         net (fo=64, routed)          0.907     4.280    CPUInst/MEM_WB_inst/ID_inst/RAW_inst/rs2Sel__0
    SLICE_X149Y103       LUT6 (Prop_lut6_I2_O)        0.124     4.404 r  CPUInst/MEM_WB_inst/b0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.404    CPUInst/ID_inst/Branch_inst/S[1]
    SLICE_X149Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.954 r  CPUInst/ID_inst/Branch_inst/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.954    CPUInst/ID_inst/Branch_inst/b0_carry_n_0
    SLICE_X149Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.068 r  CPUInst/ID_inst/Branch_inst/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.068    CPUInst/ID_inst/Branch_inst/b0_carry__0_n_0
    SLICE_X149Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.182 r  CPUInst/ID_inst/Branch_inst/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.182    CPUInst/ID_inst/Branch_inst/b0_carry__1_n_0
    SLICE_X149Y106       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.495 r  CPUInst/ID_inst/Branch_inst/b0_carry__2/O[3]
                         net (fo=5, routed)           1.047     6.542    CPUInst/MEM_WB_inst/ALUResult_wb_reg[15]_0[3]
    SLICE_X142Y108       LUT5 (Prop_lut5_I4_O)        0.328     6.870 r  CPUInst/MEM_WB_inst/PC_out[31]_i_174/O
                         net (fo=2, routed)           1.097     7.967    CPUInst/MEM_WB_inst/ID_inst/Branch_inst/adder_inst/adder3/adder2/p_1_in3_in
    SLICE_X143Y108       LUT5 (Prop_lut5_I2_O)        0.356     8.323 r  CPUInst/MEM_WB_inst/PC_out[31]_i_140/O
                         net (fo=1, routed)           0.688     9.011    CPUInst/MEM_WB_inst/PC_out[31]_i_140_n_0
    SLICE_X143Y108       LUT3 (Prop_lut3_I1_O)        0.326     9.337 r  CPUInst/MEM_WB_inst/PC_out[31]_i_82/O
                         net (fo=7, routed)           1.130    10.467    CPUInst/MEM_WB_inst/ID_inst/Branch_inst/adder_inst/adder3/C_0
    SLICE_X146Y110       LUT6 (Prop_lut6_I2_O)        0.124    10.591 r  CPUInst/MEM_WB_inst/PC_out[31]_i_39/O
                         net (fo=6, routed)           1.032    11.622    CPUInst/MEM_WB_inst/ID_inst/Branch_inst/adder_inst/C_5
    SLICE_X152Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.746 f  CPUInst/MEM_WB_inst/PC_out[31]_i_29/O
                         net (fo=1, routed)           0.815    12.561    CPUInst/MEM_WB_inst/ID_inst/Branch_inst/sum[30]
    SLICE_X153Y111       LUT6 (Prop_lut6_I2_O)        0.124    12.685 r  CPUInst/MEM_WB_inst/PC_out[31]_i_22/O
                         net (fo=1, routed)           0.675    13.360    CPUInst/MEM_WB_inst/PC_out[31]_i_22_n_0
    SLICE_X156Y109       LUT6 (Prop_lut6_I4_O)        0.124    13.484 r  CPUInst/MEM_WB_inst/PC_out[31]_i_16/O
                         net (fo=1, routed)           0.542    14.026    CPUInst/IF_ID_inst/Instruction_id_reg[14]_0
    SLICE_X157Y108       LUT6 (Prop_lut6_I0_O)        0.124    14.150 r  CPUInst/IF_ID_inst/PC_out[31]_i_9/O
                         net (fo=2, routed)           0.677    14.827    CPUInst/IF_ID_inst/JumpFlag[0]
    SLICE_X157Y108       LUT3 (Prop_lut3_I0_O)        0.124    14.951 f  CPUInst/IF_ID_inst/PC_out[31]_i_4/O
                         net (fo=33, routed)          1.639    16.589    CPUInst/IF_ID_inst/PC_out_reg[0]
    SLICE_X140Y110       LUT1 (Prop_lut1_I0_O)        0.124    16.713 r  CPUInst/IF_ID_inst/Instruction_id[30]_i_1/O
                         net (fo=58, routed)          2.429    19.142    CPUInst/IF_ID_inst/IF_flush
    SLICE_X160Y105       FDRE                                         r  CPUInst/IF_ID_inst/Instruction_id_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.913    38.115    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.100    38.215 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    38.715    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.806 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.713    40.519    CPUInst/IF_ID_inst/cpu_clk_BUFG
    SLICE_X160Y105       FDRE                                         r  CPUInst/IF_ID_inst/Instruction_id_reg[26]/C
                         clock pessimism             -0.132    40.387    
                         clock uncertainty           -0.095    40.293    
    SLICE_X160Y105       FDRE (Setup_fdre_C_R)       -0.429    39.864    CPUInst/IF_ID_inst/Instruction_id_reg[26]
  -------------------------------------------------------------------
                         required time                         39.864    
                         arrival time                         -19.142    
  -------------------------------------------------------------------
                         slack                                 20.721    

Slack (MET) :             20.919ns  (required time - arrival time)
  Source:                 CPUInst/IF_ID_inst/Instruction_id_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/IF_ID_inst/Instruction_id_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.592ns  (logic 3.797ns (20.422%)  route 14.795ns (79.578%))
  Logic Levels:           17  (CARRY4=4 LUT1=1 LUT3=2 LUT5=3 LUT6=7)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.517ns = ( 40.517 - 40.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.756     0.350    CPUInst/IF_ID_inst/cpu_clk_BUFG
    SLICE_X155Y108       FDRE                                         r  CPUInst/IF_ID_inst/Instruction_id_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y108       FDRE (Prop_fdre_C_Q)         0.456     0.806 r  CPUInst/IF_ID_inst/Instruction_id_reg[20]/Q
                         net (fo=46, routed)          1.872     2.679    CPUInst/MEM_WB_inst/Instruction_id_reg[23][6]
    SLICE_X147Y109       LUT6 (Prop_lut6_I1_O)        0.124     2.803 r  CPUInst/MEM_WB_inst/b0_carry_i_7/O
                         net (fo=1, routed)           0.446     3.249    CPUInst/MEM_WB_inst/b0_carry_i_7_n_0
    SLICE_X147Y108       LUT5 (Prop_lut5_I3_O)        0.124     3.373 r  CPUInst/MEM_WB_inst/b0_carry_i_6/O
                         net (fo=64, routed)          0.907     4.280    CPUInst/MEM_WB_inst/ID_inst/RAW_inst/rs2Sel__0
    SLICE_X149Y103       LUT6 (Prop_lut6_I2_O)        0.124     4.404 r  CPUInst/MEM_WB_inst/b0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.404    CPUInst/ID_inst/Branch_inst/S[1]
    SLICE_X149Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.954 r  CPUInst/ID_inst/Branch_inst/b0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.954    CPUInst/ID_inst/Branch_inst/b0_carry_n_0
    SLICE_X149Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.068 r  CPUInst/ID_inst/Branch_inst/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.068    CPUInst/ID_inst/Branch_inst/b0_carry__0_n_0
    SLICE_X149Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.182 r  CPUInst/ID_inst/Branch_inst/b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.182    CPUInst/ID_inst/Branch_inst/b0_carry__1_n_0
    SLICE_X149Y106       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.495 r  CPUInst/ID_inst/Branch_inst/b0_carry__2/O[3]
                         net (fo=5, routed)           1.047     6.542    CPUInst/MEM_WB_inst/ALUResult_wb_reg[15]_0[3]
    SLICE_X142Y108       LUT5 (Prop_lut5_I4_O)        0.328     6.870 r  CPUInst/MEM_WB_inst/PC_out[31]_i_174/O
                         net (fo=2, routed)           1.097     7.967    CPUInst/MEM_WB_inst/ID_inst/Branch_inst/adder_inst/adder3/adder2/p_1_in3_in
    SLICE_X143Y108       LUT5 (Prop_lut5_I2_O)        0.356     8.323 r  CPUInst/MEM_WB_inst/PC_out[31]_i_140/O
                         net (fo=1, routed)           0.688     9.011    CPUInst/MEM_WB_inst/PC_out[31]_i_140_n_0
    SLICE_X143Y108       LUT3 (Prop_lut3_I1_O)        0.326     9.337 r  CPUInst/MEM_WB_inst/PC_out[31]_i_82/O
                         net (fo=7, routed)           1.130    10.467    CPUInst/MEM_WB_inst/ID_inst/Branch_inst/adder_inst/adder3/C_0
    SLICE_X146Y110       LUT6 (Prop_lut6_I2_O)        0.124    10.591 r  CPUInst/MEM_WB_inst/PC_out[31]_i_39/O
                         net (fo=6, routed)           1.032    11.622    CPUInst/MEM_WB_inst/ID_inst/Branch_inst/adder_inst/C_5
    SLICE_X152Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.746 f  CPUInst/MEM_WB_inst/PC_out[31]_i_29/O
                         net (fo=1, routed)           0.815    12.561    CPUInst/MEM_WB_inst/ID_inst/Branch_inst/sum[30]
    SLICE_X153Y111       LUT6 (Prop_lut6_I2_O)        0.124    12.685 r  CPUInst/MEM_WB_inst/PC_out[31]_i_22/O
                         net (fo=1, routed)           0.675    13.360    CPUInst/MEM_WB_inst/PC_out[31]_i_22_n_0
    SLICE_X156Y109       LUT6 (Prop_lut6_I4_O)        0.124    13.484 r  CPUInst/MEM_WB_inst/PC_out[31]_i_16/O
                         net (fo=1, routed)           0.542    14.026    CPUInst/IF_ID_inst/Instruction_id_reg[14]_0
    SLICE_X157Y108       LUT6 (Prop_lut6_I0_O)        0.124    14.150 r  CPUInst/IF_ID_inst/PC_out[31]_i_9/O
                         net (fo=2, routed)           0.677    14.827    CPUInst/IF_ID_inst/JumpFlag[0]
    SLICE_X157Y108       LUT3 (Prop_lut3_I0_O)        0.124    14.951 f  CPUInst/IF_ID_inst/PC_out[31]_i_4/O
                         net (fo=33, routed)          1.639    16.589    CPUInst/IF_ID_inst/PC_out_reg[0]
    SLICE_X140Y110       LUT1 (Prop_lut1_I0_O)        0.124    16.713 r  CPUInst/IF_ID_inst/Instruction_id[30]_i_1/O
                         net (fo=58, routed)          2.230    18.943    CPUInst/IF_ID_inst/IF_flush
    SLICE_X159Y106       FDRE                                         r  CPUInst/IF_ID_inst/Instruction_id_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.913    38.115    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.100    38.215 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    38.715    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.806 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.711    40.517    CPUInst/IF_ID_inst/cpu_clk_BUFG
    SLICE_X159Y106       FDRE                                         r  CPUInst/IF_ID_inst/Instruction_id_reg[17]/C
                         clock pessimism             -0.132    40.385    
                         clock uncertainty           -0.095    40.291    
    SLICE_X159Y106       FDRE (Setup_fdre_C_R)       -0.429    39.862    CPUInst/IF_ID_inst/Instruction_id_reg[17]
  -------------------------------------------------------------------
                         required time                         39.862    
                         arrival time                         -18.943    
  -------------------------------------------------------------------
                         slack                                 20.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_inst/MemWriteData_mem_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.621     0.385    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X155Y103       FDRE                                         r  CPUInst/EX_MEM_inst/MemWriteData_mem_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y103       FDRE (Prop_fdre_C_Q)         0.141     0.526 r  CPUInst/EX_MEM_inst/MemWriteData_mem_reg[14]/Q
                         net (fo=1, routed)           0.056     0.582    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/D
    SLICE_X154Y103       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.893     0.955    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/WCLK
    SLICE_X154Y103       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/CLK
                         clock pessimism             -0.557     0.398    
    SLICE_X154Y103       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.545    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_inst/MemWriteData_mem_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.621     0.385    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X155Y104       FDRE                                         r  CPUInst/EX_MEM_inst/MemWriteData_mem_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y104       FDRE (Prop_fdre_C_Q)         0.141     0.526 r  CPUInst/EX_MEM_inst/MemWriteData_mem_reg[21]/Q
                         net (fo=1, routed)           0.056     0.582    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/D
    SLICE_X154Y104       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.893     0.955    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/WCLK
    SLICE_X154Y104       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/CLK
                         clock pessimism             -0.557     0.398    
    SLICE_X154Y104       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.545    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.148ns (28.263%)  route 0.376ns (71.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.688     0.453    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X152Y99        FDRE                                         r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y99        FDRE (Prop_fdre_C_Q)         0.148     0.601 r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/Q
                         net (fo=35, routed)          0.376     0.977    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/A1
    SLICE_X152Y102       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.894     0.956    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/WCLK
    SLICE_X152Y102       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.303     0.653    
    SLICE_X152Y102       RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.256     0.909    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.148ns (28.263%)  route 0.376ns (71.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.688     0.453    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X152Y99        FDRE                                         r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y99        FDRE (Prop_fdre_C_Q)         0.148     0.601 r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/Q
                         net (fo=35, routed)          0.376     0.977    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/A1
    SLICE_X152Y102       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.894     0.956    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/WCLK
    SLICE_X152Y102       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.303     0.653    
    SLICE_X152Y102       RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.256     0.909    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.148ns (28.263%)  route 0.376ns (71.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.688     0.453    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X152Y99        FDRE                                         r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y99        FDRE (Prop_fdre_C_Q)         0.148     0.601 r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/Q
                         net (fo=35, routed)          0.376     0.977    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/A1
    SLICE_X152Y102       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.894     0.956    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/WCLK
    SLICE_X152Y102       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/CLK
                         clock pessimism             -0.303     0.653    
    SLICE_X152Y102       RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.256     0.909    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.148ns (28.263%)  route 0.376ns (71.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.688     0.453    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X152Y99        FDRE                                         r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y99        FDRE (Prop_fdre_C_Q)         0.148     0.601 r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[1]/Q
                         net (fo=35, routed)          0.376     0.977    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/A1
    SLICE_X152Y102       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.894     0.956    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/WCLK
    SLICE_X152Y102       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/CLK
                         clock pessimism             -0.303     0.653    
    SLICE_X152Y102       RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.256     0.909    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_inst/MemWriteData_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.616%)  route 0.117ns (45.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.621     0.385    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X155Y103       FDRE                                         r  CPUInst/EX_MEM_inst/MemWriteData_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y103       FDRE (Prop_fdre_C_Q)         0.141     0.526 r  CPUInst/EX_MEM_inst/MemWriteData_mem_reg[1]/Q
                         net (fo=1, routed)           0.117     0.643    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/D
    SLICE_X152Y104       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.893     0.955    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/WCLK
    SLICE_X152Y104       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/SP/CLK
                         clock pessimism             -0.532     0.423    
    SLICE_X152Y104       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.567    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_inst/ALUResult_mem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/MEM_WB_inst/ALUResult_wb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.186%)  route 0.210ns (59.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.686     0.451    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X149Y95        FDRE                                         r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y95        FDRE (Prop_fdre_C_Q)         0.141     0.592 r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[4]/Q
                         net (fo=35, routed)          0.210     0.802    CPUInst/MEM_WB_inst/D[4]
    SLICE_X149Y102       FDRE                                         r  CPUInst/MEM_WB_inst/ALUResult_wb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.893     0.955    CPUInst/MEM_WB_inst/cpu_clk_BUFG
    SLICE_X149Y102       FDRE                                         r  CPUInst/MEM_WB_inst/ALUResult_wb_reg[4]/C
                         clock pessimism             -0.303     0.652    
    SLICE_X149Y102       FDRE (Hold_fdre_C_D)         0.070     0.722    CPUInst/MEM_WB_inst/ALUResult_wb_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_inst/ALUResult_mem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/MEM_WB_inst/ALUResult_wb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.249%)  route 0.193ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.687     0.452    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X149Y99        FDRE                                         r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y99        FDRE (Prop_fdre_C_Q)         0.141     0.593 r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[9]/Q
                         net (fo=3, routed)           0.193     0.786    CPUInst/MEM_WB_inst/D[9]
    SLICE_X148Y102       FDRE                                         r  CPUInst/MEM_WB_inst/ALUResult_wb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.893     0.955    CPUInst/MEM_WB_inst/cpu_clk_BUFG
    SLICE_X148Y102       FDRE                                         r  CPUInst/MEM_WB_inst/ALUResult_wb_reg[9]/C
                         clock pessimism             -0.303     0.652    
    SLICE_X148Y102       FDRE (Hold_fdre_C_D)         0.052     0.704    CPUInst/MEM_WB_inst/ALUResult_wb_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_inst/ALUResult_mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.601%)  route 0.389ns (73.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.687     0.452    CPUInst/EX_MEM_inst/cpu_clk_BUFG
    SLICE_X151Y98        FDRE                                         r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y98        FDRE (Prop_fdre_C_Q)         0.141     0.593 r  CPUInst/EX_MEM_inst/ALUResult_mem_reg[3]/Q
                         net (fo=35, routed)          0.389     0.982    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A3
    SLICE_X154Y104       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.893     0.955    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/WCLK
    SLICE_X154Y104       RAMS64E                                      r  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/CLK
                         clock pessimism             -0.303     0.652    
    SLICE_X154Y104       RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     0.892    CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   DCM_INST/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X150Y114  CPUInst/IF_inst/PC_inst/PC_out_reg[28]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X150Y113  CPUInst/IF_inst/PC_inst/PC_out_reg[29]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X152Y106  CPUInst/IF_inst/PC_inst/PC_out_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X150Y113  CPUInst/IF_inst/PC_inst/PC_out_reg[30]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X151Y112  CPUInst/IF_inst/PC_inst/PC_out_reg[31]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X153Y105  CPUInst/IF_inst/PC_inst/PC_out_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X151Y107  CPUInst/IF_inst/PC_inst/PC_out_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X154Y103  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X154Y103  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X152Y102  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X154Y103  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X154Y103  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X154Y103  CPUInst/DataRAM_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X150Y108  RAW_inst/RBW1/regs_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X150Y108  RAW_inst/RBW1/regs_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X150Y108  RAW_inst/RBW1/regs_reg_r1_0_31_30_31/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 TMDS_inst/TmdsGreen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 1.096ns (41.090%)  route 1.571ns (58.910%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.176ns = ( 1.824 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.810    -2.503    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.047 r  TMDS_inst/TmdsGreen_reg[7]/Q
                         net (fo=1, routed)           1.076    -0.971    TMDS_inst/TmdsGreen[7]
    SLICE_X155Y125       LUT6 (Prop_lut6_I0_O)        0.124    -0.847 r  TMDS_inst/TMDSch1_i_4/O
                         net (fo=1, routed)           0.000    -0.847    TMDS_inst/TMDSch1_i_4_n_0
    SLICE_X155Y125       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.630 r  TMDS_inst/TMDSch1_reg_i_2/O
                         net (fo=1, routed)           0.495    -0.135    TMDS_inst/TMDSch1_reg_i_2_n_0
    SLICE_X154Y126       LUT6 (Prop_lut6_I5_O)        0.299     0.164 r  TMDS_inst/TMDSch1_i_1/O
                         net (fo=1, routed)           0.000     0.164    TMDS_inst/TMDSch1_i_1_n_0
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.622     1.824    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch1_reg/C
                         clock pessimism             -0.435     1.389    
                         clock uncertainty           -0.065     1.323    
    SLICE_X154Y126       FDRE (Setup_fdre_C_D)        0.081     1.404    TMDS_inst/TMDSch1_reg
  -------------------------------------------------------------------
                         required time                          1.404    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 TMDS_inst/TmdsRed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 1.234ns (47.770%)  route 1.349ns (52.230%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.176ns = ( 1.824 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.501ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.812    -2.501    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y126       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y126       FDRE (Prop_fdre_C_Q)         0.419    -2.082 r  TMDS_inst/TmdsRed_reg[7]/Q
                         net (fo=1, routed)           0.820    -1.262    TMDS_inst/TmdsRed[7]
    SLICE_X156Y126       LUT6 (Prop_lut6_I0_O)        0.299    -0.963 r  TMDS_inst/TMDSch2_i_4/O
                         net (fo=1, routed)           0.000    -0.963    TMDS_inst/TMDSch2_i_4_n_0
    SLICE_X156Y126       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.746 r  TMDS_inst/TMDSch2_reg_i_2/O
                         net (fo=1, routed)           0.529    -0.217    TMDS_inst/TMDSch2_reg_i_2_n_0
    SLICE_X154Y126       LUT6 (Prop_lut6_I5_O)        0.299     0.082 r  TMDS_inst/TMDSch2_i_1/O
                         net (fo=1, routed)           0.000     0.082    TMDS_inst/TMDSch2_i_1_n_0
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.622     1.824    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch2_reg/C
                         clock pessimism             -0.435     1.389    
                         clock uncertainty           -0.065     1.323    
    SLICE_X154Y126       FDRE (Setup_fdre_C_D)        0.079     1.402    TMDS_inst/TMDSch2_reg
  -------------------------------------------------------------------
                         required time                          1.402    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 TMDS_inst/TmdsBlue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 1.229ns (51.873%)  route 1.140ns (48.127%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.176ns = ( 1.824 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.577ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.736    -2.577    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X153Y125       FDRE                                         r  TMDS_inst/TmdsBlue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y125       FDRE (Prop_fdre_C_Q)         0.419    -2.158 r  TMDS_inst/TmdsBlue_reg[7]/Q
                         net (fo=1, routed)           0.831    -1.327    TMDS_inst/TmdsBlue[7]
    SLICE_X154Y125       LUT6 (Prop_lut6_I0_O)        0.299    -1.028 r  TMDS_inst/TMDSch0_i_5/O
                         net (fo=1, routed)           0.000    -1.028    TMDS_inst/TMDSch0_i_5_n_0
    SLICE_X154Y125       MUXF7 (Prop_muxf7_I1_O)      0.214    -0.814 r  TMDS_inst/TMDSch0_reg_i_3/O
                         net (fo=1, routed)           0.310    -0.505    TMDS_inst/TMDSch0_reg_i_3_n_0
    SLICE_X154Y126       LUT6 (Prop_lut6_I5_O)        0.297    -0.208 r  TMDS_inst/TMDSch0_i_1/O
                         net (fo=1, routed)           0.000    -0.208    TMDS_inst/TMDSch0_i_1_n_0
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.622     1.824    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch0_reg/C
                         clock pessimism             -0.435     1.389    
                         clock uncertainty           -0.065     1.323    
    SLICE_X154Y126       FDRE (Setup_fdre_C_D)        0.077     1.400    TMDS_inst/TMDSch0_reg
  -------------------------------------------------------------------
                         required time                          1.400    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.580ns (28.064%)  route 1.487ns (71.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 1.896 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.574ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.739    -2.574    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.118 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.728    -1.390    TMDS_inst/bit_q_reg__0[0]
    SLICE_X155Y126       LUT5 (Prop_lut5_I3_O)        0.124    -1.266 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.759    -0.507    TMDS_inst/clear
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.694     1.896    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/C
                         clock pessimism             -0.435     1.461    
                         clock uncertainty           -0.065     1.395    
    SLICE_X157Y124       FDRE (Setup_fdre_C_CE)      -0.205     1.190    TMDS_inst/TmdsBlue_reg[3]
  -------------------------------------------------------------------
                         required time                          1.190    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.580ns (28.064%)  route 1.487ns (71.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 1.896 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.574ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.739    -2.574    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.118 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.728    -1.390    TMDS_inst/bit_q_reg__0[0]
    SLICE_X155Y126       LUT5 (Prop_lut5_I3_O)        0.124    -1.266 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.759    -0.507    TMDS_inst/clear
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.694     1.896    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
                         clock pessimism             -0.435     1.461    
                         clock uncertainty           -0.065     1.395    
    SLICE_X157Y124       FDRE (Setup_fdre_C_CE)      -0.205     1.190    TMDS_inst/TmdsBlue_reg[8]
  -------------------------------------------------------------------
                         required time                          1.190    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.580ns (28.064%)  route 1.487ns (71.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 1.896 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.574ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.739    -2.574    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.118 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.728    -1.390    TMDS_inst/bit_q_reg__0[0]
    SLICE_X155Y126       LUT5 (Prop_lut5_I3_O)        0.124    -1.266 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.759    -0.507    TMDS_inst/clear
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.694     1.896    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/C
                         clock pessimism             -0.435     1.461    
                         clock uncertainty           -0.065     1.395    
    SLICE_X157Y124       FDRE (Setup_fdre_C_CE)      -0.205     1.190    TMDS_inst/TmdsGreen_reg[7]
  -------------------------------------------------------------------
                         required time                          1.190    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.580ns (28.064%)  route 1.487ns (71.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 1.896 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.574ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.739    -2.574    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.118 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.728    -1.390    TMDS_inst/bit_q_reg__0[0]
    SLICE_X155Y126       LUT5 (Prop_lut5_I3_O)        0.124    -1.266 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.759    -0.507    TMDS_inst/clear
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.694     1.896    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/C
                         clock pessimism             -0.435     1.461    
                         clock uncertainty           -0.065     1.395    
    SLICE_X157Y124       FDRE (Setup_fdre_C_CE)      -0.205     1.190    TMDS_inst/TmdsGreen_reg[8]
  -------------------------------------------------------------------
                         required time                          1.190    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.580ns (28.136%)  route 1.481ns (71.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 1.896 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.574ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.739    -2.574    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.118 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.728    -1.390    TMDS_inst/bit_q_reg__0[0]
    SLICE_X155Y126       LUT5 (Prop_lut5_I3_O)        0.124    -1.266 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.754    -0.513    TMDS_inst/clear
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.694     1.896    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/C
                         clock pessimism             -0.435     1.461    
                         clock uncertainty           -0.065     1.395    
    SLICE_X157Y125       FDRE (Setup_fdre_C_CE)      -0.205     1.190    TMDS_inst/TmdsRed_reg[1]
  -------------------------------------------------------------------
                         required time                          1.190    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.580ns (28.136%)  route 1.481ns (71.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 1.896 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.574ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.739    -2.574    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.118 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.728    -1.390    TMDS_inst/bit_q_reg__0[0]
    SLICE_X155Y126       LUT5 (Prop_lut5_I3_O)        0.124    -1.266 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.754    -0.513    TMDS_inst/clear
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.694     1.896    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/C
                         clock pessimism             -0.435     1.461    
                         clock uncertainty           -0.065     1.395    
    SLICE_X157Y125       FDRE (Setup_fdre_C_CE)      -0.205     1.190    TMDS_inst/TmdsRed_reg[5]
  -------------------------------------------------------------------
                         required time                          1.190    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.580ns (28.136%)  route 1.481ns (71.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 1.896 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.574ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.739    -2.574    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.118 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.728    -1.390    TMDS_inst/bit_q_reg__0[0]
    SLICE_X155Y126       LUT5 (Prop_lut5_I3_O)        0.124    -1.266 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.754    -0.513    TMDS_inst/clear
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.694     1.896    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/C
                         clock pessimism             -0.435     1.461    
                         clock uncertainty           -0.065     1.395    
    SLICE_X157Y125       FDRE (Setup_fdre_C_CE)      -0.205     1.190    TMDS_inst/TmdsRed_reg[6]
  -------------------------------------------------------------------
                         required time                          1.190    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.609    -0.626    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.173    -0.312    TMDS_inst/bit_q_reg__0[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I4_O)        0.045    -0.267 r  TMDS_inst/TMDSch1_i_1/O
                         net (fo=1, routed)           0.000    -0.267    TMDS_inst/TMDSch1_i_1_n_0
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.878    -0.402    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch1_reg/C
                         clock pessimism             -0.211    -0.613    
    SLICE_X154Y126       FDRE (Hold_fdre_C_D)         0.121    -0.492    TMDS_inst/TMDSch1_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.609    -0.626    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.174    -0.311    TMDS_inst/bit_q_reg__0[3]
    SLICE_X154Y126       LUT6 (Prop_lut6_I4_O)        0.045    -0.266 r  TMDS_inst/TMDSch0_i_1/O
                         net (fo=1, routed)           0.000    -0.266    TMDS_inst/TMDSch0_i_1_n_0
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.878    -0.402    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch0_reg/C
                         clock pessimism             -0.211    -0.613    
    SLICE_X154Y126       FDRE (Hold_fdre_C_D)         0.120    -0.493    TMDS_inst/TMDSch0_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.239%)  route 0.208ns (52.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.609    -0.626    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.208    -0.277    TMDS_inst/bit_q_reg__0[0]
    SLICE_X154Y126       LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  TMDS_inst/TMDSch2_i_1/O
                         net (fo=1, routed)           0.000    -0.232    TMDS_inst/TMDSch2_i_1_n_0
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.878    -0.402    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X154Y126       FDRE                                         r  TMDS_inst/TMDSch2_reg/C
                         clock pessimism             -0.211    -0.613    
    SLICE_X154Y126       FDRE (Hold_fdre_C_D)         0.121    -0.492    TMDS_inst/TMDSch2_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.183ns (46.149%)  route 0.214ns (53.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.609    -0.626    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.214    -0.272    TMDS_inst/bit_q_reg__0[1]
    SLICE_X155Y126       LUT3 (Prop_lut3_I1_O)        0.042    -0.230 r  TMDS_inst/bit_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    TMDS_inst/p_0_in[2]
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.878    -0.402    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
                         clock pessimism             -0.224    -0.626    
    SLICE_X155Y126       FDRE (Hold_fdre_C_D)         0.107    -0.519    TMDS_inst/bit_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.184ns (46.053%)  route 0.216ns (53.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.609    -0.626    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.216    -0.270    TMDS_inst/bit_q_reg__0[1]
    SLICE_X155Y126       LUT5 (Prop_lut5_I2_O)        0.043    -0.227 r  TMDS_inst/bit_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    TMDS_inst/p_0_in[4]
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.878    -0.402    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
                         clock pessimism             -0.224    -0.626    
    SLICE_X155Y126       FDRE (Hold_fdre_C_D)         0.107    -0.519    TMDS_inst/bit_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.553%)  route 0.214ns (53.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.609    -0.626    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.214    -0.272    TMDS_inst/bit_q_reg__0[1]
    SLICE_X155Y126       LUT2 (Prop_lut2_I1_O)        0.045    -0.227 r  TMDS_inst/bit_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    TMDS_inst/p_0_in[1]
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.878    -0.402    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism             -0.224    -0.626    
    SLICE_X155Y126       FDRE (Hold_fdre_C_D)         0.091    -0.535    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.321%)  route 0.216ns (53.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.609    -0.626    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.216    -0.270    TMDS_inst/bit_q_reg__0[1]
    SLICE_X155Y126       LUT4 (Prop_lut4_I0_O)        0.045    -0.225 r  TMDS_inst/bit_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    TMDS_inst/p_0_in[3]
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.878    -0.402    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
                         clock pessimism             -0.224    -0.626    
    SLICE_X155Y126       FDRE (Hold_fdre_C_D)         0.092    -0.534    TMDS_inst/bit_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.097%)  route 0.290ns (60.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.609    -0.626    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.290    -0.195    TMDS_inst/bit_q_reg__0[0]
    SLICE_X155Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.150 r  TMDS_inst/bit_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    TMDS_inst/p_0_in[0]
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.878    -0.402    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism             -0.224    -0.626    
    SLICE_X155Y126       FDRE (Hold_fdre_C_D)         0.092    -0.534    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.226ns (46.967%)  route 0.255ns (53.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.609    -0.626    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.100    -0.398    TMDS_inst/bit_q_reg__1[4]
    SLICE_X155Y126       LUT5 (Prop_lut5_I0_O)        0.098    -0.300 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.155    -0.145    TMDS_inst/clear
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.878    -0.402    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism             -0.224    -0.626    
    SLICE_X155Y126       FDRE (Hold_fdre_C_R)        -0.018    -0.644    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.226ns (46.967%)  route 0.255ns (53.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.609    -0.626    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.100    -0.398    TMDS_inst/bit_q_reg__1[4]
    SLICE_X155Y126       LUT5 (Prop_lut5_I0_O)        0.098    -0.300 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.155    -0.145    TMDS_inst/clear
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.878    -0.402    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y126       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism             -0.224    -0.626    
    SLICE_X155Y126       FDRE (Hold_fdre_C_R)        -0.018    -0.644    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.499    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   TMDS_inst/tmds_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X154Y126  TMDS_inst/TMDSch0_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X154Y126  TMDS_inst/TMDSch1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X154Y126  TMDS_inst/TMDSch2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X154Y125  TMDS_inst/TmdsBlue_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X153Y125  TMDS_inst/TmdsBlue_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X153Y125  TMDS_inst/TmdsBlue_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X157Y124  TMDS_inst/TmdsBlue_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X154Y125  TMDS_inst/TmdsBlue_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch0_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch0_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch2_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y125  TMDS_inst/TmdsBlue_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y125  TMDS_inst/TmdsBlue_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X153Y125  TMDS_inst/TmdsBlue_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X153Y125  TMDS_inst/TmdsBlue_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch0_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch0_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y126  TMDS_inst/TMDSch2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y125  TMDS_inst/TmdsBlue_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X154Y125  TMDS_inst/TmdsBlue_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X153Y125  TMDS_inst/TmdsBlue_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X153Y125  TMDS_inst/TmdsBlue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   DCM_INST/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.518ns (21.862%)  route 1.851ns (78.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.179ns = ( 1.821 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.577ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.736    -2.577    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X152Y125       FDSE                                         r  TMDS_inst/encode_blue/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y125       FDSE (Prop_fdse_C_Q)         0.518    -2.059 r  TMDS_inst/encode_blue/q_reg[1]/Q
                         net (fo=1, routed)           1.851    -0.208    TMDS_inst/encode_blue_n_9
    SLICE_X153Y125       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.619     1.821    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X153Y125       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/C
                         clock pessimism             -0.604     1.217    
                         clock uncertainty           -0.215     1.002    
    SLICE_X153Y125       FDRE (Setup_fdre_C_D)       -0.095     0.907    TMDS_inst/TmdsBlue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.907    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.456ns (19.527%)  route 1.879ns (80.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.178ns = ( 1.822 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.576ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.737    -2.576    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X155Y124       FDSE                                         r  TMDS_inst/encode_green/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y124       FDSE (Prop_fdse_C_Q)         0.456    -2.120 r  TMDS_inst/encode_green/q_reg[1]/Q
                         net (fo=1, routed)           1.879    -0.241    TMDS_inst/encode_green_n_8
    SLICE_X155Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     1.822    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[1]/C
                         clock pessimism             -0.604     1.218    
                         clock uncertainty           -0.215     1.003    
    SLICE_X155Y125       FDRE (Setup_fdre_C_D)       -0.093     0.910    TMDS_inst/TmdsGreen_reg[1]
  -------------------------------------------------------------------
                         required time                          0.910    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.518ns (22.023%)  route 1.834ns (77.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.179ns = ( 1.821 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.576ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.737    -2.576    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X154Y124       FDRE                                         r  TMDS_inst/encode_green/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y124       FDRE (Prop_fdre_C_Q)         0.518    -2.058 r  TMDS_inst/encode_green/q_reg[9]/Q
                         net (fo=1, routed)           1.834    -0.224    TMDS_inst/encode_green_n_0
    SLICE_X153Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.619     1.821    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X153Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
                         clock pessimism             -0.604     1.217    
                         clock uncertainty           -0.215     1.002    
    SLICE_X153Y125       FDRE (Setup_fdre_C_D)       -0.062     0.940    TMDS_inst/TmdsGreen_reg[9]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.889%)  route 1.837ns (80.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.178ns = ( 1.822 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.810    -2.503    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X156Y125       FDSE                                         r  TMDS_inst/encode_blue/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y125       FDSE (Prop_fdse_C_Q)         0.456    -2.047 r  TMDS_inst/encode_blue/q_reg[4]/Q
                         net (fo=1, routed)           1.837    -0.210    TMDS_inst/encode_blue_n_6
    SLICE_X154Y125       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     1.822    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X154Y125       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/C
                         clock pessimism             -0.604     1.218    
                         clock uncertainty           -0.215     1.003    
    SLICE_X154Y125       FDRE (Setup_fdre_C_D)       -0.045     0.958    TMDS_inst/TmdsBlue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.518ns (21.942%)  route 1.843ns (78.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 1.896 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.810    -2.503    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X158Y125       FDRE                                         r  TMDS_inst/encode_red/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.518    -1.985 r  TMDS_inst/encode_red/q_reg[9]/Q
                         net (fo=1, routed)           1.843    -0.142    TMDS_inst/encode_red_n_0
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.694     1.896    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[9]/C
                         clock pessimism             -0.604     1.292    
                         clock uncertainty           -0.215     1.077    
    SLICE_X157Y125       FDRE (Setup_fdre_C_D)       -0.047     1.030    TMDS_inst/TmdsRed_reg[9]
  -------------------------------------------------------------------
                         required time                          1.030    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.456ns (19.901%)  route 1.835ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 1.898 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.501ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.812    -2.501    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X157Y126       FDSE                                         r  TMDS_inst/encode_red/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDSE (Prop_fdse_C_Q)         0.456    -2.045 r  TMDS_inst/encode_red/q_reg[3]/Q
                         net (fo=1, routed)           1.835    -0.210    TMDS_inst/encode_red_n_6
    SLICE_X156Y126       FDRE                                         r  TMDS_inst/TmdsRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.696     1.898    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y126       FDRE                                         r  TMDS_inst/TmdsRed_reg[3]/C
                         clock pessimism             -0.604     1.294    
                         clock uncertainty           -0.215     1.079    
    SLICE_X156Y126       FDRE (Setup_fdre_C_D)       -0.092     0.987    TMDS_inst/TmdsRed_reg[3]
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.456ns (19.519%)  route 1.880ns (80.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 1.898 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.501ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.812    -2.501    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X157Y126       FDSE                                         r  TMDS_inst/encode_red/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDSE (Prop_fdse_C_Q)         0.456    -2.045 r  TMDS_inst/encode_red/q_reg[7]/Q
                         net (fo=1, routed)           1.880    -0.165    TMDS_inst/encode_red_n_2
    SLICE_X156Y126       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.696     1.898    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y126       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/C
                         clock pessimism             -0.604     1.294    
                         clock uncertainty           -0.215     1.079    
    SLICE_X156Y126       FDRE (Setup_fdre_C_D)       -0.040     1.039    TMDS_inst/TmdsRed_reg[7]
  -------------------------------------------------------------------
                         required time                          1.039    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.419ns (20.125%)  route 1.663ns (79.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 1.896 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.810    -2.503    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X156Y124       FDSE                                         r  TMDS_inst/encode_green/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y124       FDSE (Prop_fdse_C_Q)         0.419    -2.084 r  TMDS_inst/encode_green/q_reg[8]/Q
                         net (fo=1, routed)           1.663    -0.421    TMDS_inst/encode_green_n_1
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.694     1.896    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/C
                         clock pessimism             -0.604     1.292    
                         clock uncertainty           -0.215     1.077    
    SLICE_X157Y124       FDRE (Setup_fdre_C_D)       -0.274     0.803    TMDS_inst/TmdsGreen_reg[8]
  -------------------------------------------------------------------
                         required time                          0.803    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.518ns (22.718%)  route 1.762ns (77.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.179ns = ( 1.821 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.577ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.736    -2.577    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X152Y125       FDSE                                         r  TMDS_inst/encode_blue/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y125       FDSE (Prop_fdse_C_Q)         0.518    -2.059 r  TMDS_inst/encode_blue/q_reg[5]/Q
                         net (fo=1, routed)           1.762    -0.297    TMDS_inst/encode_blue_n_5
    SLICE_X153Y125       FDRE                                         r  TMDS_inst/TmdsBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.619     1.821    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X153Y125       FDRE                                         r  TMDS_inst/TmdsBlue_reg[5]/C
                         clock pessimism             -0.604     1.217    
                         clock uncertainty           -0.215     1.002    
    SLICE_X153Y125       FDRE (Setup_fdre_C_D)       -0.061     0.941    TMDS_inst/TmdsBlue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.456ns (20.474%)  route 1.771ns (79.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 1.896 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.501ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.812    -2.501    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X157Y123       FDSE                                         r  TMDS_inst/encode_blue/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y123       FDSE (Prop_fdse_C_Q)         0.456    -2.045 r  TMDS_inst/encode_blue/q_reg[8]/Q
                         net (fo=1, routed)           1.771    -0.274    TMDS_inst/encode_blue_n_2
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.694     1.896    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y124       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
                         clock pessimism             -0.604     1.292    
                         clock uncertainty           -0.215     1.077    
    SLICE_X157Y124       FDRE (Setup_fdre_C_D)       -0.105     0.972    TMDS_inst/TmdsBlue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.972    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  1.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.164ns (21.121%)  route 0.612ns (78.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.608    -0.627    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X154Y124       FDSE                                         r  TMDS_inst/encode_green/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y124       FDSE (Prop_fdse_C_Q)         0.164    -0.463 r  TMDS_inst/encode_green/q_reg[5]/Q
                         net (fo=1, routed)           0.612     0.149    TMDS_inst/encode_green_n_4
    SLICE_X154Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877    -0.403    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X154Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/C
                         clock pessimism              0.097    -0.306    
                         clock uncertainty            0.215    -0.092    
    SLICE_X154Y125       FDRE (Hold_fdre_C_D)         0.064    -0.028    TMDS_inst/TmdsGreen_reg[5]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.164ns (21.094%)  route 0.613ns (78.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.608    -0.627    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X154Y124       FDSE                                         r  TMDS_inst/encode_green/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y124       FDSE (Prop_fdse_C_Q)         0.164    -0.463 r  TMDS_inst/encode_green/q_reg[4]/Q
                         net (fo=1, routed)           0.613     0.150    TMDS_inst/encode_green_n_5
    SLICE_X154Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877    -0.403    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X154Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[4]/C
                         clock pessimism              0.097    -0.306    
                         clock uncertainty            0.215    -0.092    
    SLICE_X154Y125       FDRE (Hold_fdre_C_D)         0.064    -0.028    TMDS_inst/TmdsGreen_reg[4]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.705%)  route 0.628ns (79.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.608    -0.627    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X152Y125       FDSE                                         r  TMDS_inst/encode_blue/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.463 r  TMDS_inst/encode_blue/q_reg[7]/Q
                         net (fo=1, routed)           0.628     0.165    TMDS_inst/encode_blue_n_3
    SLICE_X153Y125       FDRE                                         r  TMDS_inst/TmdsBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877    -0.403    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X153Y125       FDRE                                         r  TMDS_inst/TmdsBlue_reg[7]/C
                         clock pessimism              0.097    -0.306    
                         clock uncertainty            0.215    -0.092    
    SLICE_X153Y125       FDRE (Hold_fdre_C_D)         0.075    -0.017    TMDS_inst/TmdsBlue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.631%)  route 0.631ns (79.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.609    -0.626    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X154Y123       FDRE                                         r  TMDS_inst/encode_blue/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  TMDS_inst/encode_blue/q_reg[9]/Q
                         net (fo=1, routed)           0.631     0.169    TMDS_inst/encode_blue_n_1
    SLICE_X154Y125       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877    -0.403    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X154Y125       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/C
                         clock pessimism              0.097    -0.306    
                         clock uncertainty            0.215    -0.092    
    SLICE_X154Y125       FDRE (Hold_fdre_C_D)         0.076    -0.016    TMDS_inst/TmdsBlue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.164ns (20.557%)  route 0.634ns (79.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.634    -0.601    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X158Y125       FDSE                                         r  TMDS_inst/encode_red/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  TMDS_inst/encode_red/q_reg[6]/Q
                         net (fo=1, routed)           0.634     0.197    TMDS_inst/encode_red_n_3
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.904    -0.376    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/C
                         clock pessimism              0.097    -0.279    
                         clock uncertainty            0.215    -0.065    
    SLICE_X157Y125       FDRE (Hold_fdre_C_D)         0.070     0.005    TMDS_inst/TmdsRed_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.569%)  route 0.662ns (82.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.608    -0.627    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X155Y124       FDSE                                         r  TMDS_inst/encode_green/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y124       FDSE (Prop_fdse_C_Q)         0.141    -0.486 r  TMDS_inst/encode_green/q_reg[0]/Q
                         net (fo=1, routed)           0.662     0.175    TMDS_inst/encode_green_n_9
    SLICE_X155Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877    -0.403    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/C
                         clock pessimism              0.097    -0.306    
                         clock uncertainty            0.215    -0.092    
    SLICE_X155Y125       FDRE (Hold_fdre_C_D)         0.066    -0.026    TMDS_inst/TmdsGreen_reg[0]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.141ns (17.293%)  route 0.674ns (82.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.608    -0.627    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X155Y124       FDSE                                         r  TMDS_inst/encode_green/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y124       FDSE (Prop_fdse_C_Q)         0.141    -0.486 r  TMDS_inst/encode_green/q_reg[3]/Q
                         net (fo=1, routed)           0.674     0.188    TMDS_inst/encode_green_n_6
    SLICE_X155Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877    -0.403    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y125       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/C
                         clock pessimism              0.097    -0.306    
                         clock uncertainty            0.215    -0.092    
    SLICE_X155Y125       FDRE (Hold_fdre_C_D)         0.076    -0.016    TMDS_inst/TmdsGreen_reg[3]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.527%)  route 0.663ns (82.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.635    -0.600    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X157Y126       FDSE                                         r  TMDS_inst/encode_red/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  TMDS_inst/encode_red/q_reg[2]/Q
                         net (fo=1, routed)           0.663     0.204    TMDS_inst/encode_red_n_7
    SLICE_X156Y126       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.905    -0.375    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y126       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/C
                         clock pessimism              0.097    -0.278    
                         clock uncertainty            0.215    -0.064    
    SLICE_X156Y126       FDRE (Hold_fdre_C_D)         0.047    -0.017    TMDS_inst/TmdsRed_reg[2]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.164ns (19.833%)  route 0.663ns (80.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.634    -0.601    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X158Y125       FDSE                                         r  TMDS_inst/encode_red/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  TMDS_inst/encode_red/q_reg[5]/Q
                         net (fo=1, routed)           0.663     0.226    TMDS_inst/encode_red_n_4
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.904    -0.376    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y125       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/C
                         clock pessimism              0.097    -0.279    
                         clock uncertainty            0.215    -0.065    
    SLICE_X157Y125       FDRE (Hold_fdre_C_D)         0.066     0.001    TMDS_inst/TmdsRed_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.141ns (16.826%)  route 0.697ns (83.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.635    -0.600    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X157Y126       FDSE                                         r  TMDS_inst/encode_red/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  TMDS_inst/encode_red/q_reg[4]/Q
                         net (fo=1, routed)           0.697     0.238    TMDS_inst/encode_red_n_5
    SLICE_X156Y126       FDRE                                         r  TMDS_inst/TmdsRed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.905    -0.375    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y126       FDRE                                         r  TMDS_inst/TmdsRed_reg[4]/C
                         clock pessimism              0.097    -0.278    
                         clock uncertainty            0.215    -0.064    
    SLICE_X156Y126       FDRE (Hold_fdre_C_D)         0.076     0.012    TMDS_inst/TmdsRed_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.226    





