E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\Test\chinthana\dram_test\dram.ngc 1521720458
E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\Test\chinthana\dram_test/dram.ngc 1521720458
OK
