{
    "MlibObjs": {},
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "PrevCompiledModules": {
        "cpu_soc": {
            "GsS9E_d": {
                "mod": "cpu_soc",
                "bytes": 88504,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_52983_archive_1.a",
                "out": "GsS9E_d.o"
            }
        },
        "uvm_pkg": {
            "zr7M1_d": {
                "mod": "uvm_pkg",
                "bytes": 6266211,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "zr7M1_d.o"
            }
        },
        "vcs_paramclassrepository": {
            "hEeZs_d": {
                "mod": "vcs_paramclassrepository",
                "bytes": 18069309,
                "out": "hEeZs_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a"
            }
        },
        "memory": {
            "DhPSm_d": {
                "mod": "memory",
                "bytes": 20625,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "DhPSm_d.o"
            }
        },
        "tb": {
            "g7hgQ_d": {
                "mod": "tb",
                "bytes": 43840,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "g7hgQ_d.o"
            }
        },
        "my_if": {
            "qKzhu_d": {
                "mod": "my_if",
                "bytes": 12719,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "qKzhu_d.o"
            }
        },
        "_vcs_unit__1799355081": {
            "NcV53_d": {
                "mod": "_vcs_unit__1799355081",
                "bytes": 218845,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "NcV53_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "mod": "std",
                "bytes": 42783,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 8240,
                "mode": 4,
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "_vcs_DPI_package": {
            "uM9F1_d": {
                "mod": "_vcs_DPI_package",
                "bytes": 11104,
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a",
                "out": "uM9F1_d.o"
            }
        }
    },
    "NameTable": {
        "_vcs_DPI_package": [
            "_vcs_DPI_package",
            "uM9F1",
            "module"
        ],
        "vcs_paramclassrepository": [
            "vcs_paramclassrepository",
            "hEeZs",
            "module"
        ],
        "uvm_pkg": [
            "uvm_pkg",
            "zr7M1",
            "module"
        ],
        "memory": [
            "memory",
            "DhPSm",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "_vcs_unit__1799355081": [
            "_vcs_unit__1799355081",
            "NcV53",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "my_if": [
            "my_if",
            "qKzhu",
            "module"
        ],
        "cpu_soc": [
            "cpu_soc",
            "GsS9E",
            "module"
        ],
        "tb": [
            "tb",
            "g7hgQ",
            "module"
        ]
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_stime_sec": 0.124,
            "ru_utime_sec": 3.6220059999999998,
            "ru_nivcsw": 17,
            "ru_nvcsw": 289,
            "ru_maxrss_kb": 267096,
            "ru_minflt": 83331,
            "ru_majflt": 0
        },
        "CodeGen(%)": 17.193821690839005,
        "ru_childs_cgstart": {
            "ru_stime_sec": 0.029484,
            "ru_utime_sec": 0.18668100000000001,
            "ru_nivcsw": 2,
            "ru_nvcsw": 16,
            "ru_maxrss_kb": 210008,
            "ru_minflt": 20299,
            "ru_majflt": 0
        },
        "ru_childs_end": {
            "ru_stime_sec": 0.029484,
            "ru_utime_sec": 0.18818199999999999,
            "ru_nivcsw": 2,
            "ru_nvcsw": 17,
            "ru_maxrss_kb": 267096,
            "ru_minflt": 20525,
            "ru_majflt": 0
        },
        "nMops": 680550,
        "nQuads": 211811,
        "mopSpeed": 904901.26597089914,
        "totalObjSize": 455450,
        "ru_self_end": {
            "ru_stime_sec": 0.13197200000000001,
            "ru_utime_sec": 4.3740769999999998,
            "ru_nivcsw": 19,
            "ru_nvcsw": 291,
            "ru_maxrss_kb": 270576,
            "ru_minflt": 85773,
            "ru_majflt": 0
        },
        "quadSpeed": 281636.97310493293,
        "outputSizePerQuad": 2.0,
        "mop/quad": 3.2130059345359778,
        "Frontend(%)": 82.806178309160998
    },
    "CompileProcesses": [
        "cgproc.52983.json"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 366946
    },
    "LVLData": [
        "SIM"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "vcs_paramclassrepository",
        "_vcs_DPI_package",
        "_vcs_unit__1799355081",
        "std",
        "uvm_pkg",
        "cpu_soc",
        "cpu_soc",
        "memory",
        "my_if",
        "tb"
    ],
    "PEModules": [],
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/home/ord1nary/study/CPU_Project/sim",
        "archive_dir": "archive.3",
        "daidir_abs": "/home/ord1nary/study/CPU_Project/sim/simv.daidir",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/ord1nary/study/CPU_Project/sim/csrc"
    },
    "CompileStatus": "Successful"
}