// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp0_stage0 = 6'd16;
parameter    ap_ST_fsm_state19 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_src_rows_V_read;
input  [31:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond388_i_reg_2631;
reg   [0:0] ap_reg_pp0_iter1_exitcond388_i_reg_2631;
reg   [0:0] or_cond_i_i_reg_2662;
reg   [0:0] tmp_82_reg_2460;
reg   [0:0] tmp_79_reg_2451;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter13;
reg   [0:0] or_cond_i_reg_2658;
reg   [0:0] ap_reg_pp0_iter12_or_cond_i_reg_2658;
reg   [10:0] t_V_4_reg_438;
reg   [7:0] reg_449;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
reg    ap_predicate_op233_read_state7;
reg    ap_predicate_op234_read_state7;
reg    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state10_pp0_stage0_iter5;
wire    ap_block_state11_pp0_stage0_iter6;
wire    ap_block_state12_pp0_stage0_iter7;
wire    ap_block_state13_pp0_stage0_iter8;
wire    ap_block_state14_pp0_stage0_iter9;
wire    ap_block_state15_pp0_stage0_iter10;
wire    ap_block_state16_pp0_stage0_iter11;
wire    ap_block_state17_pp0_stage0_iter12;
reg    ap_block_state18_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] ap_reg_pp0_iter3_reg_449;
wire   [10:0] tmp_s_fu_462_p2;
wire   [10:0] tmp_81_fu_468_p1;
wire   [10:0] tmp_70_fu_472_p2;
wire   [2:0] tmp_88_fu_482_p1;
wire   [11:0] tmp_90_fu_486_p1;
wire   [11:0] tmp_99_fu_494_p1;
wire   [12:0] tmp_701_cast_cast_fu_512_p1;
wire   [2:0] tmp_73_fu_516_p2;
wire   [12:0] tmp_93_cast_cast_fu_548_p1;
wire   [2:0] tmp_77_fu_552_p2;
wire   [2:0] tmp_78_fu_558_p2;
wire   [10:0] i_V_fu_573_p2;
reg   [10:0] i_V_reg_2446;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_79_fu_579_p2;
wire   [0:0] exitcond389_i_fu_568_p2;
wire   [0:0] ult_fu_584_p2;
reg   [0:0] ult_reg_2455;
wire   [0:0] tmp_82_fu_589_p2;
wire   [0:0] tmp_83_fu_595_p2;
reg   [0:0] tmp_83_reg_2465;
wire   [0:0] tmp_662_1_fu_601_p2;
reg   [0:0] tmp_662_1_reg_2469;
wire   [0:0] tmp_662_2_fu_607_p2;
reg   [0:0] tmp_662_2_reg_2473;
wire   [0:0] tmp_84_fu_613_p2;
reg   [0:0] tmp_84_reg_2477;
wire   [11:0] tmp_85_fu_618_p2;
reg   [11:0] tmp_85_reg_2486;
reg   [0:0] tmp_103_reg_2494;
wire   [11:0] p_assign_s_fu_632_p2;
reg   [11:0] p_assign_s_reg_2499;
wire   [11:0] p_assign_14_1_fu_638_p2;
reg   [11:0] p_assign_14_1_reg_2504;
reg   [0:0] tmp_105_reg_2512;
wire   [11:0] p_assign_15_1_fu_652_p2;
reg   [11:0] p_assign_15_1_reg_2517;
wire   [11:0] p_assign_14_2_fu_658_p2;
reg   [11:0] p_assign_14_2_reg_2522;
reg   [0:0] tmp_110_reg_2530;
wire   [11:0] p_assign_15_2_fu_672_p2;
reg   [11:0] p_assign_15_2_reg_2535;
wire   [11:0] p_assign_14_3_fu_678_p2;
reg   [11:0] p_assign_14_3_reg_2540;
reg   [0:0] tmp_123_reg_2548;
wire   [11:0] p_assign_15_3_fu_692_p2;
reg   [11:0] p_assign_15_3_reg_2553;
wire   [11:0] p_assign_14_4_fu_698_p2;
reg   [11:0] p_assign_14_4_reg_2558;
reg   [0:0] tmp_137_reg_2566;
wire   [11:0] p_assign_15_4_fu_712_p2;
reg   [11:0] p_assign_15_4_reg_2571;
wire   [2:0] tmp_144_fu_927_p3;
reg   [2:0] tmp_144_reg_2576;
wire    ap_CS_fsm_state3;
wire   [2:0] tmp_96_fu_951_p3;
reg   [2:0] tmp_96_reg_2581;
wire   [2:0] tmp_107_fu_975_p3;
reg   [2:0] tmp_107_reg_2586;
wire   [2:0] tmp_113_fu_999_p3;
reg   [2:0] tmp_113_reg_2591;
wire   [2:0] tmp_125_fu_1023_p3;
reg   [2:0] tmp_125_reg_2596;
wire   [0:0] rev_fu_1031_p2;
reg   [0:0] rev_reg_2601;
wire    ap_CS_fsm_state4;
wire   [2:0] tmp_145_fu_1041_p2;
reg   [2:0] tmp_145_reg_2606;
wire   [2:0] row_assign_13_1_t_fu_1046_p2;
reg   [2:0] row_assign_13_1_t_reg_2611;
wire   [2:0] row_assign_13_2_t_fu_1050_p2;
reg   [2:0] row_assign_13_2_t_reg_2616;
wire   [2:0] row_assign_13_3_t_fu_1054_p2;
reg   [2:0] row_assign_13_3_t_reg_2621;
wire   [2:0] row_assign_13_4_t_fu_1058_p2;
reg   [2:0] row_assign_13_4_t_reg_2626;
wire   [0:0] exitcond388_i_fu_1066_p2;
wire    ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_reg_pp0_iter2_exitcond388_i_reg_2631;
reg   [0:0] ap_reg_pp0_iter3_exitcond388_i_reg_2631;
reg   [0:0] ap_reg_pp0_iter4_exitcond388_i_reg_2631;
reg   [0:0] ap_reg_pp0_iter5_exitcond388_i_reg_2631;
reg   [0:0] ap_reg_pp0_iter6_exitcond388_i_reg_2631;
wire   [10:0] j_V_fu_1071_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [11:0] ImagLoc_x_fu_1093_p2;
reg   [11:0] ImagLoc_x_reg_2640;
reg   [0:0] tmp_151_reg_2646;
wire   [11:0] p_p2_i_i_fu_1121_p3;
reg   [11:0] p_p2_i_i_reg_2652;
wire   [0:0] or_cond_i_fu_1129_p2;
reg   [0:0] ap_reg_pp0_iter1_or_cond_i_reg_2658;
reg   [0:0] ap_reg_pp0_iter2_or_cond_i_reg_2658;
reg   [0:0] ap_reg_pp0_iter3_or_cond_i_reg_2658;
reg   [0:0] ap_reg_pp0_iter4_or_cond_i_reg_2658;
reg   [0:0] ap_reg_pp0_iter5_or_cond_i_reg_2658;
reg   [0:0] ap_reg_pp0_iter6_or_cond_i_reg_2658;
reg   [0:0] ap_reg_pp0_iter7_or_cond_i_reg_2658;
reg   [0:0] ap_reg_pp0_iter8_or_cond_i_reg_2658;
reg   [0:0] ap_reg_pp0_iter9_or_cond_i_reg_2658;
reg   [0:0] ap_reg_pp0_iter10_or_cond_i_reg_2658;
reg   [0:0] ap_reg_pp0_iter11_or_cond_i_reg_2658;
wire   [0:0] or_cond_i_i_fu_1146_p2;
reg   [0:0] ap_reg_pp0_iter2_or_cond_i_i_reg_2662;
reg   [0:0] ap_reg_pp0_iter3_or_cond_i_i_reg_2662;
wire   [12:0] x_fu_1189_p3;
reg   [12:0] x_reg_2666;
wire   [2:0] tmp_153_fu_1197_p1;
reg   [2:0] tmp_153_reg_2671;
wire   [0:0] brmerge_fu_1201_p2;
reg   [0:0] brmerge_reg_2676;
reg   [0:0] ap_reg_pp0_iter2_brmerge_reg_2676;
reg   [10:0] k_buf_0_val_5_addr_reg_2685;
wire   [2:0] col_assign_6_t_fu_1218_p2;
reg   [2:0] col_assign_6_t_reg_2691;
reg   [10:0] k_buf_0_val_6_addr_reg_2700;
reg   [10:0] ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_2700;
reg   [10:0] k_buf_0_val_7_addr_reg_2706;
reg   [10:0] ap_reg_pp0_iter3_k_buf_0_val_7_addr_reg_2706;
reg   [10:0] k_buf_0_val_8_addr_reg_2712;
reg   [10:0] ap_reg_pp0_iter3_k_buf_0_val_8_addr_reg_2712;
reg   [10:0] k_buf_0_val_9_addr_reg_2718;
reg   [10:0] ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_2718;
wire   [7:0] k_buf_0_val_5_q0;
reg   [7:0] k_buf_0_val_5_load_reg_2724;
reg    ap_enable_reg_pp0_iter3;
wire   [7:0] col_buf_0_val_0_0_fu_1282_p3;
reg   [7:0] col_buf_0_val_0_0_reg_2729;
wire   [7:0] k_buf_0_val_6_q0;
reg   [7:0] k_buf_0_val_6_load_reg_2739;
wire   [7:0] col_buf_0_val_1_0_fu_1304_p3;
reg   [7:0] col_buf_0_val_1_0_reg_2744;
wire   [7:0] k_buf_0_val_7_q0;
reg   [7:0] k_buf_0_val_7_load_reg_2754;
wire   [7:0] col_buf_0_val_2_0_fu_1326_p3;
reg   [7:0] col_buf_0_val_2_0_reg_2759;
wire   [7:0] k_buf_0_val_8_q0;
reg   [7:0] k_buf_0_val_8_load_reg_2769;
wire   [7:0] col_buf_0_val_3_0_fu_1348_p3;
reg   [7:0] col_buf_0_val_3_0_reg_2774;
wire   [7:0] col_buf_0_val_4_0_fu_1370_p3;
reg   [7:0] col_buf_0_val_4_0_reg_2784;
wire   [7:0] src_kernel_win_0_va_20_fu_1480_p3;
reg   [7:0] src_kernel_win_0_va_20_reg_2794;
reg   [7:0] ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_2794;
reg   [7:0] ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_2794;
wire   [7:0] src_kernel_win_0_va_21_fu_1496_p3;
reg   [7:0] src_kernel_win_0_va_21_reg_2800;
reg   [7:0] ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_2800;
reg   [7:0] ap_reg_pp0_iter6_src_kernel_win_0_va_21_reg_2800;
wire   [7:0] src_kernel_win_0_va_22_fu_1512_p3;
reg   [7:0] src_kernel_win_0_va_22_reg_2806;
reg   [7:0] ap_reg_pp0_iter5_src_kernel_win_0_va_22_reg_2806;
wire   [7:0] src_kernel_win_0_va_23_fu_1528_p3;
reg   [7:0] src_kernel_win_0_va_23_reg_2812;
reg   [7:0] ap_reg_pp0_iter5_src_kernel_win_0_va_23_reg_2812;
reg   [7:0] ap_reg_pp0_iter6_src_kernel_win_0_va_23_reg_2812;
wire   [7:0] src_kernel_win_0_va_24_fu_1544_p3;
reg   [7:0] src_kernel_win_0_va_24_reg_2818;
reg   [7:0] src_kernel_win_0_va_41_reg_2823;
reg   [7:0] ap_reg_pp0_iter5_src_kernel_win_0_va_41_reg_2823;
reg   [7:0] src_kernel_win_0_va_42_reg_2828;
reg   [7:0] src_kernel_win_0_va_43_reg_2833;
reg   [7:0] src_kernel_win_0_va_37_reg_2843;
reg   [7:0] ap_reg_pp0_iter6_src_kernel_win_0_va_37_reg_2843;
reg   [7:0] src_kernel_win_0_va_38_reg_2848;
reg   [7:0] ap_reg_pp0_iter6_src_kernel_win_0_va_38_reg_2848;
wire   [17:0] r_V_11_0_1_fu_1607_p2;
reg   [17:0] r_V_11_0_1_reg_2853;
reg   [7:0] src_kernel_win_0_va_56_reg_2873;
reg   [7:0] src_kernel_win_0_va_29_reg_2878;
reg   [7:0] src_kernel_win_0_va_33_reg_2883;
reg   [7:0] src_kernel_win_0_va_35_reg_2888;
wire   [17:0] grp_fu_2006_p3;
reg   [17:0] p_Val2_96_0_1_reg_2893;
reg    ap_enable_reg_pp0_iter6;
wire   [17:0] r_V_11_0_3_fu_1673_p2;
reg   [17:0] r_V_11_0_3_reg_2898;
reg   [7:0] src_kernel_win_0_va_50_reg_2933;
wire   [18:0] grp_fu_2013_p3;
reg   [18:0] tmp41_reg_2938;
reg    ap_enable_reg_pp0_iter7;
wire   [17:0] grp_fu_2021_p3;
reg   [17:0] tmp42_reg_2943;
wire   [18:0] grp_fu_2028_p2;
reg   [18:0] r_V_11_1_1_reg_2948;
wire   [17:0] r_V_11_1_4_fu_1784_p2;
reg   [17:0] r_V_11_1_4_reg_2958;
(* use_dsp48 = "no" *) wire   [18:0] p_Val2_96_0_4_fu_1860_p2;
reg   [18:0] p_Val2_96_0_4_reg_2978;
wire   [18:0] grp_fu_2034_p3;
reg   [18:0] tmp43_reg_2983;
reg    ap_enable_reg_pp0_iter8;
wire   [17:0] grp_fu_2041_p3;
reg   [17:0] tmp47_reg_2988;
wire   [19:0] grp_fu_2048_p2;
reg   [19:0] r_V_11_2_2_reg_2993;
wire   [18:0] grp_fu_2054_p2;
reg   [18:0] r_V_11_2_4_reg_2998;
wire   [18:0] grp_fu_2060_p2;
reg   [18:0] r_V_11_3_1_reg_3003;
wire   [19:0] grp_fu_2066_p2;
reg   [19:0] r_V_11_3_2_reg_3008;
wire   [20:0] grp_fu_2080_p4;
reg   [20:0] tmp44_reg_3013;
reg    ap_enable_reg_pp0_iter9;
wire   [18:0] grp_fu_2072_p3;
reg   [18:0] tmp46_reg_3018;
wire   [19:0] grp_fu_2090_p3;
reg   [19:0] tmp61_reg_3023;
wire   [19:0] grp_fu_2097_p3;
reg   [19:0] tmp63_reg_3028;
wire   [18:0] grp_fu_2104_p3;
reg   [18:0] tmp64_reg_3033;
wire   [18:0] grp_fu_2111_p4;
reg   [18:0] tmp66_reg_3038;
wire   [18:0] grp_fu_2129_p4;
reg   [18:0] tmp68_reg_3043;
wire   [21:0] tmp60_fu_1902_p2;
reg   [21:0] tmp60_reg_3048;
(* use_dsp48 = "no" *) wire   [19:0] tmp62_fu_1911_p2;
reg   [19:0] tmp62_reg_3053;
wire   [19:0] tmp65_fu_1922_p2;
reg   [19:0] tmp65_reg_3058;
wire   [21:0] p_Val2_1_fu_1939_p2;
reg   [21:0] p_Val2_1_reg_3063;
reg   [7:0] p_Val2_2_reg_3068;
reg   [0:0] tmp_156_reg_3073;
wire   [7:0] p_Val2_s_fu_1998_p3;
reg   [7:0] p_Val2_s_reg_3078;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter4;
reg    ap_condition_pp0_exit_iter3_state8;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
wire   [10:0] k_buf_0_val_6_address0;
reg    k_buf_0_val_6_ce0;
reg    k_buf_0_val_6_ce1;
reg    k_buf_0_val_6_we1;
reg   [7:0] k_buf_0_val_6_d1;
wire   [10:0] k_buf_0_val_7_address0;
reg    k_buf_0_val_7_ce0;
reg    k_buf_0_val_7_ce1;
reg    k_buf_0_val_7_we1;
reg   [7:0] k_buf_0_val_7_d1;
wire   [10:0] k_buf_0_val_8_address0;
reg    k_buf_0_val_8_ce0;
reg    k_buf_0_val_8_ce1;
reg    k_buf_0_val_8_we1;
reg   [7:0] k_buf_0_val_8_d1;
wire   [10:0] k_buf_0_val_9_address0;
reg    k_buf_0_val_9_ce0;
wire   [7:0] k_buf_0_val_9_q0;
reg    k_buf_0_val_9_ce1;
reg    k_buf_0_val_9_we1;
reg   [7:0] k_buf_0_val_9_d1;
reg   [10:0] t_V_reg_427;
wire    ap_CS_fsm_state19;
wire   [63:0] tmp_116_fu_1209_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_172;
reg   [7:0] src_kernel_win_0_va_1_fu_176;
reg   [7:0] src_kernel_win_0_va_2_fu_180;
reg   [7:0] src_kernel_win_0_va_3_fu_184;
reg   [7:0] src_kernel_win_0_va_4_fu_188;
reg   [7:0] src_kernel_win_0_va_5_fu_192;
reg   [7:0] src_kernel_win_0_va_6_fu_196;
reg   [7:0] src_kernel_win_0_va_7_fu_200;
reg   [7:0] src_kernel_win_0_va_8_fu_204;
reg   [7:0] src_kernel_win_0_va_9_fu_208;
reg   [7:0] src_kernel_win_0_va_10_fu_212;
reg   [7:0] src_kernel_win_0_va_11_fu_216;
reg   [7:0] src_kernel_win_0_va_12_fu_220;
reg   [7:0] src_kernel_win_0_va_13_fu_224;
reg   [7:0] src_kernel_win_0_va_14_fu_228;
reg   [7:0] src_kernel_win_0_va_15_fu_232;
reg   [7:0] src_kernel_win_0_va_16_fu_236;
reg   [7:0] src_kernel_win_0_va_17_fu_240;
reg   [7:0] src_kernel_win_0_va_18_fu_244;
reg   [7:0] src_kernel_win_0_va_19_fu_248;
reg   [7:0] right_border_buf_0_s_fu_252;
reg   [7:0] right_border_buf_0_1_fu_256;
reg   [7:0] right_border_buf_0_2_fu_260;
reg   [7:0] right_border_buf_0_3_fu_264;
reg   [7:0] right_border_buf_0_4_fu_268;
reg   [7:0] right_border_buf_0_5_fu_272;
reg   [7:0] right_border_buf_0_6_fu_276;
reg   [7:0] right_border_buf_0_7_fu_280;
reg   [7:0] right_border_buf_0_8_fu_284;
reg   [7:0] right_border_buf_0_9_fu_288;
reg   [7:0] right_border_buf_0_10_fu_292;
reg   [7:0] right_border_buf_0_11_fu_296;
reg   [7:0] right_border_buf_0_12_fu_300;
reg   [7:0] right_border_buf_0_13_fu_304;
reg   [7:0] right_border_buf_0_14_fu_308;
wire   [10:0] tmp_80_fu_458_p1;
wire   [11:0] tmp_71_fu_498_p3;
wire   [11:0] tmp_72_fu_506_p2;
wire   [2:0] tmp_87_fu_478_p1;
wire   [1:0] tmp_101_fu_522_p1;
wire   [11:0] tmp_75_fu_534_p3;
wire   [11:0] tmp_76_fu_542_p2;
wire   [2:0] tmp_74_fu_526_p3;
wire   [2:0] tmp_97_fu_490_p1;
wire   [11:0] t_V_cast_fu_564_p1;
wire   [0:0] tmp_102_fu_718_p3;
wire   [0:0] tmp_92_fu_731_p2;
wire   [0:0] rev11_fu_725_p2;
wire   [11:0] p_p2_i425_i_fu_741_p3;
wire  signed [12:0] p_p2_i425_i_cast_cast_fu_746_p1;
wire   [0:0] tmp_104_fu_760_p3;
wire   [0:0] tmp_688_1_fu_773_p2;
wire   [0:0] rev12_fu_767_p2;
wire   [11:0] p_p2_i425_i_1_fu_783_p3;
wire   [0:0] tmp_108_fu_797_p3;
wire   [0:0] tmp_688_2_fu_810_p2;
wire   [0:0] rev13_fu_804_p2;
wire   [11:0] p_p2_i425_i_2_fu_820_p3;
wire   [0:0] tmp_115_fu_834_p3;
wire   [0:0] tmp_688_3_fu_847_p2;
wire   [0:0] rev14_fu_841_p2;
wire   [11:0] p_p2_i425_i_3_fu_857_p3;
wire   [0:0] tmp_132_fu_871_p3;
wire   [0:0] tmp_688_4_fu_884_p2;
wire   [0:0] rev15_fu_878_p2;
wire   [11:0] p_p2_i425_i_4_fu_894_p3;
wire   [12:0] p_assign_1_fu_755_p2;
wire   [0:0] tmp_93_fu_750_p2;
wire   [2:0] tmp_141_fu_911_p1;
wire   [2:0] tmp_142_fu_915_p1;
wire   [0:0] or_cond_i424_i_fu_735_p2;
wire   [2:0] tmp_140_fu_908_p1;
wire   [2:0] tmp_143_fu_919_p3;
wire   [2:0] tmp_106_fu_793_p1;
wire   [0:0] tmp_698_1_fu_788_p2;
wire   [2:0] tmp_94_fu_935_p2;
wire   [0:0] or_cond_i424_i_1_fu_777_p2;
wire   [2:0] tmp_146_fu_948_p1;
wire   [2:0] tmp_95_fu_940_p3;
wire   [2:0] tmp_111_fu_830_p1;
wire   [0:0] tmp_698_2_fu_825_p2;
wire   [2:0] tmp_98_fu_959_p2;
wire   [0:0] or_cond_i424_i_2_fu_814_p2;
wire   [2:0] tmp_147_fu_972_p1;
wire   [2:0] tmp_100_fu_964_p3;
wire   [2:0] tmp_127_fu_867_p1;
wire   [0:0] tmp_698_3_fu_862_p2;
wire   [2:0] tmp_109_fu_983_p2;
wire   [0:0] or_cond_i424_i_3_fu_851_p2;
wire   [2:0] tmp_148_fu_996_p1;
wire   [2:0] tmp_112_fu_988_p3;
wire   [2:0] tmp_138_fu_904_p1;
wire   [0:0] tmp_698_4_fu_899_p2;
wire   [2:0] tmp_114_fu_1007_p2;
wire   [0:0] or_cond_i424_i_4_fu_888_p2;
wire   [2:0] tmp_149_fu_1020_p1;
wire   [2:0] tmp_124_fu_1012_p3;
wire   [2:0] tmp_139_fu_1036_p2;
wire   [8:0] tmp_150_fu_1077_p4;
wire   [11:0] t_V_4_cast_fu_1062_p1;
wire   [0:0] tmp_152_fu_1107_p3;
wire   [11:0] p_assign_3_fu_1115_p2;
wire   [0:0] icmp_fu_1087_p2;
wire   [0:0] tmp_89_fu_1142_p2;
wire   [0:0] rev16_fu_1137_p2;
wire  signed [12:0] p_p2_i_i_cast_cast_fu_1152_p1;
wire  signed [12:0] ImagLoc_x_cast_cast_fu_1134_p1;
wire   [12:0] p_assign_4_fu_1159_p2;
wire   [0:0] tmp_89_not_fu_1172_p2;
wire   [0:0] tmp_91_fu_1155_p2;
wire   [0:0] sel_tmp5_fu_1178_p2;
wire   [0:0] sel_tmp6_fu_1183_p2;
wire   [12:0] sel_tmp_fu_1164_p3;
wire  signed [31:0] col_assign_cast_fu_1206_p1;
wire   [7:0] tmp_117_fu_1267_p7;
wire   [7:0] tmp_118_fu_1289_p7;
wire   [7:0] tmp_119_fu_1311_p7;
wire   [7:0] tmp_120_fu_1333_p7;
wire   [7:0] tmp_121_fu_1355_p7;
wire   [7:0] tmp_122_fu_1470_p7;
wire   [7:0] tmp_126_fu_1486_p7;
wire   [7:0] tmp_128_fu_1502_p7;
wire   [7:0] tmp_129_fu_1518_p7;
wire   [7:0] tmp_130_fu_1534_p7;
wire   [7:0] r_V_11_0_1_fu_1607_p0;
wire   [7:0] r_V_11_0_3_fu_1673_p0;
wire   [7:0] r_V_11_1_4_fu_1784_p0;
wire   [18:0] tmp42_cast_fu_1857_p1;
wire   [19:0] p_Val2_96_0_4_cast_fu_1865_p1;
wire   [19:0] tmp43_cast_fu_1868_p1;
wire   [19:0] p_Val2_96_1_1_fu_1871_p2;
wire   [17:0] grp_fu_2120_p3;
wire   [20:0] tmp46_cast_fu_1887_p1;
(* use_dsp48 = "no" *) wire   [20:0] p_Val2_96_2_1_fu_1890_p2;
wire   [21:0] p_Val2_96_2_1_cast_fu_1895_p1;
wire   [21:0] tmp61_cast_fu_1899_p1;
wire   [19:0] tmp64_cast_fu_1908_p1;
wire   [19:0] tmp66_cast_fu_1916_p1;
wire   [19:0] tmp68_cast_fu_1919_p1;
wire   [21:0] tmp62_cast_fu_1928_p1;
wire   [21:0] tmp59_fu_1931_p2;
wire   [21:0] tmp65_cast_fu_1936_p1;
wire   [7:0] tmp_60_i_i_fu_1963_p1;
wire   [7:0] p_Val2_3_fu_1973_p2;
wire   [0:0] tmp_157_fu_1966_p3;
wire   [0:0] tmp_158_fu_1978_p3;
wire   [0:0] p_Result_2_i_i_not_fu_1986_p2;
wire   [0:0] not_carry_fu_1992_p2;
wire   [7:0] grp_fu_2006_p0;
wire   [8:0] grp_fu_2006_p1;
wire   [7:0] grp_fu_2013_p0;
wire   [10:0] grp_fu_2013_p1;
wire   [17:0] grp_fu_2013_p2;
wire   [7:0] grp_fu_2021_p0;
wire   [8:0] grp_fu_2021_p1;
wire   [7:0] grp_fu_2028_p0;
wire   [10:0] grp_fu_2028_p1;
wire   [7:0] grp_fu_2034_p0;
wire   [9:0] grp_fu_2034_p1;
wire   [7:0] grp_fu_2041_p0;
wire   [10:0] grp_fu_2041_p1;
wire   [7:0] grp_fu_2048_p0;
wire   [11:0] grp_fu_2048_p1;
wire   [7:0] grp_fu_2054_p0;
wire   [10:0] grp_fu_2054_p1;
wire   [7:0] grp_fu_2060_p0;
wire   [10:0] grp_fu_2060_p1;
wire   [7:0] grp_fu_2066_p0;
wire   [11:0] grp_fu_2066_p1;
wire   [7:0] grp_fu_2072_p0;
wire   [10:0] grp_fu_2072_p1;
wire   [17:0] grp_fu_2072_p2;
wire   [7:0] grp_fu_2080_p0;
wire   [7:0] grp_fu_2080_p1;
wire   [11:0] grp_fu_2080_p2;
wire   [19:0] grp_fu_2080_p3;
wire   [7:0] grp_fu_2090_p0;
wire   [11:0] grp_fu_2090_p1;
wire   [7:0] grp_fu_2097_p0;
wire   [10:0] grp_fu_2097_p1;
wire   [7:0] grp_fu_2104_p0;
wire   [10:0] grp_fu_2104_p1;
wire   [7:0] grp_fu_2111_p0;
wire   [7:0] grp_fu_2111_p1;
wire   [9:0] grp_fu_2111_p2;
wire   [7:0] grp_fu_2120_p0;
wire   [7:0] grp_fu_2120_p1;
wire   [9:0] grp_fu_2120_p2;
wire   [7:0] grp_fu_2129_p0;
wire   [7:0] grp_fu_2129_p1;
wire   [8:0] grp_fu_2129_p2;
wire   [17:0] grp_fu_2129_p3;
reg    grp_fu_2006_ce;
reg    grp_fu_2013_ce;
reg    grp_fu_2021_ce;
reg    grp_fu_2028_ce;
reg    grp_fu_2034_ce;
reg    grp_fu_2041_ce;
reg    grp_fu_2048_ce;
reg    grp_fu_2054_ce;
reg    grp_fu_2060_ce;
reg    grp_fu_2066_ce;
reg    grp_fu_2072_ce;
reg    grp_fu_2080_ce;
reg    grp_fu_2090_ce;
reg    grp_fu_2097_ce;
reg    grp_fu_2104_ce;
reg    grp_fu_2111_ce;
reg    grp_fu_2120_ce;
reg    grp_fu_2129_ce;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [16:0] grp_fu_2006_p00;
wire   [18:0] grp_fu_2013_p00;
wire   [18:0] grp_fu_2013_p20;
wire   [16:0] grp_fu_2021_p00;
wire   [18:0] grp_fu_2028_p00;
wire   [17:0] grp_fu_2034_p00;
wire   [17:0] grp_fu_2041_p00;
wire   [19:0] grp_fu_2048_p00;
wire   [18:0] grp_fu_2054_p00;
wire   [18:0] grp_fu_2060_p00;
wire   [19:0] grp_fu_2066_p00;
wire   [18:0] grp_fu_2072_p00;
wire   [18:0] grp_fu_2072_p20;
wire   [8:0] grp_fu_2080_p00;
wire   [8:0] grp_fu_2080_p10;
wire   [20:0] grp_fu_2080_p30;
wire   [19:0] grp_fu_2090_p00;
wire   [18:0] grp_fu_2097_p00;
wire   [18:0] grp_fu_2104_p00;
wire   [8:0] grp_fu_2111_p00;
wire   [8:0] grp_fu_2111_p10;
wire   [8:0] grp_fu_2120_p00;
wire   [8:0] grp_fu_2120_p10;
wire   [8:0] grp_fu_2129_p00;
wire   [8:0] grp_fu_2129_p10;
wire   [18:0] grp_fu_2129_p30;
wire   [17:0] r_V_11_0_1_fu_1607_p00;
wire   [17:0] r_V_11_0_3_fu_1673_p00;
wire   [17:0] r_V_11_1_4_fu_1784_p00;
reg    ap_condition_1899;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
end

Filter2D_1_k_buf_cud #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_2685),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(reg_449)
);

Filter2D_1_k_buf_cud #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_6_address0),
    .ce0(k_buf_0_val_6_ce0),
    .q0(k_buf_0_val_6_q0),
    .address1(ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_2700),
    .ce1(k_buf_0_val_6_ce1),
    .we1(k_buf_0_val_6_we1),
    .d1(k_buf_0_val_6_d1)
);

Filter2D_1_k_buf_cud #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_7_address0),
    .ce0(k_buf_0_val_7_ce0),
    .q0(k_buf_0_val_7_q0),
    .address1(ap_reg_pp0_iter3_k_buf_0_val_7_addr_reg_2706),
    .ce1(k_buf_0_val_7_ce1),
    .we1(k_buf_0_val_7_we1),
    .d1(k_buf_0_val_7_d1)
);

Filter2D_1_k_buf_cud #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_8_address0),
    .ce0(k_buf_0_val_8_ce0),
    .q0(k_buf_0_val_8_q0),
    .address1(ap_reg_pp0_iter3_k_buf_0_val_8_addr_reg_2712),
    .ce1(k_buf_0_val_8_ce1),
    .we1(k_buf_0_val_8_we1),
    .d1(k_buf_0_val_8_d1)
);

Filter2D_1_k_buf_cud #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_9_address0),
    .ce0(k_buf_0_val_9_ce0),
    .q0(k_buf_0_val_9_q0),
    .address1(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_2718),
    .ce1(k_buf_0_val_9_ce1),
    .we1(k_buf_0_val_9_we1),
    .d1(k_buf_0_val_9_d1)
);

canny_edge_mux_53hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
canny_edge_mux_53hbi_U10(
    .din0(right_border_buf_0_s_fu_252),
    .din1(right_border_buf_0_1_fu_256),
    .din2(right_border_buf_0_2_fu_260),
    .din3(8'd0),
    .din4(8'd0),
    .din5(col_assign_6_t_reg_2691),
    .dout(tmp_117_fu_1267_p7)
);

canny_edge_mux_53hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
canny_edge_mux_53hbi_U11(
    .din0(right_border_buf_0_5_fu_272),
    .din1(right_border_buf_0_6_fu_276),
    .din2(right_border_buf_0_7_fu_280),
    .din3(8'd0),
    .din4(8'd0),
    .din5(col_assign_6_t_reg_2691),
    .dout(tmp_118_fu_1289_p7)
);

canny_edge_mux_53hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
canny_edge_mux_53hbi_U12(
    .din0(right_border_buf_0_10_fu_292),
    .din1(right_border_buf_0_11_fu_296),
    .din2(right_border_buf_0_12_fu_300),
    .din3(8'd0),
    .din4(8'd0),
    .din5(col_assign_6_t_reg_2691),
    .dout(tmp_119_fu_1311_p7)
);

canny_edge_mux_53hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
canny_edge_mux_53hbi_U13(
    .din0(right_border_buf_0_14_fu_308),
    .din1(right_border_buf_0_13_fu_304),
    .din2(right_border_buf_0_9_fu_288),
    .din3(8'd0),
    .din4(8'd0),
    .din5(col_assign_6_t_reg_2691),
    .dout(tmp_120_fu_1333_p7)
);

canny_edge_mux_53hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
canny_edge_mux_53hbi_U14(
    .din0(right_border_buf_0_8_fu_284),
    .din1(right_border_buf_0_4_fu_268),
    .din2(right_border_buf_0_3_fu_264),
    .din3(8'd0),
    .din4(8'd0),
    .din5(col_assign_6_t_reg_2691),
    .dout(tmp_121_fu_1355_p7)
);

canny_edge_mux_53hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
canny_edge_mux_53hbi_U15(
    .din0(col_buf_0_val_0_0_reg_2729),
    .din1(col_buf_0_val_1_0_reg_2744),
    .din2(col_buf_0_val_2_0_reg_2759),
    .din3(col_buf_0_val_3_0_reg_2774),
    .din4(col_buf_0_val_4_0_reg_2784),
    .din5(tmp_145_reg_2606),
    .dout(tmp_122_fu_1470_p7)
);

canny_edge_mux_53hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
canny_edge_mux_53hbi_U16(
    .din0(col_buf_0_val_0_0_reg_2729),
    .din1(col_buf_0_val_1_0_reg_2744),
    .din2(col_buf_0_val_2_0_reg_2759),
    .din3(col_buf_0_val_3_0_reg_2774),
    .din4(col_buf_0_val_4_0_reg_2784),
    .din5(row_assign_13_1_t_reg_2611),
    .dout(tmp_126_fu_1486_p7)
);

canny_edge_mux_53hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
canny_edge_mux_53hbi_U17(
    .din0(col_buf_0_val_0_0_reg_2729),
    .din1(col_buf_0_val_1_0_reg_2744),
    .din2(col_buf_0_val_2_0_reg_2759),
    .din3(col_buf_0_val_3_0_reg_2774),
    .din4(col_buf_0_val_4_0_reg_2784),
    .din5(row_assign_13_2_t_reg_2616),
    .dout(tmp_128_fu_1502_p7)
);

canny_edge_mux_53hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
canny_edge_mux_53hbi_U18(
    .din0(col_buf_0_val_0_0_reg_2729),
    .din1(col_buf_0_val_1_0_reg_2744),
    .din2(col_buf_0_val_2_0_reg_2759),
    .din3(col_buf_0_val_3_0_reg_2774),
    .din4(col_buf_0_val_4_0_reg_2784),
    .din5(row_assign_13_3_t_reg_2621),
    .dout(tmp_129_fu_1518_p7)
);

canny_edge_mux_53hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
canny_edge_mux_53hbi_U19(
    .din0(col_buf_0_val_0_0_reg_2729),
    .din1(col_buf_0_val_1_0_reg_2744),
    .din2(col_buf_0_val_2_0_reg_2759),
    .din3(col_buf_0_val_3_0_reg_2774),
    .din4(col_buf_0_val_4_0_reg_2784),
    .din5(row_assign_13_4_t_reg_2626),
    .dout(tmp_130_fu_1534_p7)
);

canny_edge_mac_muibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
canny_edge_mac_muibs_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2006_p0),
    .din1(grp_fu_2006_p1),
    .din2(r_V_11_0_1_reg_2853),
    .ce(grp_fu_2006_ce),
    .dout(grp_fu_2006_p3)
);

canny_edge_mac_mujbC #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
canny_edge_mac_mujbC_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2013_p0),
    .din1(grp_fu_2013_p1),
    .din2(grp_fu_2013_p2),
    .ce(grp_fu_2013_ce),
    .dout(grp_fu_2013_p3)
);

canny_edge_mac_muibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
canny_edge_mac_muibs_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2021_p0),
    .din1(grp_fu_2021_p1),
    .din2(r_V_11_0_3_reg_2898),
    .ce(grp_fu_2021_ce),
    .dout(grp_fu_2021_p3)
);

canny_edge_mul_mukbM #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
canny_edge_mul_mukbM_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2028_p0),
    .din1(grp_fu_2028_p1),
    .ce(grp_fu_2028_ce),
    .dout(grp_fu_2028_p2)
);

canny_edge_mac_mulbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
canny_edge_mac_mulbW_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2034_p0),
    .din1(grp_fu_2034_p1),
    .din2(r_V_11_1_1_reg_2948),
    .ce(grp_fu_2034_ce),
    .dout(grp_fu_2034_p3)
);

canny_edge_mac_mumb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
canny_edge_mac_mumb6_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2041_p0),
    .din1(grp_fu_2041_p1),
    .din2(r_V_11_1_4_reg_2958),
    .ce(grp_fu_2041_ce),
    .dout(grp_fu_2041_p3)
);

canny_edge_mul_muncg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
canny_edge_mul_muncg_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2048_p0),
    .din1(grp_fu_2048_p1),
    .ce(grp_fu_2048_ce),
    .dout(grp_fu_2048_p2)
);

canny_edge_mul_mukbM #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
canny_edge_mul_mukbM_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2054_p0),
    .din1(grp_fu_2054_p1),
    .ce(grp_fu_2054_ce),
    .dout(grp_fu_2054_p2)
);

canny_edge_mul_mukbM #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
canny_edge_mul_mukbM_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2060_p0),
    .din1(grp_fu_2060_p1),
    .ce(grp_fu_2060_ce),
    .dout(grp_fu_2060_p2)
);

canny_edge_mul_muncg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
canny_edge_mul_muncg_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2066_p0),
    .din1(grp_fu_2066_p1),
    .ce(grp_fu_2066_ce),
    .dout(grp_fu_2066_p2)
);

canny_edge_mac_mujbC #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
canny_edge_mac_mujbC_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2072_p0),
    .din1(grp_fu_2072_p1),
    .din2(grp_fu_2072_p2),
    .ce(grp_fu_2072_ce),
    .dout(grp_fu_2072_p3)
);

canny_edge_ama_adocq #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
canny_edge_ama_adocq_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2080_p0),
    .din1(grp_fu_2080_p1),
    .din2(grp_fu_2080_p2),
    .din3(grp_fu_2080_p3),
    .ce(grp_fu_2080_ce),
    .dout(grp_fu_2080_p4)
);

canny_edge_mac_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
canny_edge_mac_mupcA_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2090_p0),
    .din1(grp_fu_2090_p1),
    .din2(r_V_11_2_2_reg_2993),
    .ce(grp_fu_2090_ce),
    .dout(grp_fu_2090_p3)
);

canny_edge_mac_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
canny_edge_mac_muqcK_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2097_p0),
    .din1(grp_fu_2097_p1),
    .din2(r_V_11_3_2_reg_3008),
    .ce(grp_fu_2097_ce),
    .dout(grp_fu_2097_p3)
);

canny_edge_mac_murcU #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
canny_edge_mac_murcU_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2104_p0),
    .din1(grp_fu_2104_p1),
    .din2(r_V_11_3_1_reg_3003),
    .ce(grp_fu_2104_ce),
    .dout(grp_fu_2104_p3)
);

canny_edge_ama_adsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
canny_edge_ama_adsc4_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2111_p0),
    .din1(grp_fu_2111_p1),
    .din2(grp_fu_2111_p2),
    .din3(r_V_11_2_4_reg_2998),
    .ce(grp_fu_2111_ce),
    .dout(grp_fu_2111_p4)
);

canny_edge_am_addtde #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
canny_edge_am_addtde_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2120_p0),
    .din1(grp_fu_2120_p1),
    .din2(grp_fu_2120_p2),
    .ce(grp_fu_2120_ce),
    .dout(grp_fu_2120_p3)
);

canny_edge_ama_adudo #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
canny_edge_ama_adudo_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2129_p0),
    .din1(grp_fu_2129_p1),
    .din2(grp_fu_2129_p2),
    .din3(grp_fu_2129_p3),
    .ce(grp_fu_2129_ce),
    .dout(grp_fu_2129_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond388_i_fu_1066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter3_state8)) begin
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter2;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_fu_1066_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_4_reg_438 <= j_V_fu_1071_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        t_V_4_reg_438 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        t_V_reg_427 <= i_V_reg_2446;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        t_V_reg_427 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_fu_1066_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ImagLoc_x_reg_2640 <= ImagLoc_x_fu_1093_p2;
        or_cond_i_reg_2658 <= or_cond_i_fu_1129_p2;
        p_p2_i_i_reg_2652 <= p_p2_i_i_fu_1121_p3;
        tmp_151_reg_2646 <= ImagLoc_x_fu_1093_p2[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter10_or_cond_i_reg_2658 <= ap_reg_pp0_iter9_or_cond_i_reg_2658;
        ap_reg_pp0_iter11_or_cond_i_reg_2658 <= ap_reg_pp0_iter10_or_cond_i_reg_2658;
        ap_reg_pp0_iter12_or_cond_i_reg_2658 <= ap_reg_pp0_iter11_or_cond_i_reg_2658;
        ap_reg_pp0_iter2_brmerge_reg_2676 <= brmerge_reg_2676;
        ap_reg_pp0_iter2_exitcond388_i_reg_2631 <= ap_reg_pp0_iter1_exitcond388_i_reg_2631;
        ap_reg_pp0_iter2_or_cond_i_i_reg_2662 <= or_cond_i_i_reg_2662;
        ap_reg_pp0_iter2_or_cond_i_reg_2658 <= ap_reg_pp0_iter1_or_cond_i_reg_2658;
        ap_reg_pp0_iter3_exitcond388_i_reg_2631 <= ap_reg_pp0_iter2_exitcond388_i_reg_2631;
        ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_2700 <= k_buf_0_val_6_addr_reg_2700;
        ap_reg_pp0_iter3_k_buf_0_val_7_addr_reg_2706 <= k_buf_0_val_7_addr_reg_2706;
        ap_reg_pp0_iter3_k_buf_0_val_8_addr_reg_2712 <= k_buf_0_val_8_addr_reg_2712;
        ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_2718 <= k_buf_0_val_9_addr_reg_2718;
        ap_reg_pp0_iter3_or_cond_i_i_reg_2662 <= ap_reg_pp0_iter2_or_cond_i_i_reg_2662;
        ap_reg_pp0_iter3_or_cond_i_reg_2658 <= ap_reg_pp0_iter2_or_cond_i_reg_2658;
        ap_reg_pp0_iter3_reg_449 <= reg_449;
        ap_reg_pp0_iter4_exitcond388_i_reg_2631 <= ap_reg_pp0_iter3_exitcond388_i_reg_2631;
        ap_reg_pp0_iter4_or_cond_i_reg_2658 <= ap_reg_pp0_iter3_or_cond_i_reg_2658;
        ap_reg_pp0_iter5_exitcond388_i_reg_2631 <= ap_reg_pp0_iter4_exitcond388_i_reg_2631;
        ap_reg_pp0_iter5_or_cond_i_reg_2658 <= ap_reg_pp0_iter4_or_cond_i_reg_2658;
        ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_2794 <= src_kernel_win_0_va_20_reg_2794;
        ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_2800 <= src_kernel_win_0_va_21_reg_2800;
        ap_reg_pp0_iter5_src_kernel_win_0_va_22_reg_2806 <= src_kernel_win_0_va_22_reg_2806;
        ap_reg_pp0_iter5_src_kernel_win_0_va_23_reg_2812 <= src_kernel_win_0_va_23_reg_2812;
        ap_reg_pp0_iter5_src_kernel_win_0_va_41_reg_2823 <= src_kernel_win_0_va_41_reg_2823;
        ap_reg_pp0_iter6_exitcond388_i_reg_2631 <= ap_reg_pp0_iter5_exitcond388_i_reg_2631;
        ap_reg_pp0_iter6_or_cond_i_reg_2658 <= ap_reg_pp0_iter5_or_cond_i_reg_2658;
        ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_2794 <= ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_2794;
        ap_reg_pp0_iter6_src_kernel_win_0_va_21_reg_2800 <= ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_2800;
        ap_reg_pp0_iter6_src_kernel_win_0_va_23_reg_2812 <= ap_reg_pp0_iter5_src_kernel_win_0_va_23_reg_2812;
        ap_reg_pp0_iter6_src_kernel_win_0_va_37_reg_2843 <= src_kernel_win_0_va_37_reg_2843;
        ap_reg_pp0_iter6_src_kernel_win_0_va_38_reg_2848 <= src_kernel_win_0_va_38_reg_2848;
        ap_reg_pp0_iter7_or_cond_i_reg_2658 <= ap_reg_pp0_iter6_or_cond_i_reg_2658;
        ap_reg_pp0_iter8_or_cond_i_reg_2658 <= ap_reg_pp0_iter7_or_cond_i_reg_2658;
        ap_reg_pp0_iter9_or_cond_i_reg_2658 <= ap_reg_pp0_iter8_or_cond_i_reg_2658;
        src_kernel_win_0_va_20_reg_2794 <= src_kernel_win_0_va_20_fu_1480_p3;
        src_kernel_win_0_va_21_reg_2800 <= src_kernel_win_0_va_21_fu_1496_p3;
        src_kernel_win_0_va_22_reg_2806 <= src_kernel_win_0_va_22_fu_1512_p3;
        src_kernel_win_0_va_23_reg_2812 <= src_kernel_win_0_va_23_fu_1528_p3;
        src_kernel_win_0_va_24_reg_2818 <= src_kernel_win_0_va_24_fu_1544_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_exitcond388_i_reg_2631 <= exitcond388_i_reg_2631;
        ap_reg_pp0_iter1_or_cond_i_reg_2658 <= or_cond_i_reg_2658;
        exitcond388_i_reg_2631 <= exitcond388_i_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_reg_2631 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_reg_2676 <= brmerge_fu_1201_p2;
        or_cond_i_i_reg_2662 <= or_cond_i_i_fu_1146_p2;
        tmp_153_reg_2671 <= tmp_153_fu_1197_p1;
        x_reg_2666 <= x_fu_1189_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond388_i_reg_2631 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_assign_6_t_reg_2691 <= col_assign_6_t_fu_1218_p2;
        k_buf_0_val_5_addr_reg_2685 <= tmp_116_fu_1209_p1;
        k_buf_0_val_6_addr_reg_2700 <= tmp_116_fu_1209_p1;
        k_buf_0_val_7_addr_reg_2706 <= tmp_116_fu_1209_p1;
        k_buf_0_val_8_addr_reg_2712 <= tmp_116_fu_1209_p1;
        k_buf_0_val_9_addr_reg_2718 <= tmp_116_fu_1209_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond388_i_reg_2631 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_buf_0_val_0_0_reg_2729 <= col_buf_0_val_0_0_fu_1282_p3;
        col_buf_0_val_1_0_reg_2744 <= col_buf_0_val_1_0_fu_1304_p3;
        col_buf_0_val_2_0_reg_2759 <= col_buf_0_val_2_0_fu_1326_p3;
        col_buf_0_val_3_0_reg_2774 <= col_buf_0_val_3_0_fu_1348_p3;
        col_buf_0_val_4_0_reg_2784 <= col_buf_0_val_4_0_fu_1370_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_2446 <= i_V_fu_573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond388_i_reg_2631 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_load_reg_2724 <= k_buf_0_val_5_q0;
        k_buf_0_val_6_load_reg_2739 <= k_buf_0_val_6_q0;
        k_buf_0_val_7_load_reg_2754 <= k_buf_0_val_7_q0;
        k_buf_0_val_8_load_reg_2769 <= k_buf_0_val_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter10_or_cond_i_reg_2658 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_1_reg_3063 <= p_Val2_1_fu_1939_p2;
        p_Val2_2_reg_3068 <= {{p_Val2_1_fu_1939_p2[21:14]}};
        tmp_156_reg_3073 <= p_Val2_1_fu_1939_p2[32'd13];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter5_or_cond_i_reg_2658 == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_96_0_1_reg_2893 <= grp_fu_2006_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter7_or_cond_i_reg_2658 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_96_0_4_reg_2978 <= p_Val2_96_0_4_fu_1860_p2;
        r_V_11_2_2_reg_2993 <= grp_fu_2048_p2;
        r_V_11_2_4_reg_2998 <= grp_fu_2054_p2;
        r_V_11_3_1_reg_3003 <= grp_fu_2060_p2;
        r_V_11_3_2_reg_3008 <= grp_fu_2066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter11_or_cond_i_reg_2658 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_s_reg_3078 <= p_Val2_s_fu_1998_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_fu_568_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_assign_14_1_reg_2504 <= p_assign_14_1_fu_638_p2;
        p_assign_14_2_reg_2522 <= p_assign_14_2_fu_658_p2;
        p_assign_14_3_reg_2540 <= p_assign_14_3_fu_678_p2;
        p_assign_14_4_reg_2558 <= p_assign_14_4_fu_698_p2;
        p_assign_15_1_reg_2517 <= p_assign_15_1_fu_652_p2;
        p_assign_15_2_reg_2535 <= p_assign_15_2_fu_672_p2;
        p_assign_15_3_reg_2553 <= p_assign_15_3_fu_692_p2;
        p_assign_15_4_reg_2571 <= p_assign_15_4_fu_712_p2;
        p_assign_s_reg_2499 <= p_assign_s_fu_632_p2;
        tmp_103_reg_2494 <= tmp_85_fu_618_p2[32'd11];
        tmp_105_reg_2512 <= p_assign_14_1_fu_638_p2[32'd11];
        tmp_110_reg_2530 <= p_assign_14_2_fu_658_p2[32'd11];
        tmp_123_reg_2548 <= p_assign_14_3_fu_678_p2[32'd11];
        tmp_137_reg_2566 <= p_assign_14_4_fu_698_p2[32'd11];
        tmp_662_1_reg_2469 <= tmp_662_1_fu_601_p2;
        tmp_662_2_reg_2473 <= tmp_662_2_fu_607_p2;
        tmp_79_reg_2451 <= tmp_79_fu_579_p2;
        tmp_82_reg_2460 <= tmp_82_fu_589_p2;
        tmp_83_reg_2465 <= tmp_83_fu_595_p2;
        tmp_84_reg_2477 <= tmp_84_fu_613_p2;
        tmp_85_reg_2486 <= tmp_85_fu_618_p2;
        ult_reg_2455 <= ult_fu_584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_or_cond_i_reg_2658 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_11_0_1_reg_2853[17 : 2] <= r_V_11_0_1_fu_1607_p2[17 : 2];
        src_kernel_win_0_va_37_reg_2843 <= src_kernel_win_0_va_12_fu_220;
        src_kernel_win_0_va_38_reg_2848 <= src_kernel_win_0_va_13_fu_224;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter5_or_cond_i_reg_2658 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_11_0_3_reg_2898[17 : 2] <= r_V_11_0_3_fu_1673_p2[17 : 2];
        src_kernel_win_0_va_29_reg_2878 <= src_kernel_win_0_va_4_fu_188;
        src_kernel_win_0_va_33_reg_2883 <= src_kernel_win_0_va_8_fu_204;
        src_kernel_win_0_va_35_reg_2888 <= src_kernel_win_0_va_10_fu_212;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter6_or_cond_i_reg_2658 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_11_1_1_reg_2948 <= grp_fu_2028_p2;
        r_V_11_1_4_reg_2958[17 : 2] <= r_V_11_1_4_fu_1784_p2[17 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op234_read_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op233_read_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_449 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rev_reg_2601 <= rev_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (ap_reg_pp0_iter2_or_cond_i_i_reg_2662 == 1'd1) & (ap_reg_pp0_iter2_exitcond388_i_reg_2631 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_10_fu_292 <= col_buf_0_val_2_0_fu_1326_p3;
        right_border_buf_0_11_fu_296 <= right_border_buf_0_10_fu_292;
        right_border_buf_0_12_fu_300 <= right_border_buf_0_11_fu_296;
        right_border_buf_0_13_fu_304 <= right_border_buf_0_14_fu_308;
        right_border_buf_0_14_fu_308 <= col_buf_0_val_3_0_fu_1348_p3;
        right_border_buf_0_1_fu_256 <= right_border_buf_0_s_fu_252;
        right_border_buf_0_2_fu_260 <= right_border_buf_0_1_fu_256;
        right_border_buf_0_3_fu_264 <= right_border_buf_0_4_fu_268;
        right_border_buf_0_4_fu_268 <= right_border_buf_0_8_fu_284;
        right_border_buf_0_5_fu_272 <= col_buf_0_val_1_0_fu_1304_p3;
        right_border_buf_0_6_fu_276 <= right_border_buf_0_5_fu_272;
        right_border_buf_0_7_fu_280 <= right_border_buf_0_6_fu_276;
        right_border_buf_0_8_fu_284 <= col_buf_0_val_4_0_fu_1370_p3;
        right_border_buf_0_9_fu_288 <= right_border_buf_0_13_fu_304;
        right_border_buf_0_s_fu_252 <= col_buf_0_val_0_0_fu_1282_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_84_reg_2477 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        row_assign_13_1_t_reg_2611 <= row_assign_13_1_t_fu_1046_p2;
        row_assign_13_2_t_reg_2616 <= row_assign_13_2_t_fu_1050_p2;
        row_assign_13_3_t_reg_2621 <= row_assign_13_3_t_fu_1054_p2;
        row_assign_13_4_t_reg_2626 <= row_assign_13_4_t_fu_1058_p2;
        tmp_145_reg_2606 <= tmp_145_fu_1041_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter5_exitcond388_i_reg_2631 == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_10_fu_212 <= src_kernel_win_0_va_9_fu_208;
        src_kernel_win_0_va_11_fu_216 <= src_kernel_win_0_va_10_fu_212;
        src_kernel_win_0_va_15_fu_232 <= src_kernel_win_0_va_56_reg_2873;
        src_kernel_win_0_va_4_fu_188 <= ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_2800;
        src_kernel_win_0_va_5_fu_192 <= src_kernel_win_0_va_4_fu_188;
        src_kernel_win_0_va_6_fu_196 <= src_kernel_win_0_va_5_fu_192;
        src_kernel_win_0_va_8_fu_204 <= ap_reg_pp0_iter5_src_kernel_win_0_va_22_reg_2806;
        src_kernel_win_0_va_9_fu_208 <= src_kernel_win_0_va_8_fu_204;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_exitcond388_i_reg_2631 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_12_fu_220 <= src_kernel_win_0_va_23_reg_2812;
        src_kernel_win_0_va_13_fu_224 <= src_kernel_win_0_va_12_fu_220;
        src_kernel_win_0_va_14_fu_228 <= src_kernel_win_0_va_13_fu_224;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond388_i_reg_2631 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_16_fu_236 <= src_kernel_win_0_va_24_fu_1544_p3;
        src_kernel_win_0_va_17_fu_240 <= src_kernel_win_0_va_16_fu_236;
        src_kernel_win_0_va_18_fu_244 <= src_kernel_win_0_va_17_fu_240;
        src_kernel_win_0_va_19_fu_248 <= src_kernel_win_0_va_18_fu_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter6_exitcond388_i_reg_2631 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_1_fu_176 <= src_kernel_win_0_va_fu_172;
        src_kernel_win_0_va_2_fu_180 <= src_kernel_win_0_va_1_fu_176;
        src_kernel_win_0_va_3_fu_184 <= src_kernel_win_0_va_2_fu_180;
        src_kernel_win_0_va_7_fu_200 <= src_kernel_win_0_va_50_reg_2933;
        src_kernel_win_0_va_fu_172 <= ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_2794;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_or_cond_i_reg_2658 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_41_reg_2823 <= src_kernel_win_0_va_16_fu_236;
        src_kernel_win_0_va_42_reg_2828 <= src_kernel_win_0_va_17_fu_240;
        src_kernel_win_0_va_43_reg_2833 <= src_kernel_win_0_va_18_fu_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter5_exitcond388_i_reg_2631 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_50_reg_2933 <= src_kernel_win_0_va_6_fu_196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_exitcond388_i_reg_2631 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_56_reg_2873 <= src_kernel_win_0_va_14_fu_228;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter6_or_cond_i_reg_2658 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp41_reg_2938 <= grp_fu_2013_p3;
        tmp42_reg_2943 <= grp_fu_2021_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter7_or_cond_i_reg_2658 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp43_reg_2983 <= grp_fu_2034_p3;
        tmp47_reg_2988 <= grp_fu_2041_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter8_or_cond_i_reg_2658 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp44_reg_3013 <= grp_fu_2080_p4;
        tmp46_reg_3018 <= grp_fu_2072_p3;
        tmp61_reg_3023 <= grp_fu_2090_p3;
        tmp63_reg_3028 <= grp_fu_2097_p3;
        tmp64_reg_3033 <= grp_fu_2104_p3;
        tmp66_reg_3038 <= grp_fu_2111_p4;
        tmp68_reg_3043 <= grp_fu_2129_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter9_or_cond_i_reg_2658 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp60_reg_3048 <= tmp60_fu_1902_p2;
        tmp62_reg_3053 <= tmp62_fu_1911_p2;
        tmp65_reg_3058 <= tmp65_fu_1922_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_84_reg_2477 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_107_reg_2586 <= tmp_107_fu_975_p3;
        tmp_113_reg_2591 <= tmp_113_fu_999_p3;
        tmp_125_reg_2596 <= tmp_125_fu_1023_p3;
        tmp_144_reg_2576 <= tmp_144_fu_927_p3;
        tmp_96_reg_2581 <= tmp_96_fu_951_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_condition_pp0_exit_iter3_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter3_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond389_i_fu_568_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond389_i_fu_568_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2006_ce = 1'b1;
    end else begin
        grp_fu_2006_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2013_ce = 1'b1;
    end else begin
        grp_fu_2013_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2021_ce = 1'b1;
    end else begin
        grp_fu_2021_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2028_ce = 1'b1;
    end else begin
        grp_fu_2028_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2034_ce = 1'b1;
    end else begin
        grp_fu_2034_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2041_ce = 1'b1;
    end else begin
        grp_fu_2041_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2048_ce = 1'b1;
    end else begin
        grp_fu_2048_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2054_ce = 1'b1;
    end else begin
        grp_fu_2054_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2060_ce = 1'b1;
    end else begin
        grp_fu_2060_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2066_ce = 1'b1;
    end else begin
        grp_fu_2066_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2072_ce = 1'b1;
    end else begin
        grp_fu_2072_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2080_ce = 1'b1;
    end else begin
        grp_fu_2080_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2090_ce = 1'b1;
    end else begin
        grp_fu_2090_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2097_ce = 1'b1;
    end else begin
        grp_fu_2097_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2104_ce = 1'b1;
    end else begin
        grp_fu_2104_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2111_ce = 1'b1;
    end else begin
        grp_fu_2111_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2120_ce = 1'b1;
    end else begin
        grp_fu_2120_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2129_ce = 1'b1;
    end else begin
        grp_fu_2129_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (ap_reg_pp0_iter2_or_cond_i_i_reg_2662 == 1'd1) & (ap_reg_pp0_iter2_exitcond388_i_reg_2631 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter2_or_cond_i_i_reg_2662 == 1'd1) & (tmp_83_reg_2465 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_reg_pp0_iter2_exitcond388_i_reg_2631 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (ap_reg_pp0_iter2_or_cond_i_i_reg_2662 == 1'd1) & (ap_reg_pp0_iter2_exitcond388_i_reg_2631 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter2_or_cond_i_i_reg_2662 == 1'd1) & (tmp_83_reg_2465 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_reg_pp0_iter2_exitcond388_i_reg_2631 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_ce0 = 1'b1;
    end else begin
        k_buf_0_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (tmp_662_1_reg_2469 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_6_ce1 = 1'b1;
    end else begin
        k_buf_0_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1899)) begin
        if (((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1))) begin
            k_buf_0_val_6_d1 = k_buf_0_val_5_load_reg_2724;
        end else if (((tmp_662_1_reg_2469 == 1'd1) & (tmp_82_reg_2460 == 1'd0))) begin
            k_buf_0_val_6_d1 = ap_reg_pp0_iter3_reg_449;
        end else begin
            k_buf_0_val_6_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (tmp_662_1_reg_2469 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_6_we1 = 1'b1;
    end else begin
        k_buf_0_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_ce0 = 1'b1;
    end else begin
        k_buf_0_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (tmp_662_2_reg_2473 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_7_ce1 = 1'b1;
    end else begin
        k_buf_0_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1899)) begin
        if (((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1))) begin
            k_buf_0_val_7_d1 = k_buf_0_val_6_load_reg_2739;
        end else if (((tmp_662_2_reg_2473 == 1'd1) & (tmp_82_reg_2460 == 1'd0))) begin
            k_buf_0_val_7_d1 = ap_reg_pp0_iter3_reg_449;
        end else begin
            k_buf_0_val_7_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (tmp_662_2_reg_2473 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_7_we1 = 1'b1;
    end else begin
        k_buf_0_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_8_ce0 = 1'b1;
    end else begin
        k_buf_0_val_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (tmp_662_1_reg_2469 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_8_ce1 = 1'b1;
    end else begin
        k_buf_0_val_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1899)) begin
        if (((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1))) begin
            k_buf_0_val_8_d1 = k_buf_0_val_7_load_reg_2754;
        end else if (((tmp_662_1_reg_2469 == 1'd1) & (tmp_82_reg_2460 == 1'd0))) begin
            k_buf_0_val_8_d1 = ap_reg_pp0_iter3_reg_449;
        end else begin
            k_buf_0_val_8_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (tmp_662_1_reg_2469 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_8_we1 = 1'b1;
    end else begin
        k_buf_0_val_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_9_ce0 = 1'b1;
    end else begin
        k_buf_0_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (tmp_83_reg_2465 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_ce1 = 1'b1;
    end else begin
        k_buf_0_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1899)) begin
        if (((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1))) begin
            k_buf_0_val_9_d1 = k_buf_0_val_8_load_reg_2769;
        end else if (((tmp_83_reg_2465 == 1'd1) & (tmp_82_reg_2460 == 1'd0))) begin
            k_buf_0_val_9_d1 = ap_reg_pp0_iter3_reg_449;
        end else begin
            k_buf_0_val_9_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (tmp_83_reg_2465 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_we1 = 1'b1;
    end else begin
        k_buf_0_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter12_or_cond_i_reg_2658 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter12_or_cond_i_reg_2658 == 1'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (or_cond_i_i_reg_2662 == 1'd1) & (ap_reg_pp0_iter1_exitcond388_i_reg_2631 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_cond_i_i_reg_2662 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_reg_pp0_iter1_exitcond388_i_reg_2631 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op234_read_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op233_read_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond389_i_fu_568_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) & ~((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast_cast_fu_1134_p1 = $signed(ImagLoc_x_reg_2640);

assign ImagLoc_x_fu_1093_p2 = ($signed(12'd4094) + $signed(t_V_4_cast_fu_1062_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_reg_pp0_iter12_or_cond_i_reg_2658 == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op234_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op233_read_state7 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_reg_pp0_iter12_or_cond_i_reg_2658 == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op234_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op233_read_state7 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_reg_pp0_iter12_or_cond_i_reg_2658 == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op234_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op233_read_state7 == 1'b1)))));
end

assign ap_block_state10_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp0_stage0_iter13 = ((ap_reg_pp0_iter12_or_cond_i_reg_2658 == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter2 = (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op234_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op233_read_state7 == 1'b1)));
end

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1899 = ((ap_reg_pp0_iter3_or_cond_i_i_reg_2662 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op233_read_state7 = ((or_cond_i_i_reg_2662 == 1'd1) & (tmp_82_reg_2460 == 1'd0) & (ap_reg_pp0_iter1_exitcond388_i_reg_2631 == 1'd0));
end

always @ (*) begin
    ap_predicate_op234_read_state7 = ((tmp_79_reg_2451 == 1'd1) & (tmp_82_reg_2460 == 1'd1) & (or_cond_i_i_reg_2662 == 1'd1) & (ap_reg_pp0_iter1_exitcond388_i_reg_2631 == 1'd0));
end

assign brmerge_fu_1201_p2 = (tmp_89_fu_1142_p2 | rev_reg_2601);

assign col_assign_6_t_fu_1218_p2 = (tmp_78_fu_558_p2 - tmp_153_reg_2671);

assign col_assign_cast_fu_1206_p1 = $signed(x_reg_2666);

assign col_buf_0_val_0_0_fu_1282_p3 = ((ap_reg_pp0_iter2_brmerge_reg_2676[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_117_fu_1267_p7);

assign col_buf_0_val_1_0_fu_1304_p3 = ((ap_reg_pp0_iter2_brmerge_reg_2676[0:0] === 1'b1) ? k_buf_0_val_6_q0 : tmp_118_fu_1289_p7);

assign col_buf_0_val_2_0_fu_1326_p3 = ((ap_reg_pp0_iter2_brmerge_reg_2676[0:0] === 1'b1) ? k_buf_0_val_7_q0 : tmp_119_fu_1311_p7);

assign col_buf_0_val_3_0_fu_1348_p3 = ((ap_reg_pp0_iter2_brmerge_reg_2676[0:0] === 1'b1) ? k_buf_0_val_8_q0 : tmp_120_fu_1333_p7);

assign col_buf_0_val_4_0_fu_1370_p3 = ((ap_reg_pp0_iter2_brmerge_reg_2676[0:0] === 1'b1) ? k_buf_0_val_9_q0 : tmp_121_fu_1355_p7);

assign exitcond388_i_fu_1066_p2 = ((t_V_4_reg_438 == tmp_s_fu_462_p2) ? 1'b1 : 1'b0);

assign exitcond389_i_fu_568_p2 = ((t_V_reg_427 == tmp_70_fu_472_p2) ? 1'b1 : 1'b0);

assign grp_fu_2006_p0 = grp_fu_2006_p00;

assign grp_fu_2006_p00 = src_kernel_win_0_va_19_fu_248;

assign grp_fu_2006_p1 = 17'd199;

assign grp_fu_2013_p0 = grp_fu_2013_p00;

assign grp_fu_2013_p00 = src_kernel_win_0_va_42_reg_2828;

assign grp_fu_2013_p1 = 19'd552;

assign grp_fu_2013_p2 = grp_fu_2013_p20;

assign grp_fu_2013_p20 = p_Val2_96_0_1_reg_2893;

assign grp_fu_2021_p0 = grp_fu_2021_p00;

assign grp_fu_2021_p00 = src_kernel_win_0_va_24_reg_2818;

assign grp_fu_2021_p1 = 17'd199;

assign grp_fu_2028_p0 = grp_fu_2028_p00;

assign grp_fu_2028_p00 = src_kernel_win_0_va_14_fu_228;

assign grp_fu_2028_p1 = 19'd920;

assign grp_fu_2034_p0 = grp_fu_2034_p00;

assign grp_fu_2034_p00 = src_kernel_win_0_va_15_fu_232;

assign grp_fu_2034_p1 = 18'd428;

assign grp_fu_2041_p0 = grp_fu_2041_p00;

assign grp_fu_2041_p00 = src_kernel_win_0_va_11_fu_216;

assign grp_fu_2041_p1 = 18'd552;

assign grp_fu_2048_p0 = grp_fu_2048_p00;

assign grp_fu_2048_p00 = src_kernel_win_0_va_9_fu_208;

assign grp_fu_2048_p1 = 20'd1532;

assign grp_fu_2054_p0 = grp_fu_2054_p00;

assign grp_fu_2054_p00 = ap_reg_pp0_iter5_src_kernel_win_0_va_22_reg_2806;

assign grp_fu_2054_p1 = 19'd552;

assign grp_fu_2060_p0 = grp_fu_2060_p00;

assign grp_fu_2060_p00 = src_kernel_win_0_va_6_fu_196;

assign grp_fu_2060_p1 = 19'd920;

assign grp_fu_2066_p0 = grp_fu_2066_p00;

assign grp_fu_2066_p00 = src_kernel_win_0_va_5_fu_192;

assign grp_fu_2066_p1 = 20'd1187;

assign grp_fu_2072_p0 = grp_fu_2072_p00;

assign grp_fu_2072_p00 = ap_reg_pp0_iter6_src_kernel_win_0_va_37_reg_2843;

assign grp_fu_2072_p1 = 19'd920;

assign grp_fu_2072_p2 = grp_fu_2072_p20;

assign grp_fu_2072_p20 = tmp47_reg_2988;

assign grp_fu_2080_p0 = grp_fu_2080_p00;

assign grp_fu_2080_p00 = src_kernel_win_0_va_35_reg_2888;

assign grp_fu_2080_p1 = grp_fu_2080_p10;

assign grp_fu_2080_p10 = ap_reg_pp0_iter6_src_kernel_win_0_va_38_reg_2848;

assign grp_fu_2080_p2 = 20'd1187;

assign grp_fu_2080_p3 = grp_fu_2080_p30;

assign grp_fu_2080_p30 = p_Val2_96_1_1_fu_1871_p2;

assign grp_fu_2090_p0 = grp_fu_2090_p00;

assign grp_fu_2090_p00 = src_kernel_win_0_va_33_reg_2883;

assign grp_fu_2090_p1 = 20'd1187;

assign grp_fu_2097_p0 = grp_fu_2097_p00;

assign grp_fu_2097_p00 = src_kernel_win_0_va_29_reg_2878;

assign grp_fu_2097_p1 = 19'd920;

assign grp_fu_2104_p0 = grp_fu_2104_p00;

assign grp_fu_2104_p00 = src_kernel_win_0_va_1_fu_176;

assign grp_fu_2104_p1 = 19'd552;

assign grp_fu_2111_p0 = grp_fu_2111_p00;

assign grp_fu_2111_p00 = src_kernel_win_0_va_2_fu_180;

assign grp_fu_2111_p1 = grp_fu_2111_p10;

assign grp_fu_2111_p10 = src_kernel_win_0_va_fu_172;

assign grp_fu_2111_p2 = 18'd428;

assign grp_fu_2120_p0 = grp_fu_2120_p00;

assign grp_fu_2120_p00 = src_kernel_win_0_va_7_fu_200;

assign grp_fu_2120_p1 = grp_fu_2120_p10;

assign grp_fu_2120_p10 = ap_reg_pp0_iter6_src_kernel_win_0_va_21_reg_2800;

assign grp_fu_2120_p2 = 18'd428;

assign grp_fu_2129_p0 = grp_fu_2129_p00;

assign grp_fu_2129_p00 = ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_2794;

assign grp_fu_2129_p1 = grp_fu_2129_p10;

assign grp_fu_2129_p10 = src_kernel_win_0_va_3_fu_184;

assign grp_fu_2129_p2 = 17'd199;

assign grp_fu_2129_p3 = grp_fu_2129_p30;

assign grp_fu_2129_p30 = grp_fu_2120_p3;

assign i_V_fu_573_p2 = (t_V_reg_427 + 11'd1);

assign icmp_fu_1087_p2 = ((tmp_150_fu_1077_p4 != 9'd0) ? 1'b1 : 1'b0);

assign j_V_fu_1071_p2 = (t_V_4_reg_438 + 11'd1);

assign k_buf_0_val_5_address0 = tmp_116_fu_1209_p1;

assign k_buf_0_val_6_address0 = tmp_116_fu_1209_p1;

assign k_buf_0_val_7_address0 = tmp_116_fu_1209_p1;

assign k_buf_0_val_8_address0 = tmp_116_fu_1209_p1;

assign k_buf_0_val_9_address0 = tmp_116_fu_1209_p1;

assign not_carry_fu_1992_p2 = (tmp_158_fu_1978_p3 | p_Result_2_i_i_not_fu_1986_p2);

assign or_cond_i424_i_1_fu_777_p2 = (tmp_688_1_fu_773_p2 & rev12_fu_767_p2);

assign or_cond_i424_i_2_fu_814_p2 = (tmp_688_2_fu_810_p2 & rev13_fu_804_p2);

assign or_cond_i424_i_3_fu_851_p2 = (tmp_688_3_fu_847_p2 & rev14_fu_841_p2);

assign or_cond_i424_i_4_fu_888_p2 = (tmp_688_4_fu_884_p2 & rev15_fu_878_p2);

assign or_cond_i424_i_fu_735_p2 = (tmp_92_fu_731_p2 & rev11_fu_725_p2);

assign or_cond_i_fu_1129_p2 = (tmp_82_reg_2460 & icmp_fu_1087_p2);

assign or_cond_i_i_fu_1146_p2 = (tmp_89_fu_1142_p2 & rev16_fu_1137_p2);

assign p_Result_2_i_i_not_fu_1986_p2 = (tmp_157_fu_1966_p3 ^ 1'd1);

assign p_Val2_1_fu_1939_p2 = (tmp59_fu_1931_p2 + tmp65_cast_fu_1936_p1);

assign p_Val2_3_fu_1973_p2 = (tmp_60_i_i_fu_1963_p1 + p_Val2_2_reg_3068);

assign p_Val2_96_0_4_cast_fu_1865_p1 = p_Val2_96_0_4_reg_2978;

assign p_Val2_96_0_4_fu_1860_p2 = (tmp41_reg_2938 + tmp42_cast_fu_1857_p1);

assign p_Val2_96_1_1_fu_1871_p2 = (p_Val2_96_0_4_cast_fu_1865_p1 + tmp43_cast_fu_1868_p1);

assign p_Val2_96_2_1_cast_fu_1895_p1 = p_Val2_96_2_1_fu_1890_p2;

assign p_Val2_96_2_1_fu_1890_p2 = (tmp44_reg_3013 + tmp46_cast_fu_1887_p1);

assign p_Val2_s_fu_1998_p3 = ((not_carry_fu_1992_p2[0:0] === 1'b1) ? p_Val2_3_fu_1973_p2 : 8'd255);

assign p_assign_14_1_fu_638_p2 = ($signed(t_V_cast_fu_564_p1) + $signed(12'd4094));

assign p_assign_14_2_fu_658_p2 = ($signed(t_V_cast_fu_564_p1) + $signed(12'd4093));

assign p_assign_14_3_fu_678_p2 = ($signed(t_V_cast_fu_564_p1) + $signed(12'd4092));

assign p_assign_14_4_fu_698_p2 = ($signed(t_V_cast_fu_564_p1) + $signed(12'd4091));

assign p_assign_15_1_fu_652_p2 = (12'd2 - t_V_cast_fu_564_p1);

assign p_assign_15_2_fu_672_p2 = (12'd3 - t_V_cast_fu_564_p1);

assign p_assign_15_3_fu_692_p2 = (12'd4 - t_V_cast_fu_564_p1);

assign p_assign_15_4_fu_712_p2 = (12'd5 - t_V_cast_fu_564_p1);

assign p_assign_1_fu_755_p2 = ($signed(tmp_701_cast_cast_fu_512_p1) - $signed(p_p2_i425_i_cast_cast_fu_746_p1));

assign p_assign_3_fu_1115_p2 = (12'd2 - t_V_4_cast_fu_1062_p1);

assign p_assign_4_fu_1159_p2 = ($signed(tmp_93_cast_cast_fu_548_p1) - $signed(p_p2_i_i_cast_cast_fu_1152_p1));

assign p_assign_s_fu_632_p2 = (12'd1 - t_V_cast_fu_564_p1);

assign p_dst_data_stream_V_din = p_Val2_s_reg_3078;

assign p_p2_i425_i_1_fu_783_p3 = ((tmp_105_reg_2512[0:0] === 1'b1) ? p_assign_15_1_reg_2517 : p_assign_14_1_reg_2504);

assign p_p2_i425_i_2_fu_820_p3 = ((tmp_110_reg_2530[0:0] === 1'b1) ? p_assign_15_2_reg_2535 : p_assign_14_2_reg_2522);

assign p_p2_i425_i_3_fu_857_p3 = ((tmp_123_reg_2548[0:0] === 1'b1) ? p_assign_15_3_reg_2553 : p_assign_14_3_reg_2540);

assign p_p2_i425_i_4_fu_894_p3 = ((tmp_137_reg_2566[0:0] === 1'b1) ? p_assign_15_4_reg_2571 : p_assign_14_4_reg_2558);

assign p_p2_i425_i_cast_cast_fu_746_p1 = $signed(p_p2_i425_i_fu_741_p3);

assign p_p2_i425_i_fu_741_p3 = ((tmp_103_reg_2494[0:0] === 1'b1) ? p_assign_s_reg_2499 : tmp_85_reg_2486);

assign p_p2_i_i_cast_cast_fu_1152_p1 = $signed(p_p2_i_i_reg_2652);

assign p_p2_i_i_fu_1121_p3 = ((tmp_152_fu_1107_p3[0:0] === 1'b1) ? p_assign_3_fu_1115_p2 : ImagLoc_x_fu_1093_p2);

assign r_V_11_0_1_fu_1607_p0 = r_V_11_0_1_fu_1607_p00;

assign r_V_11_0_1_fu_1607_p00 = src_kernel_win_0_va_43_reg_2833;

assign r_V_11_0_1_fu_1607_p2 = (r_V_11_0_1_fu_1607_p0 * $signed('h1AC));

assign r_V_11_0_3_fu_1673_p0 = r_V_11_0_3_fu_1673_p00;

assign r_V_11_0_3_fu_1673_p00 = ap_reg_pp0_iter5_src_kernel_win_0_va_41_reg_2823;

assign r_V_11_0_3_fu_1673_p2 = (r_V_11_0_3_fu_1673_p0 * $signed('h1AC));

assign r_V_11_1_4_fu_1784_p0 = r_V_11_1_4_fu_1784_p00;

assign r_V_11_1_4_fu_1784_p00 = ap_reg_pp0_iter6_src_kernel_win_0_va_23_reg_2812;

assign r_V_11_1_4_fu_1784_p2 = (r_V_11_1_4_fu_1784_p0 * $signed('h1AC));

assign rev11_fu_725_p2 = (tmp_102_fu_718_p3 ^ 1'd1);

assign rev12_fu_767_p2 = (tmp_104_fu_760_p3 ^ 1'd1);

assign rev13_fu_804_p2 = (tmp_108_fu_797_p3 ^ 1'd1);

assign rev14_fu_841_p2 = (tmp_115_fu_834_p3 ^ 1'd1);

assign rev15_fu_878_p2 = (tmp_132_fu_871_p3 ^ 1'd1);

assign rev16_fu_1137_p2 = (tmp_151_reg_2646 ^ 1'd1);

assign rev_fu_1031_p2 = (ult_reg_2455 ^ 1'd1);

assign row_assign_13_1_t_fu_1046_p2 = (tmp_73_fu_516_p2 - tmp_96_reg_2581);

assign row_assign_13_2_t_fu_1050_p2 = (tmp_73_fu_516_p2 - tmp_107_reg_2586);

assign row_assign_13_3_t_fu_1054_p2 = (tmp_73_fu_516_p2 - tmp_113_reg_2591);

assign row_assign_13_4_t_fu_1058_p2 = (tmp_73_fu_516_p2 - tmp_125_reg_2596);

assign sel_tmp5_fu_1178_p2 = (tmp_89_not_fu_1172_p2 | tmp_151_reg_2646);

assign sel_tmp6_fu_1183_p2 = (tmp_91_fu_1155_p2 & sel_tmp5_fu_1178_p2);

assign sel_tmp_fu_1164_p3 = ((or_cond_i_i_fu_1146_p2[0:0] === 1'b1) ? ImagLoc_x_cast_cast_fu_1134_p1 : p_assign_4_fu_1159_p2);

assign src_kernel_win_0_va_20_fu_1480_p3 = ((tmp_84_reg_2477[0:0] === 1'b1) ? tmp_122_fu_1470_p7 : col_buf_0_val_0_0_reg_2729);

assign src_kernel_win_0_va_21_fu_1496_p3 = ((tmp_84_reg_2477[0:0] === 1'b1) ? tmp_126_fu_1486_p7 : col_buf_0_val_1_0_reg_2744);

assign src_kernel_win_0_va_22_fu_1512_p3 = ((tmp_84_reg_2477[0:0] === 1'b1) ? tmp_128_fu_1502_p7 : col_buf_0_val_2_0_reg_2759);

assign src_kernel_win_0_va_23_fu_1528_p3 = ((tmp_84_reg_2477[0:0] === 1'b1) ? tmp_129_fu_1518_p7 : col_buf_0_val_3_0_reg_2774);

assign src_kernel_win_0_va_24_fu_1544_p3 = ((tmp_84_reg_2477[0:0] === 1'b1) ? tmp_130_fu_1534_p7 : col_buf_0_val_4_0_reg_2784);

assign t_V_4_cast_fu_1062_p1 = t_V_4_reg_438;

assign t_V_cast_fu_564_p1 = t_V_reg_427;

assign tmp42_cast_fu_1857_p1 = tmp42_reg_2943;

assign tmp43_cast_fu_1868_p1 = tmp43_reg_2983;

assign tmp46_cast_fu_1887_p1 = tmp46_reg_3018;

assign tmp59_fu_1931_p2 = (tmp60_reg_3048 + tmp62_cast_fu_1928_p1);

assign tmp60_fu_1902_p2 = (p_Val2_96_2_1_cast_fu_1895_p1 + tmp61_cast_fu_1899_p1);

assign tmp61_cast_fu_1899_p1 = tmp61_reg_3023;

assign tmp62_cast_fu_1928_p1 = tmp62_reg_3053;

assign tmp62_fu_1911_p2 = (tmp63_reg_3028 + tmp64_cast_fu_1908_p1);

assign tmp64_cast_fu_1908_p1 = tmp64_reg_3033;

assign tmp65_cast_fu_1936_p1 = tmp65_reg_3058;

assign tmp65_fu_1922_p2 = (tmp66_cast_fu_1916_p1 + tmp68_cast_fu_1919_p1);

assign tmp66_cast_fu_1916_p1 = tmp66_reg_3038;

assign tmp68_cast_fu_1919_p1 = tmp68_reg_3043;

assign tmp_100_fu_964_p3 = ((tmp_698_2_fu_825_p2[0:0] === 1'b1) ? tmp_111_fu_830_p1 : tmp_98_fu_959_p2);

assign tmp_101_fu_522_p1 = p_src_rows_V_read[1:0];

assign tmp_102_fu_718_p3 = tmp_85_reg_2486[32'd11];

assign tmp_104_fu_760_p3 = p_assign_14_1_reg_2504[32'd11];

assign tmp_106_fu_793_p1 = p_p2_i425_i_1_fu_783_p3[2:0];

assign tmp_107_fu_975_p3 = ((or_cond_i424_i_2_fu_814_p2[0:0] === 1'b1) ? tmp_147_fu_972_p1 : tmp_100_fu_964_p3);

assign tmp_108_fu_797_p3 = p_assign_14_2_reg_2522[32'd11];

assign tmp_109_fu_983_p2 = (tmp_77_fu_552_p2 - tmp_127_fu_867_p1);

assign tmp_111_fu_830_p1 = p_p2_i425_i_2_fu_820_p3[2:0];

assign tmp_112_fu_988_p3 = ((tmp_698_3_fu_862_p2[0:0] === 1'b1) ? tmp_127_fu_867_p1 : tmp_109_fu_983_p2);

assign tmp_113_fu_999_p3 = ((or_cond_i424_i_3_fu_851_p2[0:0] === 1'b1) ? tmp_148_fu_996_p1 : tmp_112_fu_988_p3);

assign tmp_114_fu_1007_p2 = (tmp_77_fu_552_p2 - tmp_138_fu_904_p1);

assign tmp_115_fu_834_p3 = p_assign_14_3_reg_2540[32'd11];

assign tmp_116_fu_1209_p1 = $unsigned(col_assign_cast_fu_1206_p1);

assign tmp_124_fu_1012_p3 = ((tmp_698_4_fu_899_p2[0:0] === 1'b1) ? tmp_138_fu_904_p1 : tmp_114_fu_1007_p2);

assign tmp_125_fu_1023_p3 = ((or_cond_i424_i_4_fu_888_p2[0:0] === 1'b1) ? tmp_149_fu_1020_p1 : tmp_124_fu_1012_p3);

assign tmp_127_fu_867_p1 = p_p2_i425_i_3_fu_857_p3[2:0];

assign tmp_132_fu_871_p3 = p_assign_14_4_reg_2558[32'd11];

assign tmp_138_fu_904_p1 = p_p2_i425_i_4_fu_894_p3[2:0];

assign tmp_139_fu_1036_p2 = ($signed(tmp_88_fu_482_p1) + $signed(3'd7));

assign tmp_140_fu_908_p1 = tmp_85_reg_2486[2:0];

assign tmp_141_fu_911_p1 = p_p2_i425_i_fu_741_p3[2:0];

assign tmp_142_fu_915_p1 = p_assign_1_fu_755_p2[2:0];

assign tmp_143_fu_919_p3 = ((tmp_93_fu_750_p2[0:0] === 1'b1) ? tmp_141_fu_911_p1 : tmp_142_fu_915_p1);

assign tmp_144_fu_927_p3 = ((or_cond_i424_i_fu_735_p2[0:0] === 1'b1) ? tmp_140_fu_908_p1 : tmp_143_fu_919_p3);

assign tmp_145_fu_1041_p2 = (tmp_139_fu_1036_p2 - tmp_144_reg_2576);

assign tmp_146_fu_948_p1 = p_assign_14_1_reg_2504[2:0];

assign tmp_147_fu_972_p1 = p_assign_14_2_reg_2522[2:0];

assign tmp_148_fu_996_p1 = p_assign_14_3_reg_2540[2:0];

assign tmp_149_fu_1020_p1 = p_assign_14_4_reg_2558[2:0];

assign tmp_150_fu_1077_p4 = {{t_V_4_reg_438[10:2]}};

assign tmp_152_fu_1107_p3 = ImagLoc_x_fu_1093_p2[32'd11];

assign tmp_153_fu_1197_p1 = x_fu_1189_p3[2:0];

assign tmp_157_fu_1966_p3 = p_Val2_1_reg_3063[32'd21];

assign tmp_158_fu_1978_p3 = p_Val2_3_fu_1973_p2[32'd7];

assign tmp_60_i_i_fu_1963_p1 = tmp_156_reg_3073;

assign tmp_662_1_fu_601_p2 = ((t_V_reg_427 == 11'd1) ? 1'b1 : 1'b0);

assign tmp_662_2_fu_607_p2 = ((t_V_reg_427 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_688_1_fu_773_p2 = (($signed(p_assign_14_1_reg_2504) < $signed(tmp_99_fu_494_p1)) ? 1'b1 : 1'b0);

assign tmp_688_2_fu_810_p2 = (($signed(p_assign_14_2_reg_2522) < $signed(tmp_99_fu_494_p1)) ? 1'b1 : 1'b0);

assign tmp_688_3_fu_847_p2 = (($signed(p_assign_14_3_reg_2540) < $signed(tmp_99_fu_494_p1)) ? 1'b1 : 1'b0);

assign tmp_688_4_fu_884_p2 = (($signed(p_assign_14_4_reg_2558) < $signed(tmp_99_fu_494_p1)) ? 1'b1 : 1'b0);

assign tmp_698_1_fu_788_p2 = (($signed(p_p2_i425_i_1_fu_783_p3) < $signed(tmp_99_fu_494_p1)) ? 1'b1 : 1'b0);

assign tmp_698_2_fu_825_p2 = (($signed(p_p2_i425_i_2_fu_820_p3) < $signed(tmp_99_fu_494_p1)) ? 1'b1 : 1'b0);

assign tmp_698_3_fu_862_p2 = (($signed(p_p2_i425_i_3_fu_857_p3) < $signed(tmp_99_fu_494_p1)) ? 1'b1 : 1'b0);

assign tmp_698_4_fu_899_p2 = (($signed(p_p2_i425_i_4_fu_894_p3) < $signed(tmp_99_fu_494_p1)) ? 1'b1 : 1'b0);

assign tmp_701_cast_cast_fu_512_p1 = tmp_72_fu_506_p2;

assign tmp_70_fu_472_p2 = (11'd3 + tmp_81_fu_468_p1);

assign tmp_71_fu_498_p3 = {{tmp_81_fu_468_p1}, {1'd0}};

assign tmp_72_fu_506_p2 = (12'd6 + tmp_71_fu_498_p3);

assign tmp_73_fu_516_p2 = ($signed(3'd7) + $signed(tmp_87_fu_478_p1));

assign tmp_74_fu_526_p3 = {{tmp_101_fu_522_p1}, {1'd0}};

assign tmp_75_fu_534_p3 = {{tmp_80_fu_458_p1}, {1'd0}};

assign tmp_76_fu_542_p2 = ($signed(12'd4094) + $signed(tmp_75_fu_534_p3));

assign tmp_77_fu_552_p2 = ($signed(3'd6) + $signed(tmp_74_fu_526_p3));

assign tmp_78_fu_558_p2 = ($signed(3'd7) + $signed(tmp_97_fu_490_p1));

assign tmp_79_fu_579_p2 = ((t_V_reg_427 < tmp_81_fu_468_p1) ? 1'b1 : 1'b0);

assign tmp_80_fu_458_p1 = p_src_cols_V_read[10:0];

assign tmp_81_fu_468_p1 = p_src_rows_V_read[10:0];

assign tmp_82_fu_589_p2 = ((t_V_reg_427 > 11'd2) ? 1'b1 : 1'b0);

assign tmp_83_fu_595_p2 = ((t_V_reg_427 == 11'd2) ? 1'b1 : 1'b0);

assign tmp_84_fu_613_p2 = ((t_V_reg_427 > tmp_81_fu_468_p1) ? 1'b1 : 1'b0);

assign tmp_85_fu_618_p2 = ($signed(t_V_cast_fu_564_p1) + $signed(12'd4095));

assign tmp_87_fu_478_p1 = p_src_rows_V_read[2:0];

assign tmp_88_fu_482_p1 = p_src_rows_V_read[2:0];

assign tmp_89_fu_1142_p2 = (($signed(ImagLoc_x_reg_2640) < $signed(tmp_90_fu_486_p1)) ? 1'b1 : 1'b0);

assign tmp_89_not_fu_1172_p2 = (tmp_89_fu_1142_p2 ^ 1'd1);

assign tmp_90_fu_486_p1 = p_src_cols_V_read[11:0];

assign tmp_91_fu_1155_p2 = (($signed(p_p2_i_i_reg_2652) < $signed(tmp_90_fu_486_p1)) ? 1'b1 : 1'b0);

assign tmp_92_fu_731_p2 = (($signed(tmp_85_reg_2486) < $signed(tmp_99_fu_494_p1)) ? 1'b1 : 1'b0);

assign tmp_93_cast_cast_fu_548_p1 = tmp_76_fu_542_p2;

assign tmp_93_fu_750_p2 = (($signed(p_p2_i425_i_fu_741_p3) < $signed(tmp_99_fu_494_p1)) ? 1'b1 : 1'b0);

assign tmp_94_fu_935_p2 = (tmp_77_fu_552_p2 - tmp_106_fu_793_p1);

assign tmp_95_fu_940_p3 = ((tmp_698_1_fu_788_p2[0:0] === 1'b1) ? tmp_106_fu_793_p1 : tmp_94_fu_935_p2);

assign tmp_96_fu_951_p3 = ((or_cond_i424_i_1_fu_777_p2[0:0] === 1'b1) ? tmp_146_fu_948_p1 : tmp_95_fu_940_p3);

assign tmp_97_fu_490_p1 = p_src_cols_V_read[2:0];

assign tmp_98_fu_959_p2 = (tmp_77_fu_552_p2 - tmp_111_fu_830_p1);

assign tmp_99_fu_494_p1 = p_src_rows_V_read[11:0];

assign tmp_s_fu_462_p2 = (11'd4 + tmp_80_fu_458_p1);

assign ult_fu_584_p2 = ((t_V_reg_427 < tmp_81_fu_468_p1) ? 1'b1 : 1'b0);

assign x_fu_1189_p3 = ((sel_tmp6_fu_1183_p2[0:0] === 1'b1) ? p_p2_i_i_cast_cast_fu_1152_p1 : sel_tmp_fu_1164_p3);

always @ (posedge ap_clk) begin
    r_V_11_0_1_reg_2853[1:0] <= 2'b00;
    r_V_11_0_3_reg_2898[1:0] <= 2'b00;
    r_V_11_1_4_reg_2958[1:0] <= 2'b00;
end

endmodule //Filter2D_1
