(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "/home/user/openCologne/1.Blinky--ILA-Test/p_r_out/ila_top_24-07-21_11-13-59_00")
  (DATE "2024-07-21 11:14:23")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_MX4a/D///    Pos: x17y36
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:650:742)(555:632:712))
          (PORT IN2 (368:424:480)(348:395:442))
          (PORT IN6 (1425:1586:1751)(1423:1569:1722))
          (PORT IN8 (2209:2433:2661)(2275:2472:2675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2313:2534:2760)(2399:2601:2806))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x19y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (561:638:718)(560:629:700))
          (PORT IN2 (1649:1857:2071)(1720:1916:2117))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND/D//ORAND/D    Pos: x21y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1463:1636:1814)(1492:1651:1815))
          (PORT IN7 (1580:1771:1965)(1604:1773:1946))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2010:2205:2404)(2077:2262:2449))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1279:1428:1581)(1287:1418:1554))
          (PORT IN2 (400:459:518)(391:442:493))
          (PORT IN4 (1566:1745:1928)(1615:1782:1954))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2010:2205:2404)(2077:2262:2449))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x11y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (576:658:741)(574:648:722))
          (PORT IN7 (386:442:498)(356:402:449))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a5_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:1003:1081)(940:1006:1073))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (385:443:502)(362:408:454))
          (PORT IN3 (1129:1268:1413)(1150:1282:1415))
          (PORT IN4 (926:1048:1172)(976:1098:1224))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a5_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:1003:1081)(940:1006:1073))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x17y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1224:1380:1540)(1231:1370:1513))
          (PORT IN8 (2209:2454:2701)(2326:2558:2796))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2032:2249:2469)(2098:2294:2491))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1840:2012:2185)(1872:2013:2160))
          (PORT IN4 (1276:1441:1609)(1263:1406:1554))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2032:2249:2469)(2098:2294:2491))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x12y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (916:1057:1201)(940:1067:1196))
          (PORT IN7 (391:448:507)(384:433:483))
          (PORT IN8 (869:990:1114)(869:980:1094))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a7_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1472:1598:1726)(1487:1596:1708))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (898:1009:1125)(906:1009:1116))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a7_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1472:1598:1726)(1487:1596:1708))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x8y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (409:474:540)(377:426:477))
          (PORT IN6 (1869:2078:2290)(1960:2157:2358))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a8_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2136:2373:2615)(2213:2437:2665))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (386:442:500)(355:398:442))
          (PORT IN2 (1678:1863:2051)(1744:1913:2085))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a8_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2136:2373:2615)(2213:2437:2665))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x9y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1387:1567:1752)(1453:1627:1807))
          (PORT IN7 (542:629:717)(549:620:694))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1847:2071:2298)(1956:2180:2406))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1596:1811:2030)(1682:1896:2115))
          (PORT IN3 (734:845:958)(761:861:964))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1847:2071:2298)(1956:2180:2406))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x20y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1044:1187:1334)(1074:1212:1354))
          (PORT IN3 (1651:1843:2038)(1702:1896:2091))
          (PORT IN4 (1066:1206:1349)(1106:1243:1383))
          (PORT IN5 (1280:1438:1601)(1295:1438:1586))
          (PORT IN6 (1426:1617:1812)(1497:1688:1881))
          (PORT IN7 (734:827:922)(736:823:911))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a12_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2130:2351:2576)(2194:2392:2594))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x20y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a14_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1890:2060:2232)(1935:2083:2235))
          (PORT IN8 (1363:1527:1694)(1391:1550:1710))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a14_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2195:2408:2627)(2270:2469:2670))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a14_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1742:1901:2064)(1825:1965:2110))
          (PORT IN4 (1863:2036:2213)(1907:2059:2214))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a14_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2195:2408:2627)(2270:2469:2670))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x23y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1125:1254:1384)(1144:1274:1406))
          (PORT IN3 (1174:1315:1456)(1195:1334:1476))
          (PORT IN4 (1720:1884:2053)(1805:1957:2111))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a15_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1974:2170:2371)(2047:2228:2412))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x17y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a16_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1564:1747:1936)(1578:1756:1941))
          (PORT IN4 (1900:2086:2276)(1999:2172:2350))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a16_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2329:2581:2840)(2394:2621:2852))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x20y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a17_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1507:1670:1837)(1544:1696:1853))
          (PORT IN6 (1262:1399:1539)(1339:1466:1596))
          (PORT IN8 (387:441:496)(376:422:470))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ICOMP/D//AND/D    Pos: x13y31
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a21_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1455:1657:1864)(1538:1738:1940))
          (PORT IN6 (402:462:522)(395:448:502))
          (PORT IN8 (1984:2163:2347)(2101:2271:2443))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a21_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2355:2607:2862)(2495:2735:2979))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a21_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1177:1332:1491)(1174:1308:1445))
          (PORT IN4 (1807:1963:2123)(1902:2045:2189))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a21_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2355:2607:2862)(2495:2735:2979))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x16y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (553:636:720)(523:588:655))
          (PORT IN7 (405:463:521)(394:444:495))
          (PORT IN8 (1244:1407:1574)(1272:1430:1591))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a22_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1078:1181:1287)(1088:1173:1260))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (935:1059:1183)(956:1070:1186))
          (PORT IN3 (1776:1977:2185)(1825:2020:2219))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a22_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1078:1181:1287)(1088:1173:1260))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x23y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a24_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1185:1350:1516)(1165:1298:1436))
          (PORT IN7 (937:1069:1203)(935:1058:1182))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a24_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1194:1298:1404)(1189:1278:1369))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a24_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1377:1567:1758)(1378:1540:1708))
          (PORT IN2 (895:1022:1151)(908:1029:1153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a24_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1194:1298:1404)(1189:1278:1369))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x15y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (766:878:991)(780:882:987))
          (PORT IN6 (1598:1795:1996)(1628:1815:2007))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a25_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1121:1226:1332)(1123:1212:1303))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a25_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (958:1095:1233)(993:1124:1259))
          (PORT IN4 (532:618:705)(508:572:638))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a25_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1121:1226:1332)(1123:1212:1303))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (950:1083:1220)(977:1100:1226))
          (PORT IN7 (1095:1244:1396)(1141:1279:1420))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a27_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1485:1677:1873)(1502:1674:1850))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a27_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1318:1491:1666)(1352:1521:1693))
          (PORT IN3 (1288:1461:1638)(1353:1519:1688))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a27_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1485:1677:1873)(1502:1674:1850))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x10y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a31_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (751:860:971)(778:886:994))
          (PORT IN6 (2134:2371:2613)(2256:2479:2710))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a31_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1477:1627:1781)(1510:1648:1788))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a31_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (752:855:960)(782:884:986))
          (PORT IN2 (1947:2161:2380)(2048:2244:2447))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a31_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1477:1627:1781)(1510:1648:1788))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x10y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a32_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (731:837:945)(749:848:950))
          (PORT IN6 (2273:2536:2802)(2403:2645:2895))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a32_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1731:1939:2151)(1815:2022:2231))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a32_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (728:830:934)(745:840:936))
          (PORT IN2 (2087:2326:2568)(2195:2410:2632))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a32_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1731:1939:2151)(1815:2022:2231))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x8y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a35_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1354:1517:1686)(1392:1548:1708))
          (PORT IN6 (1717:1899:2084)(1809:1976:2148))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a35_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1582:1786:1996)(1622:1817:2015))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a35_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1328:1490:1654)(1370:1523:1680))
          (PORT IN2 (1528:1686:1846)(1595:1734:1877))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a35_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1582:1786:1996)(1622:1817:2015))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a37_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1099:1225:1354)(1147:1263:1380))
          (PORT IN7 (583:665:749)(574:646:718))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a37_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1473:1647:1825)(1522:1695:1870))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a37_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1260:1434:1611)(1334:1500:1670))
          (PORT IN2 (1499:1662:1827)(1546:1689:1835))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a37_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1473:1647:1825)(1522:1695:1870))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP/D///    Pos: x18y38
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a40_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (762:873:986)(752:843:936))
          (PORT IN6 (767:855:945)(763:846:931))
          (PORT IN8 (406:466:527)(405:457:511))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a40_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2178:2394:2614)(2256:2451:2648))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x23y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a41_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1706:1916:2129)(1770:1977:2186))
          (PORT IN6 (1185:1355:1527)(1218:1378:1542))
          (PORT IN7 (999:1122:1246)(1041:1160:1282))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND/D///    Pos: x16y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a42_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1946:2211:2481)(2015:2268:2528))
          (PORT IN4 (1680:1870:2063)(1719:1901:2090))
          (PORT IN7 (413:472:532)(391:443:496))
          (PORT IN8 (1285:1448:1614)(1364:1520:1681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a42_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2082:2291:2504)(2121:2304:2490))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a43_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1399:1556:1715)(1449:1601:1758))
          (PORT IN7 (767:866:968)(774:864:956))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a43_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1797:1993:2196)(1849:2036:2226))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a43_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1340:1494:1650)(1386:1534:1685))
          (PORT IN3 (961:1084:1211)(989:1107:1228))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a43_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1797:1993:2196)(1849:2036:2226))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a44_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1294:1471:1651)(1336:1497:1662))
          (PORT IN7 (794:897:1003)(792:884:979))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a44_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1796:1995:2201)(1852:2040:2232))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a44_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1233:1383:1536)(1265:1404:1545))
          (PORT IN3 (985:1112:1243)(1004:1125:1249))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a44_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1796:1995:2201)(1852:2040:2232))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x15y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (598:680:762)(579:646:716))
          (PORT IN8 (1716:1930:2149)(1721:1911:2105))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a45_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:1029:1113)(950:1018:1088))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x21y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1215:1354:1497)(1277:1402:1531))
          (PORT IN8 (379:435:493)(352:397:442))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a46_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1058:1140:1223)(1054:1125:1199))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a46_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1394:1557:1724)(1476:1628:1785))
          (PORT IN4 (691:798:906)(671:763:857))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a46_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1058:1140:1223)(1054:1125:1199))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a/D///    Pos: x15y39
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a47_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1078:1230:1383)(1128:1271:1417))
          (PORT IN3 (1189:1338:1490)(1228:1365:1505))
          (PORT IN5 (1091:1238:1386)(1157:1298:1441))
          (PORT IN7 (548:639:731)(542:619:698))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a47_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2432:2676:2923)(2535:2749:2968))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x15y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (569:641:715)(568:630:693))
          (PORT IN4 (400:458:518)(399:450:502))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a49_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1928:2104:2284)(2016:2171:2331))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x16y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1455:1645:1837)(1512:1698:1888))
          (PORT IN6 (571:654:738)(562:636:711))
          (PORT IN7 (605:687:770)(599:676:754))
          (PORT IN8 (784:892:1004)(813:922:1032))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x21y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a51_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (730:848:967)(703:795:890))
          (PORT IN7 (387:442:499)(358:402:447))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a51_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1142:1247:1355)(1156:1245:1335))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a51_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (921:1063:1207)(914:1035:1159))
          (PORT IN3 (575:665:757)(584:667:750))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a51_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1142:1247:1355)(1156:1245:1335))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x16y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a53_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (779:876:975)(778:865:952))
          (PORT IN8 (618:703:789)(607:686:767))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a53_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2535:2772:3013)(2644:2855:3069))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP/D//ORAND/D    Pos: x24y32
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1107:1276:1446)(1095:1236:1378))
          (PORT IN7 (434:499:565)(411:468:526))
          (PORT IN8 (1460:1653:1851)(1567:1761:1957))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a54_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1032:1106:1182)(1037:1099:1164))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a54_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1310:1504:1700)(1317:1487:1659))
          (PORT IN3 (1434:1617:1802)(1517:1699:1883))
          (PORT IN4 (1260:1429:1602)(1346:1511:1678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a54_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1032:1106:1182)(1037:1099:1164))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x21y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a55_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (800:896:994)(812:895:980))
          (PORT IN4 (1421:1619:1820)(1498:1688:1882))
          (PORT IN5 (901:1026:1153)(929:1042:1158))
          (PORT IN6 (1034:1186:1340)(1039:1172:1311))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a55_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1954:2132:2314)(2004:2168:2333))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x11y33
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a56_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1279:1438:1600)(1313:1463:1617))
          (PORT IN6 (437:503:570)(423:480:538))
          (PORT IN8 (1675:1866:2058)(1737:1918:2104))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a56_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2038:2237:2437)(2135:2321:2511))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x12y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a57_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (758:868:979)(757:856:956))
          (PORT IN4 (822:926:1032)(842:941:1042))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a57_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2330:2577:2827)(2436:2659:2886))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x16y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a58_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1259:1424:1590)(1293:1450:1611))
          (PORT IN2 (382:441:501)(353:398:444))
          (PORT IN3 (806:913:1022)(822:928:1035))
          (PORT IN4 (584:668:755)(592:672:753))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x15y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a59_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1312:1481:1652)(1390:1558:1731))
          (PORT IN8 (1688:1877:2067)(1761:1940:2124))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a59_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1928:2104:2284)(2016:2171:2331))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x21y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a60_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1229:1371:1516)(1280:1405:1534))
          (PORT IN6 (752:844:938)(748:837:927))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a60_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1025:1101:1179)(1021:1086:1153))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a60_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1410:1577:1747)(1479:1632:1790))
          (PORT IN4 (1375:1543:1715)(1402:1561:1726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a60_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1025:1101:1179)(1021:1086:1153))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x18y34
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1629:1811:1995)(1655:1826:2002))
          (PORT IN4 (2212:2433:2660)(2286:2494:2707))
          (PORT IN7 (1509:1678:1852)(1542:1705:1872))
          (PORT IN8 (1382:1584:1789)(1403:1583:1770))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a61_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2213:2425:2642)(2293:2490:2689))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x8y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1240:1386:1536)(1286:1414:1544))
          (PORT IN8 (548:631:714)(551:625:701))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a62_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1321:1468:1621)(1350:1490:1632))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x15y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a64_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (944:1076:1210)(973:1100:1232))
          (PORT IN6 (1847:2063:2284)(1910:2126:2348))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a64_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (934:1011:1091)(936:1001:1067))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a64_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1137:1294:1453)(1188:1344:1506))
          (PORT IN2 (589:662:737)(596:660:726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a64_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (934:1011:1091)(936:1001:1067))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x14y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (757:865:974)(767:867:971))
          (PORT IN6 (548:632:719)(541:612:684))
          (PORT IN7 (379:439:499)(370:420:471))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a65_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1220:1325)(1118:1206:1296))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a65_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1250:1394:1543)(1264:1386:1511))
          (PORT IN3 (560:642:725)(553:625:698))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a65_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1220:1325)(1118:1206:1296))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x11y42
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a66_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1951:2169:2390)(2047:2241:2439))
          (PORT IN4 (1434:1607:1786)(1499:1665:1832))
          (PORT IN5 (409:467:527)(390:439:488))
          (PORT IN6 (718:809:901)(710:796:884))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a66_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1428:1558:1689)(1459:1574:1691))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x18y39
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a68_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1050:1213:1378)(1061:1208:1358))
          (PORT IN4 (1756:1915:2077)(1840:1984:2130))
          (PORT IN7 (360:413:468)(334:377:420))
          (PORT IN8 (755:855:957)(774:866:961))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a68_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2485:2714:2949)(2583:2786:2996))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x15y31
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a69_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1828:2036:2248)(1861:2058:2261))
          (PORT IN4 (1808:2006:2207)(1884:2057:2232))
          (PORT IN5 (1690:1917:2151)(1783:2010:2239))
          (PORT IN6 (402:456:511)(375:419:465))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a69_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2061:2279:2502)(2091:2277:2468))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x10y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a72_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (688:764:840)(698:765:835))
          (PORT IN6 (2242:2504:2770)(2369:2609:2858))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a72_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1535:1717:1901)(1602:1780:1960))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a72_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (685:758:832)(698:760:822))
          (PORT IN2 (2066:2306:2549)(2173:2387:2609))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a72_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1535:1717:1901)(1602:1780:1960))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP/D//AND/D    Pos: x14y37
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a73_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1201:1370:1545)(1250:1419:1592))
          (PORT IN7 (756:843:931)(750:826:905))
          (PORT IN8 (548:625:705)(547:617:688))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a73_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1229:1355:1486)(1284:1401:1519))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a73_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1388:1581:1781)(1457:1654:1856))
          (PORT IN2 (1232:1372:1516)(1297:1426:1557))
          (PORT IN3 (742:848:957)(765:871:979))
          (PORT IN4 (1264:1428:1596)(1299:1460:1623))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a73_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1229:1355:1486)(1284:1401:1519))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a74_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1265:1425:1589)(1284:1429:1577))
          (PORT IN7 (562:644:727)(550:620:692))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a74_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1609:1782:1958)(1645:1810:1978))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a74_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1283:1456:1633)(1301:1468:1638))
          (PORT IN3 (756:863:972)(767:866:968))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a74_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1609:1782:1958)(1645:1810:1978))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x14y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1044:1190:1339)(1044:1176:1312))
          (PORT IN7 (403:462:521)(388:440:492))
          (PORT IN8 (568:649:731)(592:669:747))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a75_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1247:1373:1503)(1298:1416:1535))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x17y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a76_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1317:1478:1643)(1340:1492:1645))
          (PORT IN2 (748:847:947)(762:852:944))
          (PORT IN3 (1077:1224:1372)(1074:1198:1324))
          (PORT IN6 (741:836:932)(764:853:943))
          (PORT IN7 (1115:1283:1454)(1148:1297:1450))
          (PORT IN8 (732:842:953)(746:848:951))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2137:2352:2574)(2175:2361:2552))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x16y36
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (956:1094:1233)(992:1123:1257))
          (PORT IN7 (575:660:745)(575:648:723))
          (PORT IN8 (1631:1845:2064)(1704:1914:2128))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (945:1023:1104)(944:1010:1077))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x21y28
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a81_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1502:1683:1869)(1566:1742:1923))
          (PORT IN5 (548:627:707)(534:602:673))
          (PORT IN6 (384:441:498)(373:423:473))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a81_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2005:2177:2355)(2058:2215:2376))
          (PORT EN (1083:1223:1367)(1093:1218:1347))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x16y28
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a82_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (970:1101:1232)(993:1117:1243))
          (PORT IN7 (1067:1213:1364)(1091:1229:1371))
          (PORT IN8 (941:1064:1189)(950:1067:1187))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a82_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2226:2418:2614)(2292:2465:2642))
          (PORT EN (1520:1700:1884)(1582:1755:1932))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x19y28
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a83_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1197:1379:1566)(1206:1363:1526))
          (PORT IN7 (1449:1623:1802)(1504:1668:1836))
          (PORT IN8 (753:856:961)(759:850:944))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a83_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1992:2178:2367)(2034:2197:2363))
          (PORT EN (957:1056:1157)(975:1069:1164))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x20y28
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a84_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1382:1585:1794)(1408:1591:1781))
          (PORT IN7 (382:442:503)(378:431:486))
          (PORT IN8 (1531:1740:1955)(1572:1777:1985))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a84_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2014:2187:2366)(2065:2223:2385))
          (PORT EN (789:865:943)(793:861:930))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x22y25
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a85_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1506:1695:1888)(1558:1728:1903))
          (PORT IN7 (946:1059:1175)(962:1071:1182))
          (PORT IN8 (1910:2118:2328)(1984:2190:2400))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a85_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1750:1947:2147)(1815:1990:2168))
          (PORT EN (1423:1574:1729)(1469:1611:1756))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x17y29
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a86_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (791:898:1005)(800:897:996))
          (PORT IN7 (896:1030:1166)(894:1019:1146))
          (PORT IN8 (428:493:559)(394:443:493))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a86_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1939:2148:2363)(1999:2186:2377))
          (PORT EN (1336:1490:1648)(1382:1526:1674))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x17y31
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a87_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1212:1379:1549)(1243:1406:1575))
          (PORT IN7 (1393:1555:1721)(1421:1573:1730))
          (PORT IN8 (436:498:562)(417:471:526))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a87_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2147:2335:2530)(2197:2365:2538))
          (PORT EN (1246:1383:1525)(1234:1359:1488))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x20y29
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1372:1577:1788)(1402:1586:1776))
          (PORT IN7 (372:429:488)(348:395:444))
          (PORT IN8 (1290:1446:1606)(1359:1515:1675))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a88_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1818:1988:2163)(1894:2050:2211))
          (PORT EN (780:855:932)(784:851:919))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x20y30
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (949:1081:1218)(972:1092:1213))
          (PORT IN7 (947:1079:1212)(975:1102:1231))
          (PORT IN8 (741:839:940)(750:840:934))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1981:2167:2359)(2017:2181:2349))
          (PORT EN (734:822:912)(722:798:877))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x20y31
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1183:1350:1520)(1198:1354:1513))
          (PORT IN7 (1103:1228:1355)(1137:1256:1377))
          (PORT IN8 (1101:1244:1390)(1114:1247:1383))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a90_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1885:2075:2271)(1914:2079:2247))
          (PORT EN (733:818:906)(721:795:871))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x20y32
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a91_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1210:1387:1568)(1240:1401:1568))
          (PORT IN7 (1553:1721:1891)(1605:1768:1934))
          (PORT IN8 (546:626:707)(542:613:685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a91_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2083:2265:2449)(2140:2302:2466))
          (PORT EN (597:665:735)(582:642:704))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x21y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a92_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1536:1764:1994)(1568:1771:1979))
          (PORT IN7 (1160:1302:1448)(1181:1313:1448))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a92_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1062:1133:1207)(1056:1117:1181))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a92_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1719:1971:2225)(1769:1999:2235))
          (PORT IN3 (597:671:746)(595:660:727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a92_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1062:1133:1207)(1056:1117:1181))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x19y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a93_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (925:1056:1189)(948:1064:1182))
          (PORT IN3 (1907:2110:2318)(1972:2163:2357))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a93_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1824:1995:2170)(1900:2057:2218))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x14y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a95_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (860:967:1075)(853:946:1043))
          (PORT IN2 (1658:1875:2096)(1712:1915:2123))
          (PORT IN4 (369:422:476)(338:381:425))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a95_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1223:1332)(1128:1214:1302))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x11y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1105:1250:1397)(1119:1255:1396))
          (PORT IN5 (1614:1807:2004)(1690:1879:2070))
          (PORT IN6 (1421:1586:1755)(1440:1594:1752))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x12y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a97_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (947:1082:1220)(983:1108:1236))
          (PORT IN6 (1786:1978:2172)(1883:2059:2238))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a97_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1692:1897:2107)(1753:1951:2150))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a97_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (939:1072:1206)(975:1099:1225))
          (PORT IN2 (1606:1775:1946)(1681:1829:1980))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a97_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1692:1897:2107)(1753:1951:2150))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x18y40
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a98_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2208:2459:2715)(2323:2558:2796))
          (PORT IN4 (1238:1390:1545)(1299:1441:1584))
          (PORT IN7 (748:854:960)(757:858:960))
          (PORT IN8 (1207:1365:1525)(1246:1395:1547))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a98_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1116:1224:1333)(1127:1218:1310))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x11y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (598:678:760)(594:665:736))
          (PORT IN8 (1504:1699:1897)(1563:1736:1914))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a100_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2330:2542:2759)(2410:2605:2803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x19y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1589:1781:1977)(1662:1842:2027))
          (PORT IN8 (1497:1682:1871)(1565:1744:1927))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a102_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1148:1254:1362)(1150:1239:1329))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a102_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1778:1994:2215)(1872:2081:2295))
          (PORT IN2 (1071:1215:1362)(1127:1255:1385))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a102_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1148:1254:1362)(1150:1239:1329))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x16y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (869:989:1111)(872:983:1097))
          (PORT IN3 (1168:1324:1483)(1198:1342:1488))
          (PORT IN4 (1591:1792:1997)(1667:1856:2048))
          (PORT IN5 (1498:1699:1907)(1578:1777:1978))
          (PORT IN6 (1098:1249:1402)(1109:1249:1393))
          (PORT IN7 (750:864:981)(746:845:946))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a104_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2289:2486:2686)(2358:2536:2717))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x16y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1628:1822:2017)(1674:1852:2037))
          (PORT IN4 (1326:1497:1672)(1341:1490:1643))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a107_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1078:1181:1287)(1088:1173:1260))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x21y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1541:1769:1999)(1577:1782:1991))
          (PORT IN8 (1793:1999:2213)(1844:2048:2257))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a108_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1133:1243:1355)(1138:1226:1317))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a108_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1733:1985:2240)(1789:2022:2260))
          (PORT IN3 (1842:2078:2321)(1936:2170:2408))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a108_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1133:1243:1355)(1138:1226:1317))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x16y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1435:1607:1781)(1459:1611:1769))
          (PORT IN8 (391:446:502)(367:411:457))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a110_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1140:1244:1350)(1144:1233:1326))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///OR/D    Pos: x16y38
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a111_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1424:1627:1832)(1478:1666:1858))
          (PORT IN3 (1103:1257:1412)(1138:1281:1428))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a111_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1137:1235:1334)(1136:1221:1308))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x18y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1385:1576:1770)(1408:1578:1753))
          (PORT IN7 (568:650:735)(576:655:735))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a112_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1027:1105)(963:1028:1095))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a112_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1571:1786:2004)(1614:1812:2016))
          (PORT IN2 (1885:2092:2304)(1944:2147:2357))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a112_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1027:1105)(963:1028:1095))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x10y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1092:1245:1401)(1142:1290:1439))
          (PORT IN8 (1227:1375:1526)(1233:1368:1508))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a114_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (934:1044:1157)(918:1011:1106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a114_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (898:1026:1156)(926:1046:1167))
          (PORT IN3 (382:443:506)(364:411:460))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a114_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (934:1044:1157)(918:1011:1106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x11y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (561:643:726)(562:636:710))
          (PORT IN7 (553:638:725)(532:597:665))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a116_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1426:1555:1686)(1459:1574:1690))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x11y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a117_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (560:639:719)(563:626:690))
          (PORT IN3 (2915:3186:3462)(3064:3315:3570))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a117_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1079:1186:1296)(1074:1165:1257))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x7y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1491:1661:1835)(1531:1695:1863))
          (PORT IN6 (1766:1973:2185)(1834:2031:2232))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a118_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1004:1100:1200)(1005:1095:1185))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/D    Pos: x12y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a119_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1192:1370:1552)(1207:1365:1527))
          (PORT IN3 (386:445:506)(371:424:478))
          (PORT IN4 (546:627:710)(547:621:698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a119_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (959:1030:1101)(963:1024:1086))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x12y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1474:1658:1845)(1527:1704:1885))
          (PORT IN7 (987:1097:1211)(1010:1109:1211))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x15y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (570:638:707)(559:616:675))
          (PORT IN3 (382:444:508)(349:399:450))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND/D//AND/D    Pos: x23y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1379:1572:1767)(1361:1515:1675))
          (PORT IN7 (572:659:747)(554:626:698))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a122_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1405:1532:1662)(1415:1528:1645))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1571:1789:2009)(1574:1757:1947))
          (PORT IN2 (739:841:944)(728:822:918))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a122_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1405:1532:1662)(1415:1528:1645))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x22y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a123_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1717:1969:2224)(1754:1979:2211))
          (PORT IN3 (735:838:942)(734:824:916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a123_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (971:1046:1121)(970:1035:1101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x19y33
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a124_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (860:980:1102)(866:975:1089))
          (PORT IN3 (1586:1780:1979)(1618:1804:1992))
          (PORT IN4 (1137:1283:1433)(1146:1279:1413))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x15y30
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1171:1309:1450)(1197:1327:1460))
          (PORT IN5 (1566:1754:1949)(1601:1779:1965))
          (PORT IN7 (388:448:508)(376:426:476))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b/D///    Pos: x16y27
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1202:1374:1549)(1203:1355:1511))
          (PORT IN4 (1789:1988:2191)(1862:2036:2210))
          (PORT IN5 (414:476:539)(392:446:501))
          (PORT IN6 (553:646:740)(547:624:702))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a129_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2312:2560:2812)(2382:2608:2838))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x13y29
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1400:1563:1729)(1475:1630:1786))
          (PORT IN6 (894:1002:1111)(897:982:1070))
          (PORT IN8 (1879:2137:2401)(1933:2184:2440))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x12y29
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1336:1498:1664)(1360:1506:1656))
          (PORT IN4 (2136:2341:2550)(2260:2459:2659))
          (PORT IN5 (448:509:571)(438:489:541))
          (PORT IN6 (1415:1568:1724)(1432:1554:1680))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a131_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1942:2129:2322)(2027:2204:2385))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x24y28
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (569:643:719)(563:622:683))
          (PORT IN5 (1294:1457:1623)(1349:1499:1652))
          (PORT IN7 (1573:1775:1980)(1575:1756:1939))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b/D///    Pos: x15y27
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2079:2325:2575)(2097:2312:2534))
          (PORT IN4 (1788:1987:2191)(1864:2038:2214))
          (PORT IN7 (1256:1427:1599)(1274:1435:1600))
          (PORT IN8 (1304:1461:1621)(1331:1481:1635))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a133_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2312:2560:2813)(2382:2609:2841))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2///ADDF2/    Pos: x9y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1544:1727:1913)(1573:1746:1922))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a136_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1327:1489:1653)(1347:1507:1671))
          (PORT IN7 (1544:1727:1913)(1573:1746:1922))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (747:847:950)(747:835:927))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a138_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (720:819:920)(721:813:906))
          (PORT IN6 (747:847:950)(747:835:927))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (373:430:489)(346:392:439))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a140_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (402:475:549)(376:429:484))
          (PORT IN8 (373:430:489)(346:392:439))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1831:2028:2230)(1887:2083:2285))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a142_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1092:1230:1371)(1090:1202:1319))
          (PORT IN5 (1831:2028:2230)(1887:2083:2285))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (398:455:513)(387:437:487))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (404:464:526)(396:450:504))
          (PORT IN8 (398:455:513)(387:437:487))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1721:1917:2117)(1792:1979:2171))
          (PORT IN8 (1026:1138:1251)(1056:1153:1253))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (892:987:1082)(926:1015:1104))
          (PORT IN5 (1721:1917:2117)(1792:1979:2171))
          (PORT IN8 (1026:1138:1251)(1056:1153:1253))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (397:453:510)(391:440:490))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a147_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (386:444:502)(379:428:479))
          (PORT IN6 (397:453:510)(391:440:490))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (390:447:504)(363:408:454))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a149_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (391:448:506)(360:404:448))
          (PORT IN8 (390:447:504)(363:408:454))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x9y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (899:1042:1186)(895:1013:1133))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a152_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1197:1333:1473)(1225:1351:1480))
          (PORT IN7 (899:1042:1186)(895:1013:1133))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1209:1342:1477)(1272:1396:1523))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a154_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1255:1393:1536)(1326:1449:1576))
          (PORT IN6 (1209:1342:1477)(1272:1396:1523))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (892:989:1088)(932:1023:1115))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a156_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (890:996:1105)(934:1037:1141))
          (PORT IN7 (892:989:1088)(932:1023:1115))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1093:1208:1325)(1135:1237:1342))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1109:1247:1388)(1146:1267:1391))
          (PORT IN5 (1093:1208:1325)(1135:1237:1342))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y29
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (786:884:985)(803:896:990))
          (PORT IN8 (690:790:891)(716:810:906))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a161_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1273:1446:1621)(1307:1477:1650))
          (PORT IN6 (786:884:985)(803:896:990))
          (PORT IN8 (690:790:891)(716:810:906))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y30
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (881:1013:1146)(912:1039:1170))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a163_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1593:1797:2007)(1604:1794:1987))
          (PORT IN8 (881:1013:1146)(912:1039:1170))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y31
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (747:842:938)(738:824:913))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a165_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:444:502)(388:438:489))
          (PORT IN5 (747:842:938)(738:824:913))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y32
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1098:1254:1413)(1149:1301:1457))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a167_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1270:1440:1614)(1314:1482:1652))
          (PORT IN7 (1098:1254:1413)(1149:1301:1457))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y33
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (973:1108:1246)(992:1119:1249))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a169_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3315:3706:4105)(3452:3792:4140))
          (PORT IN7 (973:1108:1246)(992:1119:1249))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x14y29
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1031:1150:1271)(1057:1165:1277))
          (PORT IN7 (1769:1973:2181)(1850:2043:2239))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a172_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1024:1139:1259)(1053:1157:1262))
          (PORT IN5 (1031:1150:1271)(1057:1165:1277))
          (PORT IN7 (1769:1973:2181)(1850:2043:2239))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x14y30
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (755:842:932)(759:834:911))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a174_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1345:1543:1745)(1362:1544:1727))
          (PORT IN5 (755:842:932)(759:834:911))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x14y31
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1354:1553:1757)(1370:1556:1744))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a176_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1483:1667:1853)(1525:1692:1864))
          (PORT IN6 (1354:1553:1757)(1370:1556:1744))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x14y32
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1305:1465:1630)(1375:1533:1695))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a178_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1593:1782:1976)(1679:1866:2057))
          (PORT IN6 (1305:1465:1630)(1375:1533:1695))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x14y33
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (919:1018:1120)(945:1037:1130))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a180_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (868:965:1064)(894:981:1071))
          (PORT IN5 (919:1018:1120)(945:1037:1130))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x19y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (581:661:744)(559:624:690))
          (PORT IN8 (1288:1453:1620)(1344:1501:1661))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a183_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:652:726)(560:619:680))
          (PORT IN5 (581:661:744)(559:624:690))
          (PORT IN8 (1288:1453:1620)(1344:1501:1661))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x19y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1709:1891:2075)(1770:1938:2110))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a185_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1280:1450:1624)(1315:1482:1652))
          (PORT IN6 (1709:1891:2075)(1770:1938:2110))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x19y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1460:1624:1794)(1491:1655:1821))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a187_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (949:1078:1208)(988:1122:1257))
          (PORT IN5 (1460:1624:1794)(1491:1655:1821))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x19y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (853:973:1095)(857:967:1079))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a189_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (577:657:738)(565:635:706))
          (PORT IN5 (853:973:1095)(857:967:1079))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x19y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1587:1793:2003)(1655:1852:2054))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a191_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1200:1351:1506)(1209:1343:1483))
          (PORT IN5 (1587:1793:2003)(1655:1852:2054))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x13y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1135:1269:1405)(1152:1280:1410))
          (PORT IN7 (1298:1449:1603)(1318:1455:1595))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a194_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (917:1047:1179)(946:1068:1192))
          (PORT IN6 (1135:1269:1405)(1152:1280:1410))
          (PORT IN7 (1298:1449:1603)(1318:1455:1595))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x13y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1284:1420:1562)(1286:1408:1533))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a196_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1171:1329:1490)(1164:1303:1445))
          (PORT IN8 (1284:1420:1562)(1286:1408:1533))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x13y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (731:840:952)(722:816:911))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a198_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1355:1514:1675)(1407:1570:1735))
          (PORT IN7 (731:840:952)(722:816:911))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x13y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (876:1004:1136)(884:1005:1129))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a200_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (560:643:728)(545:618:692))
          (PORT IN8 (876:1004:1136)(884:1005:1129))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x13y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (580:663:748)(585:662:741))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a202_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1175:1304:1437)(1214:1342:1472))
          (PORT IN7 (580:663:748)(585:662:741))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a205)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_0 GLB0 (2479:2478:2477)(2539:2537:2536))
          (IOPATH CLK0_90 GLB0 (2503:2503:2503)(2563:2563:2564))
          (IOPATH CLK0_90 GLB1 (2385:2385:2385)(2394:2395:2397))
          (IOPATH CLK0_180 GLB0 (2584:2657:2731)(2636:2693:2750))
          (IOPATH CLK0_270 GLB0 (2613:2695:2778)(2670:2716:2762))
          (IOPATH CLK1_0 GLB0 (2042:2040:2039)(2024:2022:2021))
          (IOPATH CLK1_0 GLB1 (2685:2687:2689)(2710:2711:2713))
          (IOPATH CLK1_90 GLB1 (2546:2546:2547)(2530:2531:2532))
          (IOPATH CLK1_180 GLB1 (2651:2687:2724)(2636:2684:2732))
          (IOPATH CLK1_270 GLB1 (2666:2729:2792)(2649:2723:2797))
    )))
 // C_AND/D///    Pos: x14y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (734:840:949)(734:828:924))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a223_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2612:2893:3177)(2750:3003:3263))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x11y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a224_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1609:1825:2046)(1678:1898:2122))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a224_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (922:1002:1084)(933:1002:1073))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x13y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (710:818:927)(718:816:916))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a274_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1111:1215:1322)(1121:1207:1294))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x16y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a286_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (788:878:969)(797:884:973))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a286_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (945:1023:1104)(944:1010:1077))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a326)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x21y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a327)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x25y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a328)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x23y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a329)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x0y95
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a330)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x19y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a331)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // CC_PLL    Pos: x33y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a332)
    )
 // CC_PLL    Pos: x34y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a333)
    )
 // FPGA_RAM    Pos: x33y17
  (CELL (CELLTYPE "FPGA_RAM")
// internal delay pathes
    (INSTANCE _a334)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKB[0] DOB[1] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLKB[0] DOB[0] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[1] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[0] (2362:2657:2953)(2338:2647:2957))
    ))
        (TIMINGCHECK
          (SETUPHOLD (negedge CLKB[0]) (posedge CLOCK1) (24:146:269)(26:121:216)) // merged_entry: 5
          (SETUPHOLD (posedge CLKB[0]) (posedge CLOCK1) (24:146:269)(26:121:216)) // merged_entry: 5
          (SETUPHOLD (negedge GLWEA[0]) (negedge CLKB[0]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (negedge CLKB[0]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[0]) (posedge CLKB[0]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (posedge CLKB[0]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[0]) (negedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (negedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[0]) (posedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (posedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge ADDRA0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge DIA[19]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[19]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[19]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[19]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[9]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[9]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[9]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[9]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[9]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[9]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[9]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[9]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[8]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[8]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[8]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[8]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[8]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[8]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[8]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[8]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (negedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (posedge CLKB[0]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge WEA[19]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[19]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[19]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[19]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[9]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[9]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[9]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[9]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[9]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[9]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[9]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[9]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[8]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[8]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[8]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[8]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[8]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[8]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[8]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[8]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[7]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[7]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[7]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[7]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[7]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[7]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[7]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[7]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[6]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[6]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[6]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[6]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[6]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[6]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[6]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[6]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[5]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[5]) (negedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[5]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[5]) (posedge CLKB[0]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[5]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[5]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[5]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[5]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (WIDTH (negedge CLKB[0]) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLKB[0]) (485:485:485)) // merged_entry: 14
          (WIDTH (negedge CLOCK1) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLOCK1) (485:485:485)) // merged_entry: 14
        ))
 // C_AND////    Pos: x23y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1077:1226:1378)(1112:1246:1383))
          (PORT IN7 (783:890:1001)(798:892:990))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x21y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (880:1015:1154)(882:999:1118))
          (PORT IN5 (1127:1269:1412)(1177:1319:1464))
          (PORT IN6 (398:454:511)(383:431:481))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a338)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
          (IOPATH CLK0 PCLK1 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_MX2b////    Pos: x23y30
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (875:1005:1135)(889:1013:1137))
          (PORT IN5 (1091:1222:1355)(1088:1203:1321))
          (PORT IN6 (1045:1188:1334)(1051:1179:1308))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x20y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1045:1203:1365)(1063:1206:1351))
          (PORT IN5 (936:1076:1216)(944:1070:1197))
          (PORT IN6 (380:437:494)(354:397:442))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x17y32
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (600:680:761)(597:667:738))
          (PORT IN5 (1259:1425:1597)(1265:1413:1564))
          (PORT IN6 (711:813:918)(739:837:938))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x22y36
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (551:640:731)(540:613:688))
          (PORT IN5 (1077:1199:1326)(1076:1184:1295))
          (PORT IN6 (752:842:933)(732:813:895))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x17y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1493:1674:1859)(1567:1740:1915))
          (PORT IN6 (870:979:1089)(865:961:1059))
          (PORT IN8 (383:441:500)(357:403:451))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x15y32
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a344_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1338:1476:1619)(1388:1520:1657))
          (PORT IN5 (1307:1456:1609)(1354:1495:1639))
          (PORT IN7 (1035:1170:1308)(1018:1134:1252))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_////RAM_I2    Pos: x1y66
 // C_AND////    Pos: x35y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a346_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1555:1739:1927)(1620:1783:1949))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a346_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x20y34
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (890:1025:1163)(906:1032:1162))
          (PORT IN5 (941:1067:1195)(942:1059:1178))
          (PORT IN6 (377:437:498)(358:405:453))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x22y34
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (400:459:518)(390:440:492))
          (PORT IN5 (1195:1370:1547)(1239:1408:1582))
          (PORT IN6 (1369:1536:1708)(1385:1546:1712))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x12y31
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a349_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1591:1779:1972)(1665:1839:2015))
          (PORT IN2 (1376:1572:1772)(1402:1590:1782))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x18y36
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1103:1257:1414)(1144:1283:1424))
          (PORT IN5 (612:701:791)(611:693:777))
          (PORT IN6 (1264:1428:1594)(1294:1452:1615))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x16y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (720:835:952)(734:833:935))
          (PORT IN5 (1257:1416:1577)(1265:1414:1566))
          (PORT IN7 (974:1104:1235)(984:1107:1232))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x24y33
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (592:669:747)(591:663:738))
          (PORT IN5 (971:1099:1229)(992:1112:1235))
          (PORT IN6 (565:652:739)(533:598:665))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x22y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (547:634:723)(535:606:680))
          (PORT IN5 (364:419:475)(345:391:438))
          (PORT IN6 (563:639:716)(574:646:719))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x19y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1841:2052:2267)(1917:2124:2338))
          (PORT IN5 (1197:1342:1489)(1250:1384:1521))
          (PORT IN7 (761:856:952)(769:857:947))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/    Pos: x27y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a355_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1623:1816:2013)(1702:1886:2072))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a355_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1753:1969:2189)(1835:2038:2245))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a357_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x17y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1054:1175:1298)(1102:1214:1328))
          (PORT IN6 (1125:1248:1374)(1147:1259:1375))
          (PORT IN8 (1591:1788:1988)(1696:1896:2101))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x11y31
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1319:1488:1660)(1337:1496:1660))
          (PORT IN5 (1065:1220:1379)(1044:1167:1293))
          (PORT IN7 (1171:1335:1503)(1146:1282:1422))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x23y32
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (403:457:511)(382:428:476))
          (PORT IN5 (934:1055:1178)(968:1087:1209))
          (PORT IN6 (952:1069:1187)(940:1043:1150))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x7y34
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1365:1527:1694)(1392:1540:1691))
          (PORT IN5 (1482:1677:1877)(1537:1723:1914))
          (PORT IN7 (559:634:710)(550:610:670))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/    Pos: x28y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a362_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1555:1739:1927)(1636:1812:1992))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a362_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1509:1693:1879)(1565:1738:1915))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a363_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_AND////    Pos: x23y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1085:1246:1411)(1107:1248:1394))
          (PORT IN6 (1545:1767:1992)(1572:1768:1971))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x22y32
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1227:1389:1553)(1254:1406:1561))
          (PORT IN5 (1220:1396:1576)(1250:1420:1596))
          (PORT IN6 (567:647:728)(574:653:732))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x28y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a366_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1515:1706:1900)(1567:1744:1924))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a366_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1915:2138:2369)(1999:2215:2435))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a367_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x24y29
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1271:1421:1573)(1297:1437:1580))
          (PORT IN5 (2095:2336:2587)(2211:2449:2692))
          (PORT IN6 (741:845:951)(744:836:932))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x28y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a369_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1680:1898:2118)(1733:1932:2133))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a369_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x22y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (394:450:507)(385:434:483))
          (PORT IN5 (1677:1878:2085)(1742:1940:2142))
          (PORT IN6 (1693:1922:2154)(1723:1935:2151))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x16y29
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1603:1782:1962)(1645:1801:1962))
          (PORT IN5 (816:914:1013)(821:902:985))
          (PORT IN6 (1102:1241:1381)(1103:1231:1362))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x24y34
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (408:477:548)(386:444:503))
          (PORT IN5 (387:448:509)(356:403:452))
          (PORT IN7 (729:844:961)(712:806:901))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x25y32
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (528:610:692)(513:583:653))
          (PORT IN5 (1603:1794:1989)(1647:1830:2017))
          (PORT IN6 (1265:1426:1589)(1315:1478:1642))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x28y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1351:1528:1706)(1396:1551:1709))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a374_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x17y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1087:1234:1385)(1126:1263:1402))
          (PORT IN5 (759:862:969)(755:847:942))
          (PORT IN7 (1142:1266:1394)(1141:1254:1371))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x12y36
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1048:1188:1331)(1060:1186:1314))
          (PORT IN5 (761:879:998)(763:865:969))
          (PORT IN7 (1663:1868:2078)(1738:1943:2153))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x26y34
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (898:1019:1143)(937:1053:1171))
          (PORT IN5 (1502:1675:1852)(1532:1697:1867))
          (PORT IN6 (590:662:737)(578:637:697))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x24y31
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (702:808:914)(701:798:895))
          (PORT IN5 (894:1021:1150)(918:1034:1150))
          (PORT IN6 (1127:1247:1371)(1139:1244:1353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x14y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1224:1373:1525)(1243:1383:1525))
          (PORT IN6 (564:644:724)(563:633:705))
          (PORT IN8 (756:864:973)(766:867:970))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x15y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1049:1173:1300)(1054:1164:1276))
          (PORT IN6 (923:1030:1139)(925:1021:1121))
          (PORT IN8 (529:615:702)(509:577:647))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x20y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (963:1087:1212)(1007:1126:1247))
          (PORT IN5 (909:1045:1183)(900:1021:1144))
          (PORT IN7 (1113:1259:1408)(1160:1310:1461))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x13y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (574:649:725)(589:655:723))
          (PORT IN5 (569:641:715)(570:632:696))
          (PORT IN7 (1171:1333:1498)(1165:1305:1448))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x12y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (612:701:792)(616:701:787))
          (PORT IN6 (543:624:706)(557:636:716))
          (PORT IN8 (1215:1358:1506)(1230:1369:1511))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x10y33
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1679:1884:2095)(1740:1928:2120))
          (PORT IN6 (1651:1849:2053)(1693:1889:2091))
          (PORT IN8 (1098:1229:1364)(1130:1255:1384))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a385_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1577:1762:1951)(1657:1828:2005))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a385_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x12y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1123:1262:1406)(1125:1250:1377))
          (PORT IN5 (766:886:1008)(774:878:984))
          (PORT IN6 (363:423:484)(345:394:444))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x20y27
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1405:1601:1801)(1473:1662:1852))
          (PORT IN5 (917:1039:1165)(939:1055:1171))
          (PORT IN7 (770:878:986)(770:863:959))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x26y29
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a388_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1111:1259:1409)(1164:1314:1467))
          (PORT IN5 (1707:1908:2114)(1783:1975:2174))
          (PORT IN7 (714:819:927)(700:793:886))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/    Pos: x25y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1215:1384:1554)(1272:1431:1594))
          (PORT IN3 (723:826:929)(747:843:942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x20y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (870:988:1110)(875:985:1098))
          (PORT IN7 (1724:1937:2157)(1782:1992:2207))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x1y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a393_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2289:2491:2695)(2400:2576:2754))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a393_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x19y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a394_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1751:1934:2121)(1801:1962:2129))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a394_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x28y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a395_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1495:1683:1875)(1541:1713:1889))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a395_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1538:1725:1917)(1585:1760:1939))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a396_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x28y18
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a397_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1693:1911:2132)(1758:1966:2179))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a397_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y24
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a402_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1783:1965:2150)(1915:2096:2281))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a402_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a403_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1588:1779:1974)(1625:1795:1968))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a403_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1613:1820:2031)(1703:1908:2117))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a404_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a405_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1415:1558:1704)(1493:1626:1762))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a405_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1968:2182:2400)(2089:2301:2518))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a406_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a407_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1782:1965:2156)(1892:2063:2239))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a407_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1999:2245:2496)(2071:2319:2570))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a408_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a409_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1565:1740:1918)(1654:1820:1990))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a409_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x37y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a411_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1677:1865:2057)(1785:1965:2150))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a411_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a412_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1715:1906:2104)(1742:1910:2084))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a412_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y18
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a413_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1744:1947:2154)(1849:2055:2262))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a413_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x32y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a435_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3779:4092:4410)(3977:4251:4533))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a435_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1338:1463:1588)(1398:1519:1643))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a436_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_////RAM_I2    Pos: x34y17
 // C_/RAM_I1///    Pos: x34y17
 // C_////Bridge    Pos: x24y29
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a454_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (762:866:972)(771:869:967))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x12y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a455_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (367:425:484)(350:394:439))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x16y29
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a456_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1069:1220:1372)(1070:1203:1339))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x17y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a457_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1546:1750:1960)(1601:1808:2020))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x15y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a458_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (413:470:529)(394:443:494))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x19y28
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a459_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1374:1557:1742)(1390:1555:1722))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x18y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a460_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (850:959:1070)(841:939:1037))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x25y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a461_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (711:817:926)(721:811:902))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x23y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a462_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (577:667:758)(566:640:714))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x15y30
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a463_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (734:844:957)(731:823:917))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x23y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a464_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (947:1067:1190)(962:1071:1183))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x15y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a465_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (909:1036:1166)(930:1051:1175))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x13y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a466_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1092:1232:1375)(1140:1277:1417))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x22y25
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a467_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (747:863:980)(733:823:917))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x25y28
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a468_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (938:1053:1170)(995:1109:1226))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x26y31
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a469_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (565:650:735)(554:626:699))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x21y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a470_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (572:643:717)(562:623:686))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x16y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a471_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1133:1291:1451)(1183:1339:1500))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x23y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a472_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1437:1602:1770)(1495:1654:1818))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x10y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a473_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1084:1233:1383)(1140:1281:1425))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x20y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a474_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1683:1877:2077)(1748:1933:2123))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x14y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a475_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (597:680:766)(593:673:755))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x15y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a476_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1861:2075:2293)(1916:2125:2341))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x25y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a477_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1147:1302:1462)(1180:1327:1476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x18y28
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a478_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (407:468:530)(384:430:476))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x22y28
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a479_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (795:895:997)(806:900:995))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x20y30
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a480_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1099:1238:1380)(1110:1244:1380))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x20y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a481_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (594:677:762)(589:666:743))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x22y30
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a482_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1607:1810:2016)(1629:1813:2002))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x22y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a483_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1326:1491:1658)(1348:1501:1658))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x20y25
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a484_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1638:1826:2020)(1709:1891:2077))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x24y25
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a485_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1377:1557:1740)(1448:1620:1796))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x20y27
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a486_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1835:2065:2300)(1932:2159:2391))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x22y27
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a487_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1820:2034:2253)(1868:2071:2280))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x8y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a488_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1689:1876:2066)(1753:1914:2079))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x8y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a489_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2432:2717:3006)(2568:2836:3111))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
)
// 
// 
// Min/Max-Timing
//          393/10      1  min:  100  max:  100
//          394/10      1  min:  100  max:  100
