
---------- Begin Simulation Statistics ----------
final_tick                                82283825000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 253979                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669916                       # Number of bytes of host memory used
host_op_rate                                   254477                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   393.73                       # Real time elapsed on the host
host_tick_rate                              208983367                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082284                       # Number of seconds simulated
sim_ticks                                 82283825000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.645676                       # CPI: cycles per instruction
system.cpu.discardedOps                        191139                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32029656                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.607653                       # IPC: instructions per cycle
system.cpu.numCycles                        164567650                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132537994                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370564                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       525083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          468                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052655                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            468                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485188                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734684                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103887                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101847                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.903037                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65384                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              401                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51485615                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51485615                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51486123                       # number of overall hits
system.cpu.dcache.overall_hits::total        51486123                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       577921                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         577921                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       585832                       # number of overall misses
system.cpu.dcache.overall_misses::total        585832                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22611051000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22611051000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22611051000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22611051000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063536                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52071955                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52071955                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011100                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011100                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011250                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011250                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39124.812907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39124.812907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38596.476464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38596.476464                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       213436                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3211                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.470258                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       450563                       # number of writebacks
system.cpu.dcache.writebacks::total            450563                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59004                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59004                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526823                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20502237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20502237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21198773499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21198773499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39509.665322                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39509.665322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40238.891428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40238.891428                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524775                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40838326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40838326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7533980500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7533980500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27302.075746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27302.075746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          564                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          564                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7232892500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7232892500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26264.656753                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26264.656753                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10647289                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10647289                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       301972                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       301972                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15077070500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15077070500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49928.703655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49928.703655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13269344500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13269344500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54487.067408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54487.067408                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    696536499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    696536499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88102.263977                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88102.263977                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2011.796044                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52013022                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526823                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.729596                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2011.796044                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          605                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104670885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104670885                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42684637                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43473959                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025685                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9699976                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9699976                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9699976                       # number of overall hits
system.cpu.icache.overall_hits::total         9699976                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          751                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            751                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          751                       # number of overall misses
system.cpu.icache.overall_misses::total           751                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54932000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54932000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54932000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54932000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9700727                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9700727                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9700727                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9700727                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73145.139814                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73145.139814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73145.139814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73145.139814                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          306                       # number of writebacks
system.cpu.icache.writebacks::total               306                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          751                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          751                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          751                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          751                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54181000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54181000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72145.139814                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72145.139814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72145.139814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72145.139814                       # average overall mshr miss latency
system.cpu.icache.replacements                    306                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9699976                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9699976                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          751                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           751                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54932000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54932000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9700727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9700727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73145.139814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73145.139814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54181000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54181000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72145.139814                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72145.139814                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.771966                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9700727                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               751                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12917.079893                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.771966                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.704633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.704633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19402205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19402205                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82283825000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   83                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               325648                       # number of demand (read+write) hits
system.l2.demand_hits::total                   325731                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  83                       # number of overall hits
system.l2.overall_hits::.cpu.data              325648                       # number of overall hits
system.l2.overall_hits::total                  325731                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201175                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201843                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            201175                       # number of overall misses
system.l2.overall_misses::total                201843                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52163500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16987142000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17039305500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52163500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16987142000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17039305500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526823                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527574                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526823                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527574                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.889481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.381864                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.382587                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.889481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.381864                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.382587                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78089.071856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84439.627190                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84418.610009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78089.071856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84439.627190                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84418.610009                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111061                       # number of writebacks
system.l2.writebacks::total                    111061                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201839                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201839                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45483500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14975188000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15020671500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45483500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14975188000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15020671500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.889481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.381857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.382580                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.889481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.381857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.382580                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68089.071856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74440.093254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74419.074114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68089.071856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74440.093254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74419.074114                       # average overall mshr miss latency
system.l2.replacements                         169193                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       450563                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           450563                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       450563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       450563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          297                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              297                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          297                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          297                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            107431                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107431                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136101                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11774976000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11774976000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243532                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243532                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.558863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86516.454692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86516.454692                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10413966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10413966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.558863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.558863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76516.454692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76516.454692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             83                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 83                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52163500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52163500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.889481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.889481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78089.071856                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78089.071856                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45483500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45483500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.889481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.889481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68089.071856                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68089.071856                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        218217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5212166000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5212166000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.229707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.229707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80095.983035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80095.983035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4561222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4561222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.229693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.229693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70097.156908                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70097.156908                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31880.915112                       # Cycle average of tags in use
system.l2.tags.total_refs                     1052580                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201961                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.211798                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.140253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.543332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31756.231527                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972928                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16036                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15410                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8622633                       # Number of tag accesses
system.l2.tags.data_accesses                  8622633                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003440906500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6645                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6645                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525264                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104557                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201839                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111061                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201839                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111061                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201839                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111061                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.366892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.879915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.000584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6482     97.55%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           36      0.54%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          125      1.88%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6645                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.710158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.680747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.006882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4379     65.90%     65.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      0.54%     66.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2014     30.31%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              210      3.16%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6645                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12917696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7107904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    156.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82283696000                       # Total gap between requests
system.mem_ctrls.avgGap                     262971.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12872192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7106496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 519567.484861089033                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 156436480.681348979473                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 86365649.627979740500                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201171                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111061                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18102750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6682108750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1962337429750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27099.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33216.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17669005.59                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12874944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12917696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7107904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7107904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201171                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201839                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111061                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111061                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       519567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    156469926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        156989493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       519567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       519567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86382761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86382761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86382761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       519567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    156469926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       243372255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201796                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111039                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6913                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6993                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2916536500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008980000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6700211500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14452.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33202.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139137                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70149                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.18                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   193.362952                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.730262                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   257.381339                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        67643     65.33%     65.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14573     14.07%     79.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2565      2.48%     81.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1607      1.55%     83.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8979      8.67%     92.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1585      1.53%     93.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          556      0.54%     94.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          360      0.35%     94.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5672      5.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12914944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7106496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              156.956048                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.365650                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       372522360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       197988945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      720383160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292450500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6494900880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21189467850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13753226400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43020940095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.835929                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35538709000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2747420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43997696000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       366817500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       194945355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      720440280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     287173080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6494900880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21040082250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13879024800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42983384145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.379510                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35864913000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2747420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43671492000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65738                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111061                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57664                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136101                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136101                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65738                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572403                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572403                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20025600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20025600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201839                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201839    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201839                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852781500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1087052250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            284042                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       561624                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243532                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243532                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           751                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283291                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1808                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578421                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1580229                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        67648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     62552704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62620352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169193                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7107904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           696767                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000776                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027854                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 696226     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    541      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             696767                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82283825000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          977196500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1126500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         790236496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
