This repo contains the research work I have done during my time at QET Labs on simulating the behaviour *t*-designs gate sets. The research work eventually continued and became my master's project, for which I have obtained a first-class mark.
