#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jun 30 16:26:42 2017
# Process ID: 2032
# Current directory: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6852 D:\Users\Alex\Documents\GitHub\Frequency-comb-DPLL\Firmware Vivado Project\redpitaya.xpr
# Log file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/vivado.log
# Journal file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 920.105 ; gain = 240.539
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.0 -module_name FIFO_addr_packed
set_property -dict [list CONFIG.Input_Data_Width {64} CONFIG.Input_Depth {512} CONFIG.Write_Acknowledge_Flag {true} CONFIG.Output_Data_Width {64} CONFIG.Output_Depth {512} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count_Width {9} CONFIG.Read_Data_Count_Width {9} CONFIG.Full_Threshold_Assert_Value {510} CONFIG.Full_Threshold_Negate_Value {509}] [get_ips FIFO_addr_packed]
generate_target {instantiation_template} [get_files {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FIFO_addr_packed'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FIFO_addr_packed'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FIFO_addr_packed'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FIFO_addr_packed'...
export_ip_user_files -of_objects [get_files {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}]
launch_run -jobs 4 FIFO_addr_packed_synth_1
[Fri Jun 30 16:28:11 2017] Launched FIFO_addr_packed_synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.runs/FIFO_addr_packed_synth_1/runme.log
export_simulation -of_objects [get_files {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}] -directory {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.ip_user_files/sim_scripts} -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/FIFO_tb.vhd}}
update_compile_order -fileset sim_1
set_property top fifo_tb [get_filesets sim_1]
update_compile_order -fileset sim_1
generate_target Simulation [get_files {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware'
WARNING: [Vivado 12-818] No files matched 'Vivado'
WARNING: [Vivado 12-818] No files matched 'Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.xci'
export_ip_user_files -of_objects [get_files {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.xci}] -no_script -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware'
WARNING: [Vivado 12-818] No files matched 'Vivado'
WARNING: [Vivado 12-818] No files matched 'Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.xci'
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fifo_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.ip_user_files/ipstatic/fifo_generator_v13_0_1/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.ip_user_files/ipstatic/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/sim/FIFO_addr_packed.vhd" into library work
INFO: [VRFC 10-307] analyzing entity FIFO_addr_packed
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/FIFO_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity fifo_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L fifo_generator_v13_0_1 -L work -L secureip --snapshot fifo_tb_behav work.fifo_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,9,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,9,"B...]
Compiling architecture fifo_addr_packed_arch of entity work.FIFO_addr_packed [fifo_addr_packed_default]
Compiling architecture behavior of entity work.fifo_tb
Built simulation snapshot fifo_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware -notrace
couldn't read file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 30 16:28:56 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tb_behav -key {Behavioral:sim_1:Functional:fifo_tb} -tclbatch {fifo_tb.tcl} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/n_times_clk_fir_wrapper_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/system_identification_vna_with_dither_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/registers_read_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware.wcfg'.
open_wave_config Vivado
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.sim/sim_1/behav/Vivado.wcfg'.
open_wave_config Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.sim/sim_1/behav/Project/n_times_clk_fir_wrapper_testbench_behav.wcfg'.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware.wcfg'.
open_wave_config Vivado
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.sim/sim_1/behav/Vivado.wcfg'.
open_wave_config Project/system_identification_vna_with_dither_testbench_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.sim/sim_1/behav/Project/system_identification_vna_with_dither_testbench_behav.wcfg'.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware.wcfg'.
open_wave_config Vivado
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.sim/sim_1/behav/Vivado.wcfg'.
open_wave_config Project/registers_read_testbench_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.sim/sim_1/behav/Project/registers_read_testbench_behav.wcfg'.
source fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.020 ; gain = 4.004
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1081.020 ; gain = 19.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse {{D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/addr_packed.vhd} {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/FSM_addr_packed.vhd}}
update_compile_order -fileset sources_1
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
exit
