// Seed: 2259815312
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd88,
    parameter id_2  = 32'd84
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  input wire _id_13;
  inout wire id_12;
  inout wire id_11;
  output logic [7:0] id_10;
  output tri0 id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  output wor id_1;
  wire [id_13 : id_2] id_18;
  assign id_10[-1'd0] = -1;
  wire id_19;
  ;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_3,
      id_18,
      id_15
  );
  wire id_20;
  assign id_1 = 1'd0;
  logic id_21;
  ;
  assign id_9 = -1;
  wire id_22;
  ;
  logic [-1 : -1] id_23;
endmodule
