{"vcs1":{"timestamp_begin":1731850773.523160897, "rt":1.87, "ut":0.52, "st":0.25}}
{"vcselab":{"timestamp_begin":1731850775.475025685, "rt":1.42, "ut":0.32, "st":0.18}}
{"link":{"timestamp_begin":1731850776.974992483, "rt":0.41, "ut":0.11, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731850772.938135069}
{"VCS_COMP_START_TIME": 1731850772.938135069}
{"VCS_COMP_END_TIME": 1731850779.169004630}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333892}}
{"stitch_vcselab": {"peak_mem": 223432}}
