/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [4:0] _03_;
  reg [10:0] _04_;
  wire [14:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [49:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [19:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_33z;
  wire [15:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [12:0] celloutsig_0_38z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [3:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = !(celloutsig_0_18z[4] ? celloutsig_0_33z[3] : celloutsig_0_35z[1]);
  assign celloutsig_0_71z = ~celloutsig_0_41z;
  assign celloutsig_1_5z = ~in_data[173];
  assign celloutsig_1_6z = ~celloutsig_1_2z;
  assign celloutsig_1_12z = ~celloutsig_1_11z[1];
  assign celloutsig_0_15z = ~celloutsig_0_5z[0];
  assign celloutsig_0_10z = ~((celloutsig_0_2z[1] | celloutsig_0_7z[1]) & (celloutsig_0_1z | celloutsig_0_6z));
  assign celloutsig_0_14z = ~((celloutsig_0_7z[0] | celloutsig_0_0z) & (celloutsig_0_2z[4] | celloutsig_0_5z[0]));
  assign celloutsig_0_6z = ~(celloutsig_0_2z[0] ^ celloutsig_0_2z[1]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z ^ _00_);
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[26]);
  assign celloutsig_0_24z = ~(celloutsig_0_16z[19] ^ celloutsig_0_17z);
  assign celloutsig_0_25z = ~(celloutsig_0_15z ^ _01_);
  assign celloutsig_0_18z = { _02_[9:7], _01_, _02_[5:3], celloutsig_0_13z } + { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_14z };
  reg [4:0] _20_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 5'h00;
    else _20_ <= in_data[157:153];
  assign { _03_[4:2], _00_, _03_[0] } = _20_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 11'h000;
    else _04_ <= { in_data[173:172], celloutsig_1_3z, celloutsig_1_13z };
  reg [14:0] _22_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _22_ <= 15'h0000;
    else _22_ <= { celloutsig_0_8z[3:2], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z };
  assign { _05_[14:12], _02_[9:7], _01_, _02_[5:3], _05_[4:0] } = _22_;
  assign celloutsig_0_33z = { celloutsig_0_26z[11:8], celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_24z } & celloutsig_0_22z[14:7];
  assign celloutsig_0_34z = celloutsig_0_16z[34:19] & { celloutsig_0_33z[2], celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_24z };
  assign celloutsig_0_38z = { _02_[9:7], _01_, _02_[5:3], _05_[4:0], celloutsig_0_4z } & { celloutsig_0_16z[20:13], celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_1_3z = { in_data[191:186], celloutsig_1_2z, celloutsig_1_2z } & { in_data[165:159], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_10z[6:0], celloutsig_1_6z, celloutsig_1_5z } & { celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_16z = { in_data[69:27], celloutsig_0_9z, celloutsig_0_2z } & { _05_[14:12], _02_[9:7], _01_, _02_[5:3], celloutsig_0_2z, _05_[14:12], _02_[9:7], _01_, _02_[5:3], _05_[4:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_23z = { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z } & { celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_0_26z = { in_data[27:10], celloutsig_0_25z, celloutsig_0_10z } & { celloutsig_0_16z[49:36], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_1_8z = { celloutsig_1_3z[6:1], celloutsig_1_4z } / { 1'h1, celloutsig_1_3z[5:1], in_data[96] };
  assign celloutsig_1_19z = { in_data[115:97], celloutsig_1_7z, celloutsig_1_13z } / { 1'h1, celloutsig_1_8z[5:4], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_12z, _03_[4:2], _00_, _03_[0], celloutsig_1_18z };
  assign celloutsig_0_13z = { celloutsig_0_5z[0], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_8z[1], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_8z[2:1], celloutsig_0_4z, celloutsig_0_10z } / { 1'h1, celloutsig_0_2z[2:1], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_2z[2:1], celloutsig_0_10z, celloutsig_0_5z } === { celloutsig_0_3z[2:1], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_16z[9:3] === { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_72z = { celloutsig_0_20z[15:13], celloutsig_0_44z } > celloutsig_0_38z[5:2];
  assign celloutsig_1_4z = { _03_[4:2], _00_, celloutsig_1_2z } || in_data[107:103];
  assign celloutsig_0_4z = { celloutsig_0_2z[3:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } < { celloutsig_0_2z[3:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_35z = celloutsig_0_30z ? { celloutsig_0_34z[10:6], celloutsig_0_14z, celloutsig_0_1z } : celloutsig_0_34z[11:5];
  assign celloutsig_0_7z = celloutsig_0_1z ? { celloutsig_0_2z[4:2], celloutsig_0_6z } : celloutsig_0_3z[5:2];
  assign celloutsig_0_8z = celloutsig_0_4z ? celloutsig_0_2z[5:2] : { in_data[32:30], celloutsig_0_1z };
  assign celloutsig_0_20z = _02_[9] ? { in_data[52:45], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_15z } : { in_data[77:64], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = - { in_data[108:105], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_22z = - { in_data[71:58], celloutsig_0_14z };
  assign celloutsig_0_3z = - in_data[66:61];
  assign celloutsig_0_2z = { in_data[35:31], celloutsig_0_0z } | { in_data[80], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = & { celloutsig_1_1z, in_data[157:155] };
  assign celloutsig_0_0z = | in_data[16:9];
  assign celloutsig_0_44z = | { _05_[14:12], _02_[9:7], _01_, _02_[5:3], _05_[4:1], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_27z = | { celloutsig_0_8z[0], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_24z };
  assign celloutsig_0_41z = ~^ { celloutsig_0_33z[6:0], celloutsig_0_37z, celloutsig_0_6z };
  assign celloutsig_1_1z = ~^ { _03_[3:2], _00_, _03_[4:2], _00_, _03_[0], _03_[4:2], _00_, _03_[0] };
  assign celloutsig_1_13z = ~^ { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_8z[2:1], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_30z = ~^ { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_5z = { in_data[35:34], celloutsig_0_0z } >> celloutsig_0_3z[5:3];
  assign celloutsig_1_18z = ~((celloutsig_1_5z & _04_[7]) | in_data[105]);
  assign celloutsig_0_9z = ~((celloutsig_0_4z & celloutsig_0_7z[0]) | celloutsig_0_7z[1]);
  assign { _02_[6], _02_[2:0] } = { _01_, celloutsig_0_13z };
  assign _03_[1] = _00_;
  assign _05_[11:5] = { _02_[9:7], _01_, _02_[5:3] };
  assign { out_data[128], out_data[116:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
