<stg><name>fp2_decode.1_Pipeline_VITIS_LOOP_51_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %store_ln49 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %i_274 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_274"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:1 %icmp_ln51 = icmp_eq  i8 %i_274, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:2 %add_ln51 = add i8 %i_274, i8 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln51 = br i1 %icmp_ln51, void %for.inc.split, void %for.inc13.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln49"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="8">
<![CDATA[
for.inc.split:3 %trunc_ln52 = trunc i8 %i_274

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split:4 %zext_ln52 = zext i3 %trunc_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:5 %shl_ln52 = shl i8 1, i8 %zext_ln52

]]></Node>
<StgValue><ssdm name="shl_ln52"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:6 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %i_274, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:7 %zext_ln52_2 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln52_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="PKB_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
for.inc.split:9 %store_ln52 = store void @_ssdm_op_Write.bram.p0i64, i6 %PKB_addr, i64 0, i8 %shl_ln52

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:10 %store_ln49 = store i8 %add_ln51, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:11 %br_ln51 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
for.inc13.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="PKB" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="PKB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="33" from="StgValue_32" to="i" fromId="32" toId="4">
</dataflow>
<dataflow id="35" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="34" toId="5">
</dataflow>
<dataflow id="36" from="PKB" to="specbramwithbyteenable_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_37" to="store_ln49" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="i" to="store_ln49" fromId="4" toId="6">
</dataflow>
<dataflow id="40" from="i" to="i_274" fromId="4" toId="8">
</dataflow>
<dataflow id="41" from="i_274" to="icmp_ln51" fromId="8" toId="9">
</dataflow>
<dataflow id="43" from="StgValue_42" to="icmp_ln51" fromId="42" toId="9">
</dataflow>
<dataflow id="44" from="i_274" to="add_ln51" fromId="8" toId="10">
</dataflow>
<dataflow id="46" from="StgValue_45" to="add_ln51" fromId="45" toId="10">
</dataflow>
<dataflow id="47" from="icmp_ln51" to="br_ln51" fromId="9" toId="11">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecPipeline" to="specpipeline_ln49" fromId="48" toId="12">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specpipeline_ln49" fromId="50" toId="12">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specpipeline_ln49" fromId="52" toId="12">
</dataflow>
<dataflow id="54" from="StgValue_52" to="specpipeline_ln49" fromId="52" toId="12">
</dataflow>
<dataflow id="55" from="StgValue_52" to="specpipeline_ln49" fromId="52" toId="12">
</dataflow>
<dataflow id="57" from="empty_44" to="specpipeline_ln49" fromId="56" toId="12">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln49" fromId="58" toId="13">
</dataflow>
<dataflow id="61" from="StgValue_60" to="speclooptripcount_ln49" fromId="60" toId="13">
</dataflow>
<dataflow id="62" from="StgValue_60" to="speclooptripcount_ln49" fromId="60" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_60" to="speclooptripcount_ln49" fromId="60" toId="13">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecLoopName" to="specloopname_ln51" fromId="64" toId="14">
</dataflow>
<dataflow id="67" from="empty_8" to="specloopname_ln51" fromId="66" toId="14">
</dataflow>
<dataflow id="68" from="i_274" to="trunc_ln52" fromId="8" toId="15">
</dataflow>
<dataflow id="69" from="trunc_ln52" to="zext_ln52" fromId="15" toId="16">
</dataflow>
<dataflow id="70" from="StgValue_45" to="shl_ln52" fromId="45" toId="17">
</dataflow>
<dataflow id="71" from="zext_ln52" to="shl_ln52" fromId="16" toId="17">
</dataflow>
<dataflow id="73" from="_ssdm_op_PartSelect.i4.i8.i32.i32" to="lshr_ln" fromId="72" toId="18">
</dataflow>
<dataflow id="74" from="i_274" to="lshr_ln" fromId="8" toId="18">
</dataflow>
<dataflow id="76" from="StgValue_75" to="lshr_ln" fromId="75" toId="18">
</dataflow>
<dataflow id="78" from="StgValue_77" to="lshr_ln" fromId="77" toId="18">
</dataflow>
<dataflow id="79" from="lshr_ln" to="zext_ln52_2" fromId="18" toId="19">
</dataflow>
<dataflow id="80" from="PKB" to="PKB_addr" fromId="31" toId="20">
</dataflow>
<dataflow id="81" from="StgValue_52" to="PKB_addr" fromId="52" toId="20">
</dataflow>
<dataflow id="82" from="zext_ln52_2" to="PKB_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="84" from="_ssdm_op_Write.bram.p0i64" to="store_ln52" fromId="83" toId="21">
</dataflow>
<dataflow id="85" from="PKB_addr" to="store_ln52" fromId="20" toId="21">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln52" fromId="86" toId="21">
</dataflow>
<dataflow id="88" from="shl_ln52" to="store_ln52" fromId="17" toId="21">
</dataflow>
<dataflow id="89" from="add_ln51" to="store_ln49" fromId="10" toId="22">
</dataflow>
<dataflow id="90" from="i" to="store_ln49" fromId="4" toId="22">
</dataflow>
<dataflow id="91" from="icmp_ln51" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
