# vsim -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;coverage save -onexit mem_cov1;run -all; exit" -wlf wave.wlf -l test1.log -sv_seed random work.top "+UVM_TESTNAME=test" 
# Start time: 15:06:44 on Sep 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "router_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim
# //  Version 2022.1 linux Jan 29 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dest_if(fast)
# Loading work.srce_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.router_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.srce_if(fast__2)
# Loading work.dest_if(fast__2)
# Loading work.router_top(fast)
# Loading work.router_fifo(fast)
# Loading work.router_reg(fast)
# Loading work.router_synchronizer(fast)
# Loading work.router_fsm(fast)
# Loading /home/cad/eda/Questa-sim/questasim/uvm-1.1d/linux/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 3966194874
#  log -r /* 
# coverage save -onexit mem_cov1
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO ../destination/d_agent.sv(17) @ 0: uvm_test_top.envh.dtoph.d_agth[0] [d_agent] this is build phase
# UVM_INFO ../destination/d_agent.sv(17) @ 0: uvm_test_top.envh.dtoph.d_agth[1] [d_agent] this is build phase
# UVM_INFO ../destination/d_agent.sv(17) @ 0: uvm_test_top.envh.dtoph.d_agth[2] [d_agent] this is build phase
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                         Type                    Size  Value
# ----------------------------------------------------------------
# uvm_test_top                 test                    -     @484 
#   envh                       env1                    -     @504 
#     dtoph                    d_agt_top               -     @519 
#       d_agth[0]              d_agent                 -     @527 
#         dh                   d_drv                   -     @564 
#           rsp_port           uvm_analysis_port       -     @579 
#           seq_item_port      uvm_seq_item_pull_port  -     @571 
#         mh                   d_mon                   -     @557 
#         sh                   d_seqr                  -     @587 
#           rsp_export         uvm_analysis_export     -     @594 
#           seq_item_export    uvm_seq_item_pull_imp   -     @688 
#           arbitration_queue  array                   0     -    
#           lock_queue         array                   0     -    
#           num_last_reqs      integral                32    'd1  
#           num_last_rsps      integral                32    'd1  
#       d_agth[1]              d_agent                 -     @538 
#         dh                   d_drv                   -     @716 
#           rsp_port           uvm_analysis_port       -     @731 
#           seq_item_port      uvm_seq_item_pull_port  -     @723 
#         mh                   d_mon                   -     @709 
#         sh                   d_seqr                  -     @739 
#           rsp_export         uvm_analysis_export     -     @746 
#           seq_item_export    uvm_seq_item_pull_imp   -     @840 
#           arbitration_queue  array                   0     -    
#           lock_queue         array                   0     -    
#           num_last_reqs      integral                32    'd1  
#           num_last_rsps      integral                32    'd1  
#       d_agth[2]              d_agent                 -     @546 
#         dh                   d_drv                   -     @868 
#           rsp_port           uvm_analysis_port       -     @883 
#           seq_item_port      uvm_seq_item_pull_port  -     @875 
#         mh                   d_mon                   -     @861 
#         sh                   d_seqr                  -     @891 
#           rsp_export         uvm_analysis_export     -     @898 
#           seq_item_export    uvm_seq_item_pull_imp   -     @992 
#           arbitration_queue  array                   0     -    
#           lock_queue         array                   0     -    
#           num_last_reqs      integral                32    'd1  
#           num_last_rsps      integral                32    'd1  
#     stoph                    s_agt_top               -     @512 
#       agth                   agent                   -     @1016
#         s_dh                 s_drv                   -     @1032
#           rsp_port           uvm_analysis_port       -     @1047
#           seq_item_port      uvm_seq_item_pull_port  -     @1039
#         s_mh                 s_mon                   -     @1025
#         s_sh                 s_seqr                  -     @1055
#           rsp_export         uvm_analysis_export     -     @1062
#           seq_item_export    uvm_seq_item_pull_imp   -     @1156
#           arbitration_queue  array                   0     -    
#           lock_queue         array                   0     -    
#           num_last_reqs      integral                32    'd1  
#           num_last_rsps      integral                32    'd1  
# ----------------------------------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [d_agent]     3
# ** Note: $finish    : /home/cad/eda/Questa-sim/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 216  Instance: /top
# Saving coverage database on exit...
# End time: 15:06:48 on Sep 26,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
