{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 10:45:18 2021 " "Info: Processing started: Mon May 24 10:45:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "INICIA " "Info: Assuming node \"INICIA\" is an undefined clock" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "INICIA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FLIPFLOP:FF1\|Q " "Info: Detected ripple clock \"FLIPFLOP:FF1\|Q\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLIPFLOP:FF1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FLIPFLOP:FF2\|Q " "Info: Detected ripple clock \"FLIPFLOP:FF2\|Q\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLIPFLOP:FF2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AUX1 " "Info: Detected gated clock \"AUX1\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUX1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FLIPFLOP:FF0\|Q " "Info: Detected ripple clock \"FLIPFLOP:FF0\|Q\" as buffer" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLIPFLOP:FF0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register FLIPFLOP:FF3\|Q register FLIPFLOP:FF5\|Q 298.42 MHz 3.351 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 298.42 MHz between source register \"FLIPFLOP:FF3\|Q\" and destination register \"FLIPFLOP:FF5\|Q\" (period= 3.351 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.821 ns + Longest register register " "Info: + Longest register to register delay is 0.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FLIPFLOP:FF3\|Q 1 REG LCFF_X3_Y18_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLIPFLOP:FF3|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.420 ns) 0.737 ns FLIPFLOP:FF5\|Q~0 2 COMB LCCOMB_X3_Y18_N4 1 " "Info: 2: + IC(0.317 ns) + CELL(0.420 ns) = 0.737 ns; Loc. = LCCOMB_X3_Y18_N4; Fanout = 1; COMB Node = 'FLIPFLOP:FF5\|Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { FLIPFLOP:FF3|Q FLIPFLOP:FF5|Q~0 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.821 ns FLIPFLOP:FF5\|Q 3 REG LCFF_X3_Y18_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.821 ns; Loc. = LCFF_X3_Y18_N5; Fanout = 2; REG Node = 'FLIPFLOP:FF5\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FLIPFLOP:FF5|Q~0 FLIPFLOP:FF5|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.504 ns ( 61.39 % ) " "Info: Total cell delay = 0.504 ns ( 61.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.317 ns ( 38.61 % ) " "Info: Total interconnect delay = 0.317 ns ( 38.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { FLIPFLOP:FF3|Q FLIPFLOP:FF5|Q~0 FLIPFLOP:FF5|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.821 ns" { FLIPFLOP:FF3|Q {} FLIPFLOP:FF5|Q~0 {} FLIPFLOP:FF5|Q {} } { 0.000ns 0.317ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.316 ns - Smallest " "Info: - Smallest clock skew is -2.316 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 6.943 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 6.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.787 ns) 3.877 ns FLIPFLOP:FF0\|Q 2 REG LCFF_X2_Y18_N1 4 " "Info: 2: + IC(2.111 ns) + CELL(0.787 ns) = 3.877 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { CLOCK FLIPFLOP:FF0|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.416 ns) 4.612 ns AUX1 3 COMB LCCOMB_X2_Y18_N12 1 " "Info: 3: + IC(0.319 ns) + CELL(0.416 ns) = 4.612 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { FLIPFLOP:FF0|Q AUX1 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.000 ns) 5.375 ns AUX1~clkctrl 4 COMB CLKCTRL_G1 6 " "Info: 4: + IC(0.763 ns) + CELL(0.000 ns) = 5.375 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { AUX1 AUX1~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.943 ns FLIPFLOP:FF5\|Q 5 REG LCFF_X3_Y18_N5 2 " "Info: 5: + IC(1.031 ns) + CELL(0.537 ns) = 6.943 ns; Loc. = LCFF_X3_Y18_N5; Fanout = 2; REG Node = 'FLIPFLOP:FF5\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { AUX1~clkctrl FLIPFLOP:FF5|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.719 ns ( 39.16 % ) " "Info: Total cell delay = 2.719 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.224 ns ( 60.84 % ) " "Info: Total interconnect delay = 4.224 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.943 ns" { CLOCK FLIPFLOP:FF0|Q AUX1 AUX1~clkctrl FLIPFLOP:FF5|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.943 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF5|Q {} } { 0.000ns 0.000ns 2.111ns 0.319ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.416ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 9.259 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 9.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.787 ns) 3.877 ns FLIPFLOP:FF0\|Q 2 REG LCFF_X2_Y18_N1 4 " "Info: 2: + IC(2.111 ns) + CELL(0.787 ns) = 3.877 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { CLOCK FLIPFLOP:FF0|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 4.963 ns FLIPFLOP:FF1\|Q 3 REG LCFF_X2_Y18_N31 4 " "Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 4.963 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.787 ns) 6.193 ns FLIPFLOP:FF2\|Q 4 REG LCFF_X1_Y18_N31 2 " "Info: 4: + IC(0.443 ns) + CELL(0.787 ns) = 6.193 ns; Loc. = LCFF_X1_Y18_N31; Fanout = 2; REG Node = 'FLIPFLOP:FF2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.275 ns) 6.928 ns AUX1 5 COMB LCCOMB_X2_Y18_N12 1 " "Info: 5: + IC(0.460 ns) + CELL(0.275 ns) = 6.928 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { FLIPFLOP:FF2|Q AUX1 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.000 ns) 7.691 ns AUX1~clkctrl 6 COMB CLKCTRL_G1 6 " "Info: 6: + IC(0.763 ns) + CELL(0.000 ns) = 7.691 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { AUX1 AUX1~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 9.259 ns FLIPFLOP:FF3\|Q 7 REG LCFF_X3_Y18_N1 4 " "Info: 7: + IC(1.031 ns) + CELL(0.537 ns) = 9.259 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.152 ns ( 44.84 % ) " "Info: Total cell delay = 4.152 ns ( 44.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.107 ns ( 55.16 % ) " "Info: Total interconnect delay = 5.107 ns ( 55.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 2.111ns 0.299ns 0.443ns 0.460ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.943 ns" { CLOCK FLIPFLOP:FF0|Q AUX1 AUX1~clkctrl FLIPFLOP:FF5|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.943 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF5|Q {} } { 0.000ns 0.000ns 2.111ns 0.319ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.416ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 2.111ns 0.299ns 0.443ns 0.460ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { FLIPFLOP:FF3|Q FLIPFLOP:FF5|Q~0 FLIPFLOP:FF5|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.821 ns" { FLIPFLOP:FF3|Q {} FLIPFLOP:FF5|Q~0 {} FLIPFLOP:FF5|Q {} } { 0.000ns 0.317ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.943 ns" { CLOCK FLIPFLOP:FF0|Q AUX1 AUX1~clkctrl FLIPFLOP:FF5|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.943 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF5|Q {} } { 0.000ns 0.000ns 2.111ns 0.319ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.416ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 2.111ns 0.299ns 0.443ns 0.460ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "INICIA register register FLIPFLOP:FF3\|Q FLIPFLOP:FF5\|Q 420.17 MHz Internal " "Info: Clock \"INICIA\" Internal fmax is restricted to 420.17 MHz between source register \"FLIPFLOP:FF3\|Q\" and destination register \"FLIPFLOP:FF5\|Q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.821 ns + Longest register register " "Info: + Longest register to register delay is 0.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FLIPFLOP:FF3\|Q 1 REG LCFF_X3_Y18_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLIPFLOP:FF3|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.420 ns) 0.737 ns FLIPFLOP:FF5\|Q~0 2 COMB LCCOMB_X3_Y18_N4 1 " "Info: 2: + IC(0.317 ns) + CELL(0.420 ns) = 0.737 ns; Loc. = LCCOMB_X3_Y18_N4; Fanout = 1; COMB Node = 'FLIPFLOP:FF5\|Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { FLIPFLOP:FF3|Q FLIPFLOP:FF5|Q~0 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.821 ns FLIPFLOP:FF5\|Q 3 REG LCFF_X3_Y18_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.821 ns; Loc. = LCFF_X3_Y18_N5; Fanout = 2; REG Node = 'FLIPFLOP:FF5\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FLIPFLOP:FF5|Q~0 FLIPFLOP:FF5|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.504 ns ( 61.39 % ) " "Info: Total cell delay = 0.504 ns ( 61.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.317 ns ( 38.61 % ) " "Info: Total interconnect delay = 0.317 ns ( 38.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { FLIPFLOP:FF3|Q FLIPFLOP:FF5|Q~0 FLIPFLOP:FF5|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.821 ns" { FLIPFLOP:FF3|Q {} FLIPFLOP:FF5|Q~0 {} FLIPFLOP:FF5|Q {} } { 0.000ns 0.317ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INICIA destination 4.334 ns + Shortest register " "Info: + Shortest clock path from clock \"INICIA\" to destination register is 4.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns INICIA 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'INICIA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { INICIA } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.410 ns) 2.003 ns AUX1 2 COMB LCCOMB_X2_Y18_N12 1 " "Info: 2: + IC(0.594 ns) + CELL(0.410 ns) = 2.003 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { INICIA AUX1 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.000 ns) 2.766 ns AUX1~clkctrl 3 COMB CLKCTRL_G1 6 " "Info: 3: + IC(0.763 ns) + CELL(0.000 ns) = 2.766 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { AUX1 AUX1~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.334 ns FLIPFLOP:FF5\|Q 4 REG LCFF_X3_Y18_N5 2 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 4.334 ns; Loc. = LCFF_X3_Y18_N5; Fanout = 2; REG Node = 'FLIPFLOP:FF5\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { AUX1~clkctrl FLIPFLOP:FF5|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 44.90 % ) " "Info: Total cell delay = 1.946 ns ( 44.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.388 ns ( 55.10 % ) " "Info: Total interconnect delay = 2.388 ns ( 55.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { INICIA AUX1 AUX1~clkctrl FLIPFLOP:FF5|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { INICIA {} INICIA~combout {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF5|Q {} } { 0.000ns 0.000ns 0.594ns 0.763ns 1.031ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INICIA source 4.334 ns - Longest register " "Info: - Longest clock path from clock \"INICIA\" to source register is 4.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns INICIA 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'INICIA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { INICIA } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.410 ns) 2.003 ns AUX1 2 COMB LCCOMB_X2_Y18_N12 1 " "Info: 2: + IC(0.594 ns) + CELL(0.410 ns) = 2.003 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { INICIA AUX1 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.000 ns) 2.766 ns AUX1~clkctrl 3 COMB CLKCTRL_G1 6 " "Info: 3: + IC(0.763 ns) + CELL(0.000 ns) = 2.766 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { AUX1 AUX1~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.334 ns FLIPFLOP:FF3\|Q 4 REG LCFF_X3_Y18_N1 4 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 4.334 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 44.90 % ) " "Info: Total cell delay = 1.946 ns ( 44.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.388 ns ( 55.10 % ) " "Info: Total interconnect delay = 2.388 ns ( 55.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { INICIA AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { INICIA {} INICIA~combout {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 0.594ns 0.763ns 1.031ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { INICIA AUX1 AUX1~clkctrl FLIPFLOP:FF5|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { INICIA {} INICIA~combout {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF5|Q {} } { 0.000ns 0.000ns 0.594ns 0.763ns 1.031ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { INICIA AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { INICIA {} INICIA~combout {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 0.594ns 0.763ns 1.031ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { FLIPFLOP:FF3|Q FLIPFLOP:FF5|Q~0 FLIPFLOP:FF5|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.821 ns" { FLIPFLOP:FF3|Q {} FLIPFLOP:FF5|Q~0 {} FLIPFLOP:FF5|Q {} } { 0.000ns 0.317ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { INICIA AUX1 AUX1~clkctrl FLIPFLOP:FF5|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { INICIA {} INICIA~combout {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF5|Q {} } { 0.000ns 0.000ns 0.594ns 0.763ns 1.031ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { INICIA AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { INICIA {} INICIA~combout {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 0.594ns 0.763ns 1.031ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLIPFLOP:FF5|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { FLIPFLOP:FF5|Q {} } {  } {  } "" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLOCK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "FLIPFLOP:FF3\|Q FLIPFLOP:FF3\|Q CLOCK 1.925 ns " "Info: Found hold time violation between source  pin or register \"FLIPFLOP:FF3\|Q\" and destination pin or register \"FLIPFLOP:FF3\|Q\" for clock \"CLOCK\" (Hold time is 1.925 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.316 ns + Largest " "Info: + Largest clock skew is 2.316 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 9.259 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 9.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.787 ns) 3.877 ns FLIPFLOP:FF0\|Q 2 REG LCFF_X2_Y18_N1 4 " "Info: 2: + IC(2.111 ns) + CELL(0.787 ns) = 3.877 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { CLOCK FLIPFLOP:FF0|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 4.963 ns FLIPFLOP:FF1\|Q 3 REG LCFF_X2_Y18_N31 4 " "Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 4.963 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.787 ns) 6.193 ns FLIPFLOP:FF2\|Q 4 REG LCFF_X1_Y18_N31 2 " "Info: 4: + IC(0.443 ns) + CELL(0.787 ns) = 6.193 ns; Loc. = LCFF_X1_Y18_N31; Fanout = 2; REG Node = 'FLIPFLOP:FF2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.275 ns) 6.928 ns AUX1 5 COMB LCCOMB_X2_Y18_N12 1 " "Info: 5: + IC(0.460 ns) + CELL(0.275 ns) = 6.928 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { FLIPFLOP:FF2|Q AUX1 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.000 ns) 7.691 ns AUX1~clkctrl 6 COMB CLKCTRL_G1 6 " "Info: 6: + IC(0.763 ns) + CELL(0.000 ns) = 7.691 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { AUX1 AUX1~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 9.259 ns FLIPFLOP:FF3\|Q 7 REG LCFF_X3_Y18_N1 4 " "Info: 7: + IC(1.031 ns) + CELL(0.537 ns) = 9.259 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.152 ns ( 44.84 % ) " "Info: Total cell delay = 4.152 ns ( 44.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.107 ns ( 55.16 % ) " "Info: Total interconnect delay = 5.107 ns ( 55.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 2.111ns 0.299ns 0.443ns 0.460ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 6.943 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to source register is 6.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.787 ns) 3.877 ns FLIPFLOP:FF0\|Q 2 REG LCFF_X2_Y18_N1 4 " "Info: 2: + IC(2.111 ns) + CELL(0.787 ns) = 3.877 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { CLOCK FLIPFLOP:FF0|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.416 ns) 4.612 ns AUX1 3 COMB LCCOMB_X2_Y18_N12 1 " "Info: 3: + IC(0.319 ns) + CELL(0.416 ns) = 4.612 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { FLIPFLOP:FF0|Q AUX1 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.000 ns) 5.375 ns AUX1~clkctrl 4 COMB CLKCTRL_G1 6 " "Info: 4: + IC(0.763 ns) + CELL(0.000 ns) = 5.375 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { AUX1 AUX1~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.943 ns FLIPFLOP:FF3\|Q 5 REG LCFF_X3_Y18_N1 4 " "Info: 5: + IC(1.031 ns) + CELL(0.537 ns) = 6.943 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.719 ns ( 39.16 % ) " "Info: Total cell delay = 2.719 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.224 ns ( 60.84 % ) " "Info: Total interconnect delay = 4.224 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.943 ns" { CLOCK FLIPFLOP:FF0|Q AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.943 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 2.111ns 0.319ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.416ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 2.111ns 0.299ns 0.443ns 0.460ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.943 ns" { CLOCK FLIPFLOP:FF0|Q AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.943 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 2.111ns 0.319ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.416ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FLIPFLOP:FF3\|Q 1 REG LCFF_X3_Y18_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLIPFLOP:FF3|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns FLIPFLOP:FF3\|Q~0 2 COMB LCCOMB_X3_Y18_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X3_Y18_N0; Fanout = 1; COMB Node = 'FLIPFLOP:FF3\|Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { FLIPFLOP:FF3|Q FLIPFLOP:FF3|Q~0 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns FLIPFLOP:FF3\|Q 3 REG LCFF_X3_Y18_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FLIPFLOP:FF3|Q~0 FLIPFLOP:FF3|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { FLIPFLOP:FF3|Q FLIPFLOP:FF3|Q~0 FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { FLIPFLOP:FF3|Q {} FLIPFLOP:FF3|Q~0 {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 2.111ns 0.299ns 0.443ns 0.460ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.943 ns" { CLOCK FLIPFLOP:FF0|Q AUX1 AUX1~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.943 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 2.111ns 0.319ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.416ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { FLIPFLOP:FF3|Q FLIPFLOP:FF3|Q~0 FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { FLIPFLOP:FF3|Q {} FLIPFLOP:FF3|Q~0 {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK S FLIPFLOP:FF4\|Q 14.638 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"S\" through register \"FLIPFLOP:FF4\|Q\" is 14.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 9.259 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 9.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.787 ns) 3.877 ns FLIPFLOP:FF0\|Q 2 REG LCFF_X2_Y18_N1 4 " "Info: 2: + IC(2.111 ns) + CELL(0.787 ns) = 3.877 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { CLOCK FLIPFLOP:FF0|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 4.963 ns FLIPFLOP:FF1\|Q 3 REG LCFF_X2_Y18_N31 4 " "Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 4.963 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.787 ns) 6.193 ns FLIPFLOP:FF2\|Q 4 REG LCFF_X1_Y18_N31 2 " "Info: 4: + IC(0.443 ns) + CELL(0.787 ns) = 6.193 ns; Loc. = LCFF_X1_Y18_N31; Fanout = 2; REG Node = 'FLIPFLOP:FF2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.275 ns) 6.928 ns AUX1 5 COMB LCCOMB_X2_Y18_N12 1 " "Info: 5: + IC(0.460 ns) + CELL(0.275 ns) = 6.928 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { FLIPFLOP:FF2|Q AUX1 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.000 ns) 7.691 ns AUX1~clkctrl 6 COMB CLKCTRL_G1 6 " "Info: 6: + IC(0.763 ns) + CELL(0.000 ns) = 7.691 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { AUX1 AUX1~clkctrl } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 9.259 ns FLIPFLOP:FF4\|Q 7 REG LCFF_X3_Y18_N3 3 " "Info: 7: + IC(1.031 ns) + CELL(0.537 ns) = 9.259 ns; Loc. = LCFF_X3_Y18_N3; Fanout = 3; REG Node = 'FLIPFLOP:FF4\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { AUX1~clkctrl FLIPFLOP:FF4|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.152 ns ( 44.84 % ) " "Info: Total cell delay = 4.152 ns ( 44.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.107 ns ( 55.16 % ) " "Info: Total interconnect delay = 5.107 ns ( 55.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q AUX1 AUX1~clkctrl FLIPFLOP:FF4|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF4|Q {} } { 0.000ns 0.000ns 2.111ns 0.299ns 0.443ns 0.460ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.129 ns + Longest register pin " "Info: + Longest register to pin delay is 5.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FLIPFLOP:FF4\|Q 1 REG LCFF_X3_Y18_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y18_N3; Fanout = 3; REG Node = 'FLIPFLOP:FF4\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLIPFLOP:FF4|Q } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.438 ns) 0.950 ns S~0 2 COMB LCCOMB_X2_Y18_N10 1 " "Info: 2: + IC(0.512 ns) + CELL(0.438 ns) = 0.950 ns; Loc. = LCCOMB_X2_Y18_N10; Fanout = 1; COMB Node = 'S~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { FLIPFLOP:FF4|Q S~0 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.149 ns) 1.340 ns S~1 3 COMB LCCOMB_X2_Y18_N16 1 " "Info: 3: + IC(0.241 ns) + CELL(0.149 ns) = 1.340 ns; Loc. = LCCOMB_X2_Y18_N16; Fanout = 1; COMB Node = 'S~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { S~0 S~1 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(2.622 ns) 5.129 ns S 4 PIN PIN_L9 0 " "Info: 4: + IC(1.167 ns) + CELL(2.622 ns) = 5.129 ns; Loc. = PIN_L9; Fanout = 0; PIN Node = 'S'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { S~1 S } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/12011EAU020/TRABALHO08/Vhdl1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.209 ns ( 62.57 % ) " "Info: Total cell delay = 3.209 ns ( 62.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.920 ns ( 37.43 % ) " "Info: Total interconnect delay = 1.920 ns ( 37.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.129 ns" { FLIPFLOP:FF4|Q S~0 S~1 S } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.129 ns" { FLIPFLOP:FF4|Q {} S~0 {} S~1 {} S {} } { 0.000ns 0.512ns 0.241ns 1.167ns } { 0.000ns 0.438ns 0.149ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q AUX1 AUX1~clkctrl FLIPFLOP:FF4|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} AUX1 {} AUX1~clkctrl {} FLIPFLOP:FF4|Q {} } { 0.000ns 0.000ns 2.111ns 0.299ns 0.443ns 0.460ns 0.763ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.129 ns" { FLIPFLOP:FF4|Q S~0 S~1 S } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.129 ns" { FLIPFLOP:FF4|Q {} S~0 {} S~1 {} S {} } { 0.000ns 0.512ns 0.241ns 1.167ns } { 0.000ns 0.438ns 0.149ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 10:45:18 2021 " "Info: Processing ended: Mon May 24 10:45:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
