# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../PWM_Control.gen/sources_1/bd/Design_over/ipshared/7698" \
"../../../../PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_Upcounter_0_0/sim/Design_over_Upcounter_0_0.v" \
"../../../../PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_Comparator_0_0/sim/Design_over_Comparator_0_0.v" \
"../../../../PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_clk_wiz_0_0/Design_over_clk_wiz_0_0_clk_wiz.v" \
"../../../../PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_clk_wiz_0_0/Design_over_clk_wiz_0_0.v" \
"../../../../PWM_Control.ip_user_files/bd/Design_over/sim/Design_over.v" \
"../../../../PWM_Control.gen/sources_1/bd/Design_over/hdl/Design_over_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
