#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Sep 25 11:01:00 2020
# Process ID: 19804
# Current directory: C:/Users/39389/Desktop/Vivado_Workspace/PS_PL_demo_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18236 C:\Users\39389\Desktop\Vivado_Workspace\PS_PL_demo_2\PS_PL_demo_2.xpr
# Log file: C:/Users/39389/Desktop/Vivado_Workspace/PS_PL_demo_2/vivado.log
# Journal file: C:/Users/39389/Desktop/Vivado_Workspace/PS_PL_demo_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/39389/Desktop/Vivado_Workspace/PS_PL_demo_2/PS_PL_demo_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 904.004 ; gain = 256.277
update_compile_order -fileset sources_1
open_bd_design {C:/Users/39389/Desktop/Vivado_Workspace/PS_PL_demo_2/PS_PL_demo_2.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:module_ref:wave_gen1:1.0 - wave_gen1_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /wave_gen1_0/o_en(undef) and /processing_system7_0/Core0_nIRQ(intr)
Successfully read diagram <design_1> from BD file <C:/Users/39389/Desktop/Vivado_Workspace/PS_PL_demo_2/PS_PL_demo_2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.105 ; gain = 101.410
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 11:02:54 2020...
