$date
	Mon Oct 14 08:38:36 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! Dbar $end
$var wire 1 " Q $end
$var wire 1 # Qbar $end
$var wire 1 $ en $end
$var reg 1 % D $end
$var reg 1 & clk $end
$scope module ptd1 $end
$var wire 1 ' clk $end
$var wire 1 ( nclkd $end
$var wire 1 ) npulse $end
$var wire 1 $ ppulse $end
$upscope $end
$scope module latch1 $end
$var wire 1 " Q $end
$var wire 1 # Qbar $end
$var wire 1 ! R $end
$var wire 1 * R1 $end
$var wire 1 + S $end
$var wire 1 , S1 $end
$var wire 1 $ en $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z,
0+
x*
z)
z(
0'
0&
0%
z$
x#
x"
1!
$end
#2
1(
#3
1,
1)
#5
0$
#8
1*
#20
1&
1'
#22
0(
#40
0!
0&
0'
1%
1+
#42
1(
#60
1&
1'
#62
0(
#80
1!
0&
0'
0%
0+
#82
1(
#100
1&
1'
