hdlbits_testbenches/Edgecapture_0_tb.v:17: error: Unknown module type: top_module
2 error(s) during elaboration.
*** These modules were missing:
        top_module referenced 1 times.
***
Module file path: RaR/modules/Edgecapture.v
Testbench file path: hdlbits_testbenches/Edgecapture_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'RaR/simulations/Edgecapture_sim', 'RaR/modules/Edgecapture.v', 'hdlbits_testbenches/Edgecapture_0_tb.v']' returned non-zero exit status 2.
