#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000295220f6570 .scope module, "full_adder" "full_adder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "ca";
o0000029522036fb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000295220f6700_0 .net "a", 0 0, o0000029522036fb8;  0 drivers
o0000029522036fe8 .functor BUFZ 1, C4<z>; HiZ drive
v00000295220f67a0_0 .net "b", 0 0, o0000029522036fe8;  0 drivers
o0000029522037018 .functor BUFZ 1, C4<z>; HiZ drive
v00000295220f6840_0 .net "c", 0 0, o0000029522037018;  0 drivers
v00000295220fe970_0 .var "ca", 0 0;
v00000295220fea10_0 .var "s", 0 0;
E_0000029522034850 .event anyedge, v00000295220f6700_0, v00000295220f67a0_0, v00000295220f6840_0;
    .scope S_00000295220f6570;
T_0 ;
    %wait E_0000029522034850;
    %load/vec4 v00000295220f6700_0;
    %pad/u 2;
    %load/vec4 v00000295220f67a0_0;
    %pad/u 2;
    %add;
    %load/vec4 v00000295220f6840_0;
    %pad/u 2;
    %add;
    %split/vec4 1;
    %store/vec4 v00000295220fea10_0, 0, 1;
    %store/vec4 v00000295220fe970_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "full_adder.v";
