module top_module(
  input a,
  input b,
  output out
);
// Declare the logical AND gate
assign out = a & b;
endmodule
