,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/darklife/darkriscv.git,2018-08-19 18:55:50+00:00,opensouce RISC-V cpu core implemented in Verilog from scratch in one night!,266,darklife/darkriscv,145329615,Verilog,darkriscv,2277,1871,2024-04-12 00:31:12+00:00,"['riscv', 'processor-design', 'rv32i', 'rv32e', 'verilog', 'risc-v', 'fpga', 'rtl', 'softcore', 'core', 'processor', 'cpu']",https://api.github.com/licenses/bsd-3-clause
1,https://github.com/Lichee-Pi/Tang_E203_Mini.git,2018-08-13 03:12:11+00:00,LicheeTang 蜂鸟E203 Core,62,Lichee-Pi/Tang_E203_Mini,144523507,Verilog,Tang_E203_Mini,1861,182,2024-03-17 21:24:14+00:00,"['risc-v', 'fpga', 'licheetang', 'e203']",None
2,https://github.com/cxdzyq1110/NPU_on_FPGA.git,2018-08-05 04:54:01+00:00,在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。,34,cxdzyq1110/NPU_on_FPGA,143584361,Verilog,NPU_on_FPGA,1884,145,2024-04-11 05:14:10+00:00,[],https://api.github.com/licenses/bsd-2-clause
3,https://github.com/Lichee-Pi/Tang_FPGA_Examples.git,2018-08-13 02:59:12+00:00,LicheeTang FPGA Examples,46,Lichee-Pi/Tang_FPGA_Examples,144522384,Verilog,Tang_FPGA_Examples,1397,117,2024-03-14 13:46:16+00:00,"['fpga', 'anlogic', 'licheetang']",None
4,https://github.com/tomverbeure/rt.git,2018-09-21 03:46:28+00:00,A Full Hardware Real-Time Ray-Tracer,13,tomverbeure/rt,149706522,Verilog,rt,1556,84,2024-03-30 04:09:46+00:00,[],None
5,https://github.com/SymbioticEDA/MARLANN.git,2018-08-26 10:11:36+00:00,Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks,17,SymbioticEDA/MARLANN,146170212,Verilog,MARLANN,1633,82,2024-02-20 06:19:21+00:00,[],None
6,https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16.git,2018-09-09 09:55:31+00:00,FPGA/AES/LeNet/VGG16,21,zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16,148012776,Verilog,FPGA-Accelerator-for-AES-LeNet-VGG16,1339,78,2024-03-21 04:18:24+00:00,[],None
7,https://github.com/matt-kimball/toygpu.git,2018-09-03 17:17:09+00:00,A simple GPU on a TinyFPGA BX,13,matt-kimball/toygpu,147233787,Verilog,toygpu,71,76,2024-01-23 03:06:45+00:00,"['tinyfpga-bx', 'raspberry-pi', 'gpu']",None
8,https://github.com/gundambox/DIY_OpenMIPS.git,2018-09-05 16:25:55+00:00,實作《自己動手寫CPU》書上的程式碼,16,gundambox/DIY_OpenMIPS,147547667,Verilog,DIY_OpenMIPS,1074,56,2024-04-06 04:03:57+00:00,[],None
9,https://github.com/smunaut/iua.git,2018-09-05 16:15:28+00:00,ice40 USB Analyzer,7,smunaut/iua,147546333,Verilog,iua,24,56,2023-12-06 07:25:56+00:00,[],None
10,https://github.com/gtjennings1/HyperBUS.git,2018-08-08 15:04:33+00:00,A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs,13,gtjennings1/HyperBUS,144030292,Verilog,HyperBUS,420,55,2024-04-08 10:13:48+00:00,[],None
11,https://github.com/furrtek/VirtualTap.git,2018-09-02 11:13:04+00:00,Mod kit for the Virtual Boy to make it output VGA or RGB video,11,furrtek/VirtualTap,147078127,Verilog,VirtualTap,2887,55,2024-02-27 18:44:43+00:00,"['virtualboy', 'nintendo', 'virtual-boy', 'cpld', 'video', 'electronics']",https://api.github.com/licenses/gpl-2.0
12,https://github.com/raymondrc/FPGA-SM3-HASH.git,2018-08-05 01:53:46+00:00,Description of Chinese SM3 Hash algorithm with Verilog HDL,18,raymondrc/FPGA-SM3-HASH,143575767,Verilog,FPGA-SM3-HASH,462,42,2024-04-11 12:45:03+00:00,"['sm3', 'fpga', 'verilog']",https://api.github.com/licenses/mit
13,https://github.com/aswaterman/trainwreck.git,2018-10-04 22:40:06+00:00,Original RISC-V 1.0 implementation.  Not supported.,14,aswaterman/trainwreck,151644574,Verilog,trainwreck,941,38,2024-03-07 17:46:57+00:00,[],None
14,https://github.com/ustb-owl/Uranus.git,2018-09-22 05:32:28+00:00,Uranus MIPS processor by MaxXing & USTB NSCSCC team,11,ustb-owl/Uranus,149848590,Verilog,Uranus,8808,35,2023-11-13 04:47:35+00:00,"['fpga', 'verilog', 'mips', 'cpu', 'risc']",https://api.github.com/licenses/gpl-3.0
15,https://github.com/altASIC/Open-CryptoNight-ASIC.git,2018-10-08 18:43:48+00:00,Open source hardware implementation of classic CryptoNight,18,altASIC/Open-CryptoNight-ASIC,152129081,Verilog,Open-CryptoNight-ASIC,55,35,2024-02-01 23:07:19+00:00,[],https://api.github.com/licenses/apache-2.0
16,https://github.com/psnjk/SimpleCache.git,2018-09-29 16:18:12+00:00,Simple cache design implementation in verilog,10,psnjk/SimpleCache,150881851,Verilog,SimpleCache,6318,29,2024-04-07 07:10:13+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/mattvenn/ws2812-core.git,2018-08-31 16:30:28+00:00,verilog core for ws2812 leds,2,mattvenn/ws2812-core,146917214,Verilog,ws2812-core,742,29,2024-01-16 15:56:35+00:00,[],None
18,https://github.com/wd5gnr/verifla.git,2018-08-26 22:28:47+00:00,Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm,5,wd5gnr/verifla,146221089,Verilog,verifla,1069,27,2024-04-02 01:43:28+00:00,"['ice40', 'max10', 'fpga', 'verilog', 'max1000', 'lattice', 'icestorm', 'icestick']",None
19,https://github.com/ahegazy/aes.git,2018-09-08 22:30:12+00:00,Advanced encryption standard implementation in verilog.,9,ahegazy/aes,147974511,Verilog,aes,1027,25,2024-02-12 16:02:14+00:00,[],https://api.github.com/licenses/mit
20,https://github.com/KorotkiyEugene/digital_lab.git,2018-09-02 13:10:12+00:00,"Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Electronics faculty",15,KorotkiyEugene/digital_lab,147086086,Verilog,digital_lab,15093,25,2024-03-13 20:42:19+00:00,[],https://api.github.com/licenses/mit
21,https://github.com/kgpai94/ECC-Encryption-System.git,2018-09-24 03:20:18+00:00,This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Elliptic Curve Cryptography. This project was implemented using a spartan 3 FPGA kit.,10,kgpai94/ECC-Encryption-System,150048982,Verilog,ECC-Encryption-System,7,25,2024-03-11 23:24:32+00:00,"['verilog', 'fpga', 'eccv-2018', 'encryption']",None
22,https://github.com/hkhajanchi/fpga-pid.git,2018-09-21 22:41:54+00:00,Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA,9,hkhajanchi/fpga-pid,149825777,Verilog,fpga-pid,10,22,2024-02-28 06:32:06+00:00,[],None
23,https://github.com/sevvalmehder/32-bit-MIPS-Processor.git,2018-09-19 18:15:11+00:00,A 32-bit MIPS processor used Altera Quartus II with Verilog.,12,sevvalmehder/32-bit-MIPS-Processor,149493290,Verilog,32-bit-MIPS-Processor,568,21,2024-02-27 15:55:42+00:00,"['mips', 'register', 'opcodes', 'datapath', 'processor', 'altera', 'quartus']",None
24,https://github.com/siorpaes/BareBonesCortexM0.git,2018-09-17 08:17:30+00:00,Extremely basic CortexM0 SoC based on ARM DesignStart Eval,9,siorpaes/BareBonesCortexM0,149091836,Verilog,BareBonesCortexM0,109,20,2024-02-26 18:19:34+00:00,"['mcu', 'cortex-m0', 'fpga', 'rtl', 'verilog', 'soc', 'hardware-designs', 'xilinx-vivado', 'vivado']",None
25,https://github.com/gundy/tinyfpga-bx-game-soc.git,2018-09-11 05:31:39+00:00,A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games,6,gundy/tinyfpga-bx-game-soc,148265382,Verilog,tinyfpga-bx-game-soc,1803,20,2023-11-12 07:17:28+00:00,[],
26,https://github.com/quzard/FPGA_Vending_Machine.git,2018-09-11 05:36:50+00:00,东南大学信息学院大三短学期FPGA课程设计——售货机,6,quzard/FPGA_Vending_Machine,148265828,Verilog,FPGA_Vending_Machine,26518,19,2024-01-05 06:22:55+00:00,[],None
27,https://github.com/zhangkunming0216/FIFO_-asynchronous.git,2018-08-26 04:15:00+00:00,异步FIFO的内部实现,10,zhangkunming0216/FIFO_-asynchronous,146150611,Verilog,FIFO_-asynchronous,421,19,2023-01-13 16:48:12+00:00,[],None
28,https://github.com/salcanmor/SRAM-tester-for-Cmod-A7-35T.git,2018-09-26 23:04:06+00:00,Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T,4,salcanmor/SRAM-tester-for-Cmod-A7-35T,150499967,Verilog,SRAM-tester-for-Cmod-A7-35T,68,18,2024-03-25 14:53:38+00:00,[],https://api.github.com/licenses/mit
29,https://github.com/coole198669/viterbi_decoder.git,2018-10-05 15:07:18+00:00,Hardware Viterbi Decoder in verilog,3,coole198669/viterbi_decoder,151738573,Verilog,viterbi_decoder,10565,18,2024-02-28 09:39:34+00:00,"['verilog-project', 'viterbi-decoder']",None
30,https://github.com/Obs01ete/tof-driver.git,2018-10-06 17:21:34+00:00,Small FPGA project to connect a TOF camera to Blackfin,2,Obs01ete/tof-driver,151863926,Verilog,tof-driver,113,18,2024-02-23 09:42:49+00:00,[],https://api.github.com/licenses/mit
31,https://github.com/JoshuaEbenezer/FFT-cordic-HDL.git,2018-09-06 10:19:20+00:00,FFT implementation using CORDIC algorithm written in Verilog.,7,JoshuaEbenezer/FFT-cordic-HDL,147656480,Verilog,FFT-cordic-HDL,523,17,2024-03-26 08:32:51+00:00,"['verilog', 'cordic-algorithm']",https://api.github.com/licenses/gpl-3.0
32,https://github.com/zhelnio/ddec.git,2018-09-06 14:55:59+00:00,Digital Design Express Course,7,zhelnio/ddec,147690299,Verilog,ddec,24819,16,2023-12-07 21:56:06+00:00,[],https://api.github.com/licenses/mit
33,https://github.com/02stevenyang850527/CVSD.git,2018-08-13 14:27:36+00:00,"Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring",1,02stevenyang850527/CVSD,144591027,Verilog,CVSD,9458,15,2024-04-01 13:03:51+00:00,[],None
34,https://github.com/attie/led_matrix_tinyfpga_a2.git,2018-09-21 16:56:18+00:00,Driving an LED Matrix with a TinyFPGA,3,attie/led_matrix_tinyfpga_a2,149792552,Verilog,led_matrix_tinyfpga_a2,2723,15,2024-04-08 22:23:51+00:00,[],None
35,https://github.com/ikanoano/arty-videocap.git,2018-08-20 21:14:27+00:00,Repeat and capture the video signal with Digilent Arty-A7 and a video extender board.,1,ikanoano/arty-videocap,145471244,Verilog,arty-videocap,993,15,2023-11-10 04:50:31+00:00,[],None
36,https://github.com/jeremytregunna/ksa.git,2018-10-08 05:21:30+00:00,Kogge-Stone Adder in Verilog,8,jeremytregunna/ksa,152022444,Verilog,ksa,39,14,2023-10-30 10:33:14+00:00,[],
37,https://github.com/Fabien-Chouteau/Ada-PicoRV32-example.git,2018-08-22 19:03:18+00:00,Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA,3,Fabien-Chouteau/Ada-PicoRV32-example,145751017,Verilog,Ada-PicoRV32-example,34,14,2023-09-06 05:21:44+00:00,[],None
38,https://github.com/mcleod-ideafix/fpga_tv.git,2018-10-08 20:31:12+00:00,Some crazy experiments about using a FPGA to transmit a TV signal old-style,0,mcleod-ideafix/fpga_tv,152142712,Verilog,fpga_tv,619,13,2020-05-24 21:38:09+00:00,[],https://api.github.com/licenses/gpl-3.0
39,https://github.com/MinatsuT/CYC1000_SDRAM.git,2018-09-06 14:39:57+00:00,A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board),0,MinatsuT/CYC1000_SDRAM,147687933,Verilog,CYC1000_SDRAM,567,12,2023-10-16 17:19:34+00:00,"['fpga', 'cyclone-10lp', 'cyc1000', 'sdram', 'quartus-prime', 'sdram-controller', 'nios2']",None
40,https://github.com/lawrie/tiny_soc.git,2018-09-17 07:40:57+00:00,"Picorv32 SoC on the TinyFPGA BX,  for games etc.",2,lawrie/tiny_soc,149087497,Verilog,tiny_soc,627,12,2023-09-08 17:45:08+00:00,[],
41,https://github.com/andy-west/fpga-pong.git,2018-08-03 17:06:52+00:00,Simple table tennis game implemented in Verilog for the DE0-Nano,2,andy-west/fpga-pong,143453443,Verilog,fpga-pong,8413,11,2023-12-07 20:27:22+00:00,[],https://api.github.com/licenses/mit
42,https://github.com/zephray/CSTroN.git,2018-08-16 14:55:06+00:00,FPGA-based CSTN monitor,1,zephray/CSTroN,145002628,Verilog,CSTroN,532,10,2024-02-24 04:47:38+00:00,[],None
43,https://github.com/AdityaChavan/Digital-Design-with-Verilog.git,2018-09-10 21:47:02+00:00,Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generation.,3,AdityaChavan/Digital-Design-with-Verilog,148223215,Verilog,Digital-Design-with-Verilog,16519,10,2024-01-17 07:45:20+00:00,[],None
44,https://github.com/odedyo/Median-filter-verilog-.git,2018-09-02 17:27:37+00:00,Design a median filter for a Generic RGB image.,4,odedyo/Median-filter-verilog-,147106839,Verilog,Median-filter-verilog-,1140,9,2023-09-15 01:05:43+00:00,[],None
45,https://github.com/aryarenj/Convolutional-Neutral-Network-on-FPGA.git,2018-09-12 14:03:43+00:00,CNN on Artix-7 FPGA to perform pattern detection from a pool of objects,6,aryarenj/Convolutional-Neutral-Network-on-FPGA,148489956,Verilog,Convolutional-Neutral-Network-on-FPGA,713,9,2024-03-15 04:18:22+00:00,[],None
46,https://github.com/FlyGinger/MIPS-pipeline-CPU.git,2018-09-30 13:59:48+00:00,,1,FlyGinger/MIPS-pipeline-CPU,150972078,Verilog,MIPS-pipeline-CPU,62,8,2022-07-31 11:30:21+00:00,"['verilog', 'mips', 'pipeline', 'cpu']",None
47,https://github.com/ZixuanJiang/dnnweaver.git,2018-09-24 16:27:29+00:00,fork from bitbucket.org/hsharma35/dnnweaver.public,4,ZixuanJiang/dnnweaver,150133337,Verilog,dnnweaver,82500,8,2023-07-19 08:04:01+00:00,[],https://api.github.com/licenses/apache-2.0
48,https://github.com/MiSTer-devel/ZX81_MiSTer.git,2018-08-29 09:15:55+00:00,ZX81 for MiSTer,14,MiSTer-devel/ZX81_MiSTer,146575392,Verilog,ZX81_MiSTer,12082,8,2024-01-31 16:05:43+00:00,[],None
49,https://github.com/ji1udd/SDR-3.git,2018-10-06 12:39:37+00:00,,3,ji1udd/SDR-3,151838621,Verilog,SDR-3,47868,8,2024-03-03 16:24:01+00:00,[],None
50,https://github.com/louisliuwei/Xilinx-OpenHW-Contest.git,2018-09-17 12:28:31+00:00,Xilinx OpenHW Contest Source Code,3,louisliuwei/Xilinx-OpenHW-Contest,149121841,Verilog,Xilinx-OpenHW-Contest,23250,6,2023-01-31 15:20:07+00:00,[],None
51,https://github.com/wd5gnr/DensePackDecimal.git,2018-10-09 14:10:40+00:00,Need to fit 3 decimal digits in 10 bits with no multiplying or dividing? Here you go...,1,wd5gnr/DensePackDecimal,152262661,Verilog,DensePackDecimal,2,6,2023-11-17 22:19:04+00:00,[],None
52,https://github.com/CreeperLin/Arch2018.git,2018-09-16 16:54:01+00:00,Project resources for System(I) 2018 Fall,3,CreeperLin/Arch2018,149016165,Verilog,Arch2018,436,6,2019-10-19 03:44:06+00:00,"['fpga', 'riscv32']",None
53,https://github.com/276921237/pcie_rgmii.git,2018-08-05 02:32:06+00:00,PCIE网卡项目，实现网口数据精确时间戳上报,8,276921237/pcie_rgmii,143577563,Verilog,pcie_rgmii,46,6,2024-03-06 09:47:15+00:00,[],None
54,https://github.com/AmeerAbdelhadi/Cell-Based_Mixed-Timing_FIFO.Synopsys_Flow.git,2018-08-21 09:05:32+00:00,This package includes a complete design framework based on Synopsys tools for mixed asp* asynchronous and clocked synchronous cell-based FIFOs,4,AmeerAbdelhadi/Cell-Based_Mixed-Timing_FIFO.Synopsys_Flow,145537295,Verilog,Cell-Based_Mixed-Timing_FIFO.Synopsys_Flow,61,6,2021-12-20 20:22:15+00:00,[],None
55,https://github.com/DGP1997/MVB.git,2018-09-27 00:35:32+00:00,multiple functions vehicle bus,9,DGP1997/MVB,150506450,Verilog,MVB,53,6,2022-11-27 15:48:22+00:00,[],None
56,https://github.com/jinyub/ddr2_write_read.git,2018-08-20 08:33:09+00:00,ddr2 write and read simulation,0,jinyub/ddr2_write_read,145389341,Verilog,ddr2_write_read,33,6,2021-05-08 10:24:06+00:00,[],None
57,https://github.com/RJ722/serial-adder-verilog.git,2018-10-05 16:03:00+00:00,Verilog HDL code for Serial Adder,2,RJ722/serial-adder-verilog,151745998,Verilog,serial-adder-verilog,7,6,2022-11-22 07:36:26+00:00,[],https://api.github.com/licenses/mit
58,https://github.com/ConchuOD/fpga_adpll.git,2018-10-07 18:21:47+00:00,FPGA based ADPLL Network in Verilog - Elec&Comp Eng Masters Project 2019,2,ConchuOD/fpga_adpll,151971755,Verilog,fpga_adpll,67996,6,2023-12-04 10:31:53+00:00,[],
59,https://github.com/aabotaleb/CU-FPGA-Satellite-images-streaming-on-ZYNQ-XC7Z020.git,2018-10-10 16:29:59+00:00,,2,aabotaleb/CU-FPGA-Satellite-images-streaming-on-ZYNQ-XC7Z020,152455180,Verilog,CU-FPGA-Satellite-images-streaming-on-ZYNQ-XC7Z020,44,5,2024-03-27 12:41:12+00:00,[],https://api.github.com/licenses/apache-2.0
60,https://github.com/danilo-bc/edge-detect.git,2018-10-04 02:02:30+00:00,Studies on basic edge detection algorithms for future Stochastic Computing applications,3,danilo-bc/edge-detect,151506392,Verilog,edge-detect,548,5,2024-03-20 12:58:34+00:00,[],None
61,https://github.com/mcleod-ideafix/spi_master.git,2018-10-08 18:38:51+00:00,A SPI master interface core for CPLD/FPGA,0,mcleod-ideafix/spi_master,152128439,Verilog,spi_master,21,5,2023-05-12 06:23:58+00:00,"['verilog', 'spi', 'fpga', 'cpld']",https://api.github.com/licenses/gpl-3.0
62,https://github.com/jiegec/learn-licheetang.git,2018-10-07 08:24:04+00:00,,0,jiegec/learn-licheetang,151920433,Verilog,learn-licheetang,8,5,2024-01-07 10:43:31+00:00,[],None
63,https://github.com/AlbertYang0112/AZProcessor.git,2018-08-12 12:29:14+00:00,An implementation of the AZ processor,4,AlbertYang0112/AZProcessor,144464869,Verilog,AZProcessor,998,5,2024-04-10 04:08:43+00:00,[],None
64,https://github.com/shubhamsingh5/ece552-project.git,2018-10-10 21:10:10+00:00,,2,shubhamsingh5/ece552-project,152490359,Verilog,ece552-project,1608,5,2023-10-13 23:53:34+00:00,[],None
65,https://github.com/upscale-project/case-studies.git,2018-09-19 17:23:24+00:00,Case studies,2,upscale-project/case-studies,149486914,Verilog,case-studies,35,5,2021-10-27 14:59:13+00:00,[],None
66,https://github.com/zhanxn87/awgn_boxmuller.git,2018-09-04 15:31:15+00:00,AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.,4,zhanxn87/awgn_boxmuller,147368098,Verilog,awgn_boxmuller,2530,5,2024-03-07 19:00:08+00:00,[],https://api.github.com/licenses/mit
67,https://github.com/marqs85/pulpino_qsys_test.git,2018-09-16 09:46:04+00:00,,2,marqs85/pulpino_qsys_test,148982201,Verilog,pulpino_qsys_test,19,5,2024-03-30 13:57:22+00:00,[],None
68,https://github.com/hushon/Tiny-RISCV-CPU.git,2018-09-17 06:33:58+00:00,Mini RISC-V CPU,2,hushon/Tiny-RISCV-CPU,149079484,Verilog,Tiny-RISCV-CPU,146,5,2024-04-02 17:40:29+00:00,"['risc-v', 'microarchitecture', 'cpu']",https://api.github.com/licenses/mit
69,https://github.com/ztsorojev/Number-Classification.git,2018-10-07 06:05:11+00:00,Implemented a Single Layer of Neural Network in Verilog which recognizes a hand written number from an image.,1,ztsorojev/Number-Classification,151911238,Verilog,Number-Classification,119,5,2022-04-29 12:52:56+00:00,[],None
70,https://github.com/mattvenn/ds2604-sram-driver.git,2018-09-08 18:47:15+00:00,verilog and testbench for ds2604 8k x 8bit SRAM driver,1,mattvenn/ds2604-sram-driver,147960688,Verilog,ds2604-sram-driver,2310,4,2023-04-07 13:10:28+00:00,[],None
71,https://github.com/gonultasbu/PicoTETRIS.git,2018-08-10 21:32:06+00:00,"Tetris game written for PicoBlaze softprocessor that runs on a Spartan 3E FPGA, VGA interface written with Verilog.",1,gonultasbu/PicoTETRIS,144334019,Verilog,PicoTETRIS,1916,4,2023-05-11 13:32:21+00:00,"['tetris', 'picoblaze', 'assembly', 'verilog-hdl']",https://api.github.com/licenses/apache-2.0
72,https://github.com/Emilylulu/Memory-transfer-implementation-by-Verilog.git,2018-08-07 22:48:58+00:00,,1,Emilylulu/Memory-transfer-implementation-by-Verilog,143934408,Verilog,Memory-transfer-implementation-by-Verilog,128,4,2019-12-02 08:43:40+00:00,[],None
73,https://github.com/RickyTino/MangoMIPS_2018.git,2018-08-22 16:27:18+00:00,A simple 5-stage pipelined MIPS CPU.,0,RickyTino/MangoMIPS_2018,145734996,Verilog,MangoMIPS_2018,70,4,2023-08-14 07:54:16+00:00,[],None
74,https://github.com/ovpanait/fpga-zynq.git,2018-09-11 06:30:45+00:00,HDL + Linux on Arty Z7-20,0,ovpanait/fpga-zynq,148271115,Verilog,fpga-zynq,325,4,2022-06-14 23:44:50+00:00,"['fpga', 'verilog', 'bitcoin', 'zynq', 'arty']",None
75,https://github.com/fluorine21/Triple-Buffer.git,2018-10-07 03:57:27+00:00,A General Purpose Triple Frame Buffer,2,fluorine21/Triple-Buffer,151904248,Verilog,Triple-Buffer,19066,4,2022-07-20 15:51:29+00:00,[],https://api.github.com/licenses/gpl-3.0
76,https://github.com/horaceyoung/NTU-Computer-Science-Coursework-Lecture-Notes-Tutorial-And-Mindmaps.git,2018-08-21 04:43:25+00:00,"This repository is to share the course materials that I have collected over the time, including lecture notes, tutorials, and well-organized mindmaps generated with Xmind",1,horaceyoung/NTU-Computer-Science-Coursework-Lecture-Notes-Tutorial-And-Mindmaps,145507457,Verilog,NTU-Computer-Science-Coursework-Lecture-Notes-Tutorial-And-Mindmaps,196888,4,2024-02-01 06:59:20+00:00,[],None
77,https://github.com/418-teapot/Immunity-M0.git,2018-09-05 13:14:14+00:00,A MIPS32 Release 1 CPU (only for test),0,418-teapot/Immunity-M0,147520230,Verilog,Immunity-M0,78,4,2023-01-28 06:34:48+00:00,[],https://api.github.com/licenses/gpl-3.0
78,https://github.com/Time0o/z80-verilog.git,2018-08-15 20:55:06+00:00,A Thoroughly Tested Verilog Implementation of a Z80 Compatible Processor Architecture,0,Time0o/z80-verilog,144902498,Verilog,z80-verilog,28665,4,2024-01-02 09:27:14+00:00,"['processor', 'hardware', 'embedded']",https://api.github.com/licenses/mit
79,https://github.com/hhping/i2c_code.git,2018-08-12 03:40:43+00:00,这套I2C代码已经经过板上验证。在九州探测器版验证过通过。,2,hhping/i2c_code,144435414,Verilog,i2c_code,12,4,2024-04-08 14:19:30+00:00,[],None
80,https://github.com/rmoral45/PCS_100GbE.git,2018-09-20 15:28:45+00:00,,0,rmoral45/PCS_100GbE,149630991,Verilog,PCS_100GbE,101740,4,2023-10-09 03:14:23+00:00,[],None
81,https://github.com/truhlikfredy/neopixel-hw-controller-hardware.git,2018-08-02 20:54:27+00:00,Hardware verilog peripheral to drive neopixel LEDs using hw implementation of the protocol,0,truhlikfredy/neopixel-hw-controller-hardware,143344034,Verilog,neopixel-hw-controller-hardware,667,4,2022-08-25 22:31:16+00:00,[],https://api.github.com/licenses/mit
82,https://github.com/hattonl/computer_architecture.git,2018-09-17 15:16:37+00:00,,0,hattonl/computer_architecture,149145174,Verilog,computer_architecture,52,3,2023-12-18 09:41:07+00:00,[],None
83,https://github.com/GabrielTofvesson/FreeCPU.git,2018-10-11 23:08:09+00:00,A CPU described in HDL for the Cyclone IV EP4CE6E22C8N,2,GabrielTofvesson/FreeCPU,152666281,Verilog,FreeCPU,55,3,2018-12-14 10:28:24+00:00,[],https://api.github.com/licenses/gpl-3.0
84,https://github.com/University-Archive/LC-AUT.git,2018-10-10 18:33:32+00:00,Logical Circuits Course @ AUT,0,University-Archive/LC-AUT,152471409,Verilog,LC-AUT,449249,3,2023-01-28 17:18:33+00:00,[],None
85,https://github.com/conangit/fpga_ax309.git,2018-08-10 15:46:55+00:00,基于黑金AX309开发板的教程实验,2,conangit/fpga_ax309,144305329,Verilog,fpga_ax309,995,3,2024-02-25 12:16:08+00:00,[],None
86,https://github.com/awlevin/WiscArchitecture.git,2018-10-05 23:29:45+00:00,A fully functional processor with a proprietary instruction set architecture.,0,awlevin/WiscArchitecture,151788244,Verilog,WiscArchitecture,2706,3,2023-03-07 16:47:39+00:00,[],None
87,https://github.com/shanwadnaveen/apb2ic.git,2018-08-12 17:55:32+00:00,APB to I2C converter Design & TB,1,shanwadnaveen/apb2ic,144488878,Verilog,apb2ic,434,3,2023-09-15 09:58:31+00:00,[],None
88,https://github.com/TeemoKill/50002-Full-Adder-Tester-with-Mojo-IO-Shield.git,2018-09-28 19:45:57+00:00,"yes, it is",1,TeemoKill/50002-Full-Adder-Tester-with-Mojo-IO-Shield,150787630,Verilog,50002-Full-Adder-Tester-with-Mojo-IO-Shield,667,3,2018-10-01 06:45:57+00:00,[],None
89,https://github.com/ayushc13/Implementation-of-Brick-Smasher-game-using-HDL-verilog-on-FPGA.git,2018-08-20 15:12:24+00:00,"A virtual/video game is simulation of a real world sport/game or a scenario, traditionally implemented on a digital systems such as a computer or a dedicated hardware gaming console, generally using traditional sequential programming languages, mainly C/C++. In this project we implement the electronic BRICK SMASHER game which is based on real world BRICK SMASHER game on FPGA (Field Programmable Gate Array) using Verilog HDL. Implementation in HDL (Hardware Description Language) is quite different from Implementation in sequential languages mainly because of the parallel nature of the HDLs, where sequential language code is executed by a digital core step by step, HDL code describes the functioning of a digital hardware, it is taken by synthesis tools that try to find a digital hardware implementation of the description, thus there is no step by step execution of the statement of HDL, and each statement is a smaller circuit in itself. The system is implemented on FPGA, which are modern programmable logic devices, i.e. we can program almost any digital function in it. Newer FPGA are capable of holding complete systems on them. They are called field programmable as they can be reprogrammed after manufacturing when they are in the field. They are sometimes called ‘sea of gates’, as that is what they exactly are, they consist of millions CLB (Complex Logic Blocks) arranged in a matrix interconnected by a network of programmable fuses. Each CLB is capable of implementing 3-4 input logic functions through LUTs (Look-up Table) and Flip Flops, exact capabilities of the CLBs depend on the Architecture of particular FPGA family.",0,ayushc13/Implementation-of-Brick-Smasher-game-using-HDL-verilog-on-FPGA,145433878,Verilog,Implementation-of-Brick-Smasher-game-using-HDL-verilog-on-FPGA,35,3,2021-05-13 22:52:02+00:00,[],None
90,https://github.com/KeitetsuWorks/SDSoC-PYNQ-Z1.git,2018-08-18 15:52:06+00:00,"PYNQ-Z1 SDSoC Platform created for SDx 2017.4.1, Vivado 2017.4.1, and PetaLinux 2017.4.",0,KeitetsuWorks/SDSoC-PYNQ-Z1,145232830,Verilog,SDSoC-PYNQ-Z1,12,3,2019-10-17 15:05:01+00:00,[],None
91,https://github.com/f6fvy/fpga_vga_demo.git,2018-09-20 19:15:41+00:00,VGA demo on a low-cost Chinese FPGA Cyclone IV dvpt board A-C4E6E10 ,0,f6fvy/fpga_vga_demo,149658407,Verilog,fpga_vga_demo,77,3,2023-06-09 06:31:30+00:00,[],None
92,https://github.com/opalkelly-opensource/frontpanel-hls.git,2018-08-08 21:36:15+00:00,Simple project demonstrating a method of interfacing the Opal Kelly FrontPanel interface with a Vivado HLS module.,0,opalkelly-opensource/frontpanel-hls,144069984,Verilog,frontpanel-hls,7740,3,2023-01-28 03:48:36+00:00,[],https://api.github.com/licenses/mit
93,https://github.com/MiSTer-devel/Jupiter_MiSTer.git,2018-09-07 00:32:45+00:00,Jupiter Ace for MiSTer,7,MiSTer-devel/Jupiter_MiSTer,147749100,Verilog,Jupiter_MiSTer,6838,3,2023-03-01 17:17:46+00:00,[],None
94,https://github.com/mithro/litex-buildenv-arty-yosys-xilinx.git,2018-10-04 23:45:56+00:00,Attempt to use Yosys for synthesis with Vivado for place and route on a SoC generated by LiteX for the Digilent Arty board.,1,mithro/litex-buildenv-arty-yosys-xilinx,151649414,Verilog,litex-buildenv-arty-yosys-xilinx,18209,3,2022-05-05 06:31:41+00:00,[],None
95,https://github.com/kodera2t/FPGA_samples.git,2018-08-07 06:52:29+00:00,,0,kodera2t/FPGA_samples,143832309,Verilog,FPGA_samples,11,3,2021-02-04 16:59:49+00:00,[],None
96,https://github.com/m-okada/CPU2908.git,2018-08-27 09:01:43+00:00,,0,m-okada/CPU2908,146273127,Verilog,CPU2908,14910,3,2021-02-20 13:25:05+00:00,[],None
97,https://github.com/chiseng/full-bit-adder.git,2018-10-04 09:34:41+00:00,,0,chiseng/full-bit-adder,151548608,Verilog,full-bit-adder,25025,3,2019-01-08 13:43:21+00:00,[],https://api.github.com/licenses/mit
98,https://github.com/monsij/hardware_modelling.git,2018-09-14 05:58:40+00:00,A repository with common digital circuit models made with System Verilog.,0,monsij/hardware_modelling,148742372,Verilog,hardware_modelling,9,2,2019-09-04 06:34:45+00:00,['systemverilog'],https://api.github.com/licenses/mit
99,https://github.com/bansheng/Composition_principle.git,2018-08-25 01:59:13+00:00,MIPS_CPU 实现动态分支预测与FPGA上板,0,bansheng/Composition_principle,146056290,Verilog,Composition_principle,251,2,2019-02-24 13:06:17+00:00,"['verilog', 'fpga']",None
100,https://github.com/FPGA-Bot-Yang/MD_RangeLimited_HDL_S10.git,2018-09-30 17:57:56+00:00,MD Range Limited HDL Code on Stratix 10 Board,2,FPGA-Bot-Yang/MD_RangeLimited_HDL_S10,150991699,Verilog,MD_RangeLimited_HDL_S10,79074,2,2019-09-13 15:29:38+00:00,[],None
101,https://github.com/ja7namako/eeic2018riscv.git,2018-08-02 11:35:59+00:00,Make RISCV CPU with EEIC2018,0,ja7namako/eeic2018riscv,143286506,Verilog,eeic2018riscv,8,2,2018-12-15 20:37:00+00:00,[],https://api.github.com/licenses/mit
102,https://github.com/Lyp02/Microsemi-SmartFusion2-SoC-FPGA-.git,2018-09-16 07:46:53+00:00,ARM C & VerilogHDL,0,Lyp02/Microsemi-SmartFusion2-SoC-FPGA-,148974511,Verilog,Microsemi-SmartFusion2-SoC-FPGA-,29474,2,2024-02-23 14:07:23+00:00,[],None
103,https://github.com/AIChipx/Pixels-Machine.git,2018-09-17 19:15:45+00:00,,1,AIChipx/Pixels-Machine,149175642,Verilog,Pixels-Machine,146,2,2023-04-24 12:08:13+00:00,[],None
104,https://github.com/ywassef/HydraProcessor.git,2018-08-13 20:43:37+00:00,C- minus compiler for the Hydra microprocessor architecture,0,ywassef/HydraProcessor,144631800,Verilog,HydraProcessor,132,2,2023-03-25 16:25:03+00:00,"['verilog', 'verilog-project', 'quartus-prime', 'fpga-board', 'fpga', 'altera']",None
105,https://github.com/chengli1949/I2C-demo.git,2018-09-10 14:25:24+00:00,A open core ip and some DIY,1,chengli1949/I2C-demo,148167637,Verilog,I2C-demo,2789,2,2023-11-26 09:20:22+00:00,[],None
106,https://github.com/rchoudhary/lc3bpv.git,2018-08-22 01:30:57+00:00,Pipelined LC3-B processor implemented in Verilog,0,rchoudhary/lc3bpv,145639364,Verilog,lc3bpv,44,2,2023-11-29 15:39:17+00:00,[],None
107,https://github.com/Patryk-Komar/SystemyWbudowane-Verilog-AlteraLabs.git,2018-08-26 10:19:32+00:00,"Systemy wbudowane, młodsze roczniki PB, korzystajcie",3,Patryk-Komar/SystemyWbudowane-Verilog-AlteraLabs,146170685,Verilog,SystemyWbudowane-Verilog-AlteraLabs,9152,2,2022-03-30 20:48:01+00:00,[],None
108,https://github.com/isisgo/verilog_examples.git,2018-08-22 01:34:02+00:00,Verilog files and correspondent tests.,1,isisgo/verilog_examples,145639690,Verilog,verilog_examples,16885,2,2021-09-30 08:37:13+00:00,[],None
109,https://github.com/AaronTYin/O-HDL-OTM.git,2018-10-09 15:01:08+00:00,原码二位乘法器的FPGA实现,1,AaronTYin/O-HDL-OTM,152271286,Verilog,O-HDL-OTM,595,2,2022-06-23 20:27:08+00:00,[],https://api.github.com/licenses/gpl-3.0
110,https://github.com/quan3969/DigitalFrequencyMeter.git,2018-08-20 08:05:08+00:00,基于 FPGA 的数字频率计,2,quan3969/DigitalFrequencyMeter,145386071,Verilog,DigitalFrequencyMeter,144,2,2023-07-12 05:59:49+00:00,[],None
111,https://github.com/ayushc13/32-bit-RISC-processor-using-HDL-Verilog.git,2018-08-20 17:19:41+00:00,"The proposed processor is designed using HDL Verilog having separate instruction and data memory. The salient feature of proposed processor is pipelining, used for improving performance, such that on every clock cycle one instruction will be executed. Another important feature is that instruction set contains 14 instructions, which is very simple, easy to learn and compact. The proposed processor has 32-bit ALU, Thirty two 32-bit general-purpose registers, no flag register and memory word size of 32 bits. Another advantage of the proposed processor is that it can execute programs with as many instructions with very few addressing modes like register, immediate, register indexed etc. such that any practical programs can be fitted into it. The proposed processor is physically verified on Xilinx Spartan 6 FPGA board having chipset XC6SLX9 with 50MHz clock cycle. HDL Verilog is quite different from Implementation in sequential languages mainly because of the parallel nature of the HDLs, where sequential language code is executed by a digital core step by step, HDL code describes the functioning of a digital hardware, it is taken by synthesis tools that try to find a digital hardware implementation of the description, thus there is no step by step execution of the statement of HDL, and each statement is a smaller circuit in itself.",2,ayushc13/32-bit-RISC-processor-using-HDL-Verilog,145448602,Verilog,32-bit-RISC-processor-using-HDL-Verilog,4,2,2023-04-10 15:31:46+00:00,[],None
112,https://github.com/NEO-JAMMA/Altair8800_Mister.git,2018-08-03 12:12:52+00:00,Altair8800_Mister,7,NEO-JAMMA/Altair8800_Mister,143423202,Verilog,Altair8800_Mister,7995,2,2020-12-08 12:48:26+00:00,[],None
113,https://github.com/shinesunnysom/Biofeedback-Game-System.git,2018-08-17 11:59:22+00:00,CECS 490A/490B Course; Senior Project Design,0,shinesunnysom/Biofeedback-Game-System,145115186,Verilog,Biofeedback-Game-System,760,2,2021-07-14 05:39:33+00:00,"['verilog', 'xilinx-fpga', 'xilinx', 'nexys4ddr']",None
114,https://github.com/Srambler/verilog_WAV_decode.git,2018-09-11 12:43:53+00:00,verilog_WAV音频解码(WM8731芯片),0,Srambler/verilog_WAV_decode,148315627,Verilog,verilog_WAV_decode,17751,2,2024-03-21 15:43:21+00:00,[],None
115,https://github.com/AntonioRodCas/ClockDivider.git,2018-09-18 00:46:49+00:00,,0,AntonioRodCas/ClockDivider,149206874,Verilog,ClockDivider,2,2,2023-02-01 15:11:20+00:00,[],None
116,https://github.com/yskab/vga_cam.git,2018-09-18 17:21:07+00:00,A verilog Implementation to capture a 640x480 image frame from the OV7670 camera module.,0,yskab/vga_cam,149326127,Verilog,vga_cam,10,2,2023-06-02 21:15:51+00:00,[],None
117,https://github.com/lawrie/Risc16.git,2018-08-17 07:25:11+00:00,,0,lawrie/Risc16,145086965,Verilog,Risc16,9,2,2022-07-18 18:34:42+00:00,[],None
118,https://github.com/DarkAce65/verilog.git,2018-09-26 19:53:12+00:00,,0,DarkAce65/verilog,150482260,Verilog,verilog,10,2,2022-04-12 20:56:41+00:00,['verilog'],https://api.github.com/licenses/mit
119,https://github.com/Emilylulu/Implementation-of-SDRAM-interface-with-a-parallel-bus-in-Verilog.git,2018-08-09 22:56:43+00:00,,0,Emilylulu/Implementation-of-SDRAM-interface-with-a-parallel-bus-in-Verilog,144211260,Verilog,Implementation-of-SDRAM-interface-with-a-parallel-bus-in-Verilog,14,2,2018-12-30 03:33:26+00:00,"['verilog', 'sdram', 'bus-interface']",None
120,https://github.com/eeshan9815/SingleCycleCPU.git,2018-10-03 10:46:39+00:00,Verilog,0,eeshan9815/SingleCycleCPU,151397658,Verilog,SingleCycleCPU,202,2,2019-10-01 17:56:37+00:00,[],None
121,https://github.com/EECS150/fpga_labs_fa18.git,2018-08-15 18:55:03+00:00,FPGA labs for Fall 2018 semester,0,EECS150/fpga_labs_fa18,144891719,Verilog,fpga_labs_fa18,27798,2,2023-01-28 13:17:58+00:00,[],None
122,https://github.com/dvc94ch/migen-testcases.git,2018-09-10 18:01:06+00:00,migen testcases,0,dvc94ch/migen-testcases,148197019,Verilog,migen-testcases,4,2,2020-05-05 00:02:15+00:00,[],None
123,https://github.com/CGUSystemCourses/Comp_Org-2018.git,2018-08-07 16:30:54+00:00,,5,CGUSystemCourses/Comp_Org-2018,143900334,Verilog,Comp_Org-2018,14752,2,2022-08-18 08:27:03+00:00,[],None
124,https://github.com/CompArchFA18/HW2.git,2018-09-11 15:07:35+00:00,HW 0b010: Verilog Building Blocks,19,CompArchFA18/HW2,148336102,Verilog,HW2,3,2,2023-08-21 18:02:46+00:00,[],None
125,https://github.com/mreza-kiani/CA-lab.git,2018-10-09 18:08:55+00:00,This repo is to hold our code in ca lab.,0,mreza-kiani/CA-lab,152298463,Verilog,CA-lab,12100,2,2019-05-27 10:19:28+00:00,[],None
126,https://github.com/AaronTYin/O-HDL-IC_CurriculumDesign.git,2018-10-09 03:38:00+00:00,IC_CurriculumDesign,0,AaronTYin/O-HDL-IC_CurriculumDesign,152183157,Verilog,O-HDL-IC_CurriculumDesign,2828,2,2022-06-23 20:27:18+00:00,[],https://api.github.com/licenses/gpl-3.0
127,https://github.com/MaxwellSiyuan/Mobile-Charger.git,2018-10-02 13:14:40+00:00,Mobile Charger project using Verilog in Xilinx Vivado targeting the Basys3 FPGA Board,0,MaxwellSiyuan/Mobile-Charger,151257012,Verilog,Mobile-Charger,1130,2,2021-11-17 08:40:34+00:00,"['vivado', 'verilog', 'fpga', 'basys3']",None
128,https://github.com/xyzxinyizhang/16-bit-Half-Precision-Accelerator-Design-for-Convolution-Neural-Network.git,2018-09-04 21:14:06+00:00,,1,xyzxinyizhang/16-bit-Half-Precision-Accelerator-Design-for-Convolution-Neural-Network,147420323,Verilog,16-bit-Half-Precision-Accelerator-Design-for-Convolution-Neural-Network,741,2,2021-10-21 11:54:18+00:00,[],None
129,https://github.com/abhidronavalli/CNN-Solver-using-Verilog.git,2018-08-26 02:57:50+00:00,Hardware Implementation of CNN Solver in Verilog,1,abhidronavalli/CNN-Solver-using-Verilog,146146736,Verilog,CNN-Solver-using-Verilog,2891,2,2023-04-21 16:21:50+00:00,[],None
130,https://github.com/mczero80/tf530.git,2018-10-11 12:46:09+00:00,tf530,12,mczero80/tf530,152590460,Verilog,tf530,8536,2,2022-03-05 23:54:14+00:00,[],https://api.github.com/licenses/gpl-2.0
131,https://github.com/zywszr/ppu.git,2018-08-11 03:28:49+00:00,,0,zywszr/ppu,144352301,Verilog,ppu,9,2,2022-05-07 18:49:42+00:00,[],None
132,https://github.com/Navash914/Verilog-HDL.git,2018-09-24 14:17:44+00:00,,1,Navash914/Verilog-HDL,150113910,Verilog,Verilog-HDL,7380,1,2023-04-10 20:11:53+00:00,[],None
133,https://github.com/Angeladadd/MIPS_Pipeline_CPU.git,2018-09-14 10:35:12+00:00,一个简单的类MIPS流水线CPU的实现，ISE平台，Verilog语言逻辑实现，Virtex II Pro 实验板,1,Angeladadd/MIPS_Pipeline_CPU,148774373,Verilog,MIPS_Pipeline_CPU,8,1,2019-11-11 19:55:44+00:00,[],None
134,https://github.com/hhping/uart_code.git,2018-08-12 04:12:58+00:00,UARTx协议FPGA代码,1,hhping/uart_code,144436955,Verilog,uart_code,24,1,2019-03-03 17:16:06+00:00,[],None
135,https://github.com/alecamaracm/Verilog-Game-Engine-with-PowerPoint-designer.git,2018-10-07 21:20:53+00:00,,0,alecamaracm/Verilog-Game-Engine-with-PowerPoint-designer,151986457,Verilog,Verilog-Game-Engine-with-PowerPoint-designer,255135,1,2022-01-07 21:49:18+00:00,[],None
136,https://github.com/ClusterFights/star-crunch-cereal.git,2018-09-30 08:30:16+00:00,Made with real FPGA clusters!,1,ClusterFights/star-crunch-cereal,150947952,Verilog,star-crunch-cereal,7077,1,2019-04-22 16:44:26+00:00,[],https://api.github.com/licenses/mit
137,https://github.com/LimSean/Full-Adder-Checker.git,2018-10-06 12:45:36+00:00,Checks the input of the Combinational Logic of full adder either Automatically or Manually,0,LimSean/Full-Adder-Checker,151839065,Verilog,Full-Adder-Checker,405,1,2018-10-29 03:43:56+00:00,[],None
138,https://github.com/dante150/Nexys4_DDR.git,2018-08-03 05:12:05+00:00,DVS Nexys4 DDR2 project,0,dante150/Nexys4_DDR,143380638,Verilog,Nexys4_DDR,19,1,2019-07-22 02:16:18+00:00,[],None
139,https://github.com/Emrys-Hong/SUTD-Minihardware-project.git,2018-09-29 10:04:23+00:00,"1D minihard-ware project FPGA part, using lucid to programe FPGA to test whether ""full adder"" is functional. ",0,Emrys-Hong/SUTD-Minihardware-project,150851600,Verilog,SUTD-Minihardware-project,738,1,2020-05-25 07:53:06+00:00,[],None
140,https://github.com/RonaldLopes/Bip-2.git,2018-09-13 22:38:47+00:00,Simulação da arquitetura Bip 2 utilizando a linguagem de descrição de hardware Verilog para posteriormente ser aplicado em um FPGA,0,RonaldLopes/Bip-2,148705965,Verilog,Bip-2,2038,1,2021-10-29 06:18:39+00:00,[],None
141,https://github.com/wunianchen/Verilog-Interview.git,2018-08-03 15:52:03+00:00,Frequently asked questions for Verilog Interview,0,wunianchen/Verilog-Interview,143446457,Verilog,Verilog-Interview,20,1,2019-08-06 17:53:02+00:00,[],None
142,https://github.com/grkem1/WarGame.git,2018-08-02 13:40:52+00:00,A simple FPGA game,0,grkem1/WarGame,143300009,Verilog,WarGame,342,1,2018-12-03 11:06:52+00:00,[],None
143,https://github.com/jaskeeratbrar/verilog.git,2018-09-16 22:53:20+00:00,Finite State Machines and TDD development,0,jaskeeratbrar/verilog,149042503,Verilog,verilog,4,1,2019-03-11 18:12:24+00:00,[],None
144,https://github.com/paroque28/SimpleARMPipelinedWithCamera.git,2018-09-13 00:28:33+00:00,"Image Processing Hist, Average, Thinning",1,paroque28/SimpleARMPipelinedWithCamera,148558845,Verilog,SimpleARMPipelinedWithCamera,564,1,2022-11-16 05:51:39+00:00,[],None
145,https://github.com/hossamfadeel/256-Point_Parallel_FFT_DIF.git,2018-08-31 03:21:28+00:00,,1,hossamfadeel/256-Point_Parallel_FFT_DIF,146836405,Verilog,256-Point_Parallel_FFT_DIF,8,1,2019-11-29 06:06:45+00:00,[],None
146,https://github.com/luciana-t/INF-251.git,2018-09-27 00:24:25+00:00,Arquivos do Trabalho 2 - INF251,0,luciana-t/INF-251,150505636,Verilog,INF-251,25,1,2021-04-06 01:22:07+00:00,[],None
147,https://github.com/PEP9-vlog/pep9Verilog.git,2018-08-13 20:41:54+00:00,PEP9 Verilog,1,PEP9-vlog/pep9Verilog,144631594,Verilog,pep9Verilog,35928,1,2024-02-14 07:33:27+00:00,[],None
148,https://github.com/vaseegoo/AXI3_VIP.git,2018-08-03 14:18:13+00:00,Xillinx AXI Verification IP VLNV:axi_vip1.1@Vivado 2017.4,1,vaseegoo/AXI3_VIP,143436175,Verilog,AXI3_VIP,200,1,2020-11-09 07:42:58+00:00,"['axi3', 'bfm']",None
149,https://github.com/KeitetsuWorks/SDSoC-Zybo.git,2018-08-14 13:33:11+00:00,"Zybo Zynq-7000 SDSoC Platform created for SDx 2017.4.1, Vivado 2017.4.1, and PetaLinux 2017.4.",0,KeitetsuWorks/SDSoC-Zybo,144724679,Verilog,SDSoC-Zybo,10,1,2018-11-30 00:27:30+00:00,[],None
150,https://github.com/zhangshuai-neu/picorv32_security_component.git,2018-10-09 12:47:18+00:00,modify picorv32 core and add some secutiry components,1,zhangshuai-neu/picorv32_security_component,152249767,Verilog,picorv32_security_component,25895,1,2019-01-07 10:58:59+00:00,[],https://api.github.com/licenses/gpl-3.0
151,https://github.com/RobertoAF/Computer-Architecture--Building-a-Microprocessor.git,2018-08-17 01:31:06+00:00,"Low-level implementations in Verilog, Assembly and machine code to build a simple microprocessor ",0,RobertoAF/Computer-Architecture--Building-a-Microprocessor,145056811,Verilog,Computer-Architecture--Building-a-Microprocessor,8,1,2019-02-14 16:23:55+00:00,[],None
152,https://github.com/yohanes-erwin/verilog.git,2018-09-11 03:18:06+00:00,,0,yohanes-erwin/verilog,148253897,Verilog,verilog,1,1,2023-03-08 02:48:52+00:00,['verilog'],None
153,https://github.com/Mikevin/fpga-practice.git,2018-09-06 18:31:29+00:00,Playing around with Xilinx Webpack and a Mojo v3,0,Mikevin/fpga-practice,147716776,Verilog,fpga-practice,27,1,2023-02-10 11:33:50+00:00,[],None
154,https://github.com/marklin23/Intel-FPGA-IP.git,2018-08-23 03:53:54+00:00,,0,marklin23/Intel-FPGA-IP,145797400,Verilog,Intel-FPGA-IP,50756,1,2021-01-29 10:01:47+00:00,[],None
155,https://github.com/kaofishy/MAX1000-QSPI-Flash.git,2018-08-18 18:03:44+00:00,Quartus-II and C++ project demonstrating the use of the QSPI flash on MAX1000 FPGA board,1,kaofishy/MAX1000-QSPI-Flash,145241907,Verilog,MAX1000-QSPI-Flash,496,1,2024-03-24 05:10:04+00:00,[],https://api.github.com/licenses/mit
156,https://github.com/micky960/darpa_modules.git,2018-09-01 14:39:03+00:00,,1,micky960/darpa_modules,147005975,Verilog,darpa_modules,90639,1,2023-05-25 19:16:12+00:00,[],None
157,https://github.com/rjlv2/Max_lloyd.git,2018-09-03 09:26:24+00:00,"Tests and simulations on running the Max_Lloyd algorithm on an FPGA, using verilog",0,rjlv2/Max_lloyd,147182089,Verilog,Max_lloyd,680,1,2023-10-11 07:44:15+00:00,[],None
158,https://github.com/odedyo/Carry_select_adder.git,2018-09-11 15:32:45+00:00,16 bit adder,0,odedyo/Carry_select_adder,148339492,Verilog,Carry_select_adder,763,1,2022-06-16 05:42:43+00:00,[],None
159,https://github.com/hasanunlu/simple_cpu.git,2018-08-27 07:17:38+00:00,Simple 2 stage pipeline CPU with example assembler,0,hasanunlu/simple_cpu,146261002,Verilog,simple_cpu,12,1,2020-06-23 06:20:33+00:00,[],None
160,https://github.com/tamapochi1/DigitalViolin.git,2018-08-24 07:25:32+00:00,,2,tamapochi1/DigitalViolin,145957743,Verilog,DigitalViolin,700162,1,2022-10-12 16:14:14+00:00,[],None
161,https://github.com/mauriciomc/GIT_CHARRUA.git,2018-08-26 18:03:21+00:00,16-Bit CPU Charrua,0,mauriciomc/GIT_CHARRUA,146204236,Verilog,GIT_CHARRUA,1981,1,2021-04-08 08:01:56+00:00,[],None
162,https://github.com/rjw57/fpga-computer.git,2018-10-03 13:21:36+00:00,,1,rjw57/fpga-computer,151416048,Verilog,fpga-computer,230,1,2019-01-03 08:08:10+00:00,[],None
163,https://github.com/NeilVeira/directed_debugging.git,2018-09-23 21:39:35+00:00,,0,NeilVeira/directed_debugging,150027837,Verilog,directed_debugging,141770,1,2019-05-15 18:13:39+00:00,[],None
164,https://github.com/reisdev/INF251.git,2018-09-24 23:42:39+00:00,Repositório para INF251 - Organização de computadores,0,reisdev/INF251,150181968,Verilog,INF251,340,1,2020-07-05 02:05:11+00:00,[],None
165,https://github.com/zhanyl12/time-triggered-network.git,2018-08-11 10:36:05+00:00,,0,zhanyl12/time-triggered-network,144376711,Verilog,time-triggered-network,11889,1,2020-05-22 03:50:59+00:00,[],None
166,https://github.com/C-Elegans/ddr2_controller.git,2018-08-22 02:50:03+00:00,,0,C-Elegans/ddr2_controller,145647212,Verilog,ddr2_controller,9255,1,2018-08-27 20:22:32+00:00,[],None
167,https://github.com/rxg161230/4x4-RAM-design.git,2018-09-15 19:21:40+00:00,A very low power-dissipated RAM design utilizing less than 30% of hardware resources on the SPARTAN-6 FPGA,1,rxg161230/4x4-RAM-design,148932798,Verilog,4x4-RAM-design,2,1,2021-04-19 23:35:04+00:00,[],None
168,https://github.com/Sammed98/CORDIC-Processor.git,2018-09-21 19:24:47+00:00,,0,Sammed98/CORDIC-Processor,149808123,Verilog,CORDIC-Processor,2,1,2018-09-22 09:01:23+00:00,[],None
169,https://github.com/zexalistic/figure-configuration-based-on-FPGA.git,2018-09-10 17:40:35+00:00,a course homework using Verilog,0,zexalistic/figure-configuration-based-on-FPGA,148194515,Verilog,figure-configuration-based-on-FPGA,8,1,2020-09-30 05:55:36+00:00,[],None
170,https://github.com/gasanchez10/ARQUI.git,2018-09-27 13:09:11+00:00,PROYECTO 1 ARQUI,0,gasanchez10/ARQUI,150588622,Verilog,ARQUI,2913,1,2018-09-28 02:17:58+00:00,[],None
171,https://github.com/C-Elegans/yoshi-demo.git,2018-08-24 14:08:26+00:00,,0,C-Elegans/yoshi-demo,145999428,Verilog,yoshi-demo,3,1,2019-01-08 10:55:32+00:00,[],None
172,https://github.com/ywtseng/Computer-Aided-VLSI-System-Design.git,2018-08-15 07:45:37+00:00,,0,ywtseng/Computer-Aided-VLSI-System-Design,144822199,Verilog,Computer-Aided-VLSI-System-Design,149640,1,2022-05-23 01:38:39+00:00,[],None
173,https://github.com/NhanNgocThien/digital-system-mini-project.git,2018-08-17 07:50:41+00:00,Topic 3: Creating a traffic light logic digital system,2,NhanNgocThien/digital-system-mini-project,145089703,Verilog,digital-system-mini-project,4328,1,2022-04-28 19:10:58+00:00,[],None
174,https://github.com/AntonioRodCas/RegisterFile.git,2018-10-08 14:18:50+00:00,,0,AntonioRodCas/RegisterFile,152092347,Verilog,RegisterFile,3,1,2021-08-27 06:16:08+00:00,[],None
175,https://github.com/xenonymdotcom/xrc.git,2018-09-23 15:16:18+00:00,Experimental reconfigurable computer for mojo and scarrab spartan 6 boards,1,xenonymdotcom/xrc,149996360,Verilog,xrc,29,1,2021-01-05 08:51:30+00:00,[],
176,https://github.com/buwanmei/Opensoc.git,2018-08-07 08:18:11+00:00,opensoc secend code,0,buwanmei/Opensoc,143842048,Verilog,Opensoc,6030,1,2020-09-23 08:19:00+00:00,[],None
177,https://github.com/aryarenj/Full-Sequential-ATPG.git,2018-09-12 16:02:11+00:00,ATPG to detect stuck-at faults in Verilog netlist with TetraMAX tcl commands,1,aryarenj/Full-Sequential-ATPG,148506323,Verilog,Full-Sequential-ATPG,4830,1,2022-09-19 08:29:55+00:00,[],None
178,https://github.com/jnlarrain/lab-digitales.git,2018-08-30 20:14:48+00:00,laboratorio de sistemas digitales en verilog,1,jnlarrain/lab-digitales,146801915,Verilog,lab-digitales,12580,1,2021-01-05 13:46:08+00:00,[],None
179,https://github.com/jgramsch/Laboratorio-digitales.git,2018-08-30 17:59:26+00:00,Repo para archivos del lab de digitales,0,jgramsch/Laboratorio-digitales,146786960,Verilog,Laboratorio-digitales,13431,1,2018-11-01 02:17:21+00:00,[],None
180,https://github.com/AntonioRodCas/Sequential_Multiplier.git,2018-10-03 20:32:13+00:00,,0,AntonioRodCas/Sequential_Multiplier,151476622,Verilog,Sequential_Multiplier,5,1,2021-08-27 06:15:47+00:00,[],None
181,https://github.com/jievince/NSCSCC2-CPU.git,2018-09-27 12:48:31+00:00,5-stages MIPS CPU,1,jievince/NSCSCC2-CPU,150585901,Verilog,NSCSCC2-CPU,33,1,2021-04-08 11:41:27+00:00,[],None
182,https://github.com/nikita-sh/CSC258.git,2018-09-04 03:44:55+00:00,Projects and code for CSC258,0,nikita-sh/CSC258,147284952,Verilog,CSC258,34720,1,2018-11-01 19:32:53+00:00,[],None
183,https://github.com/oaxelou/FPGAs.git,2018-10-04 17:58:16+00:00,Hardware - Verilog,0,oaxelou/FPGAs,151614001,Verilog,FPGAs,6439,1,2022-03-31 18:00:27+00:00,"['verilog-hdl', 'verilog', 'fpga', 'xilinx-fpga']",None
184,https://github.com/ShengruiZhang/DigLogic.git,2018-09-03 22:04:38+00:00,Digital Logic,0,ShengruiZhang/DigLogic,147257706,Verilog,DigLogic,30145,1,2018-12-03 18:39:01+00:00,[],None
185,https://github.com/mcleod-ideafix/fpga_training_modules.git,2018-10-08 18:49:24+00:00,"A collection of Verilog modules that adds a number of useful indicators on screen, similar to leds, switches and displays that most trainers have",1,mcleod-ideafix/fpga_training_modules,152129793,Verilog,fpga_training_modules,126,1,2019-12-11 21:08:52+00:00,[],https://api.github.com/licenses/gpl-3.0
186,https://github.com/140591x/FYP.git,2018-09-27 06:59:45+00:00,,0,140591x/FYP,150543216,Verilog,FYP,5821,1,2018-11-29 20:04:43+00:00,[],None
187,https://github.com/hust-nj/vendor-design.git,2018-09-28 10:46:22+00:00,,0,hust-nj/vendor-design,150725993,Verilog,vendor-design,4348,1,2018-09-28 13:24:20+00:00,[],None
188,https://github.com/kimchoyoung/FPGA-Doorlock.git,2018-08-06 17:19:41+00:00,Doorlock,0,kimchoyoung/FPGA-Doorlock,143760145,Verilog,FPGA-Doorlock,44,1,2018-10-17 10:44:06+00:00,[],None
189,https://github.com/hhping/SencondPCIEfibercard_PCIE20_V6.git,2018-08-10 14:17:57+00:00,"this project have modules of PCIE2.0,DDR3,GTX.",0,hhping/SencondPCIEfibercard_PCIE20_V6,144295106,Verilog,SencondPCIEfibercard_PCIE20_V6,67428,1,2019-03-03 17:16:05+00:00,[],None
190,https://github.com/rammiah/logical-circuit-design.git,2018-10-10 00:47:41+00:00,数字逻辑课程设计,0,rammiah/logical-circuit-design,152340628,Verilog,logical-circuit-design,12,1,2023-12-24 02:25:34+00:00,[],None
191,https://github.com/brockboe/VHDL_Combination_Lock.git,2018-08-21 09:21:22+00:00,"A simple combination ""lock"" written in VHDL intended for an FPGA",0,brockboe/VHDL_Combination_Lock,145539669,Verilog,VHDL_Combination_Lock,1,1,2024-04-03 13:46:25+00:00,[],None
192,https://github.com/jrg94/EECS301.git,2018-08-18 01:07:07+00:00,CWRU's Logic Lab,0,jrg94/EECS301,145179248,Verilog,EECS301,33,1,2023-01-28 15:03:06+00:00,"['fpga', 'quartus2', 'verilog']",None
193,https://github.com/AntonioRodCas/bin2BCD.git,2018-09-12 23:19:53+00:00,,0,AntonioRodCas/bin2BCD,148553645,Verilog,bin2BCD,13,1,2021-08-27 06:16:11+00:00,[],None
194,https://github.com/Yayi98/BDD_Accelerator.git,2018-09-21 13:47:20+00:00,,1,Yayi98/BDD_Accelerator,149769583,Verilog,BDD_Accelerator,225,1,2022-03-17 23:53:54+00:00,[],https://api.github.com/licenses/lgpl-3.0
195,https://github.com/vishnu-g97/Router1X_3.git,2018-08-17 05:57:24+00:00,prototype of a router ( physical device used in network layer of TCP/IP stack ) which can route from one source to three destinations,0,vishnu-g97/Router1X_3,145078130,Verilog,Router1X_3,3,1,2019-11-14 11:16:10+00:00,[],None
196,https://github.com/vdtruong/single_block_sdc.git,2018-08-08 23:58:55+00:00,For troubleshooting single block write.,0,vdtruong/single_block_sdc,144079771,Verilog,single_block_sdc,524,1,2022-03-28 18:26:27+00:00,[],None
197,https://github.com/ChrisPVille/raisin64-cpu.git,2018-10-07 17:09:57+00:00,,1,ChrisPVille/raisin64-cpu,151965464,Verilog,raisin64-cpu,119,1,2022-01-14 18:29:30+00:00,[],None
198,https://github.com/Falanke21/csc-computer-organization.git,2018-10-09 20:40:43+00:00,My implementation of this course. Not to be plagiarized. ,0,Falanke21/csc-computer-organization,152318200,Verilog,csc-computer-organization,50587,1,2018-12-08 23:42:36+00:00,[],None
199,https://github.com/SunLibo33/FPGA-QQ-Video-Lesson.git,2018-10-04 01:35:06+00:00,FPGA入门到实战-录播课-上海V3学院,0,SunLibo33/FPGA-QQ-Video-Lesson,151504108,Verilog,FPGA-QQ-Video-Lesson,111252,1,2021-06-01 22:32:18+00:00,[],None
200,https://github.com/BrunoSalesCI/Washing-Machine-with-coin.git,2018-10-08 16:48:53+00:00,"Code in verilog of a washing machine for the final project of the discipline of Logical Circuits II, MIT, UFPB",0,BrunoSalesCI/Washing-Machine-with-coin,152114294,Verilog,Washing-Machine-with-coin,9,1,2018-11-01 21:02:34+00:00,[],None
201,https://github.com/cloudcalvin/oss-c-rtl.git,2018-10-11 10:31:00+00:00,C/C++ to RTL Equivalence Checking Formal Verification Free for open source projects,0,cloudcalvin/oss-c-rtl,152573907,Verilog,oss-c-rtl,76,1,2022-03-08 18:15:45+00:00,[],https://api.github.com/licenses/apache-2.0
202,https://github.com/arcred/AES.git,2018-09-04 05:22:29+00:00,,1,arcred/AES,147292189,Verilog,AES,843,1,2020-10-25 03:38:48+00:00,[],https://api.github.com/licenses/bsd-2-clause
203,https://github.com/gafusss/MIPT-FPGA-Labs.git,2018-09-02 15:24:25+00:00,,0,gafusss/MIPT-FPGA-Labs,147097517,Verilog,MIPT-FPGA-Labs,119,1,2018-10-09 20:26:48+00:00,[],None
204,https://github.com/saunak1994/HybridDSPCore.git,2018-09-07 19:01:44+00:00,,1,saunak1994/HybridDSPCore,147863680,Verilog,HybridDSPCore,372,1,2019-09-16 14:16:08+00:00,[],None
205,https://github.com/BlackSpade741/snek.git,2018-09-04 14:15:48+00:00,The classic snake game in Verilog!,1,BlackSpade741/snek,147357367,Verilog,snek,8,1,2018-09-11 00:22:30+00:00,[],None
206,https://github.com/danni-popova/Y3-VHDL.git,2018-10-08 12:57:32+00:00,Problem based coursework task: Digital Modulation System written in VHDL,0,danni-popova/Y3-VHDL,152080177,Verilog,Y3-VHDL,12836,1,2019-08-24 00:09:19+00:00,[],None
207,https://github.com/wchen329/ece552-project.git,2018-10-06 00:02:44+00:00,ECE 552 Class Project,1,wchen329/ece552-project,151789934,Verilog,ece552-project,906,1,2019-02-04 09:14:57+00:00,[],
208,https://github.com/KaiqiJinWow/CS145-SJTU.git,2018-08-22 10:51:30+00:00,,0,KaiqiJinWow/CS145-SJTU,145695895,Verilog,CS145-SJTU,590,1,2018-08-26 05:12:16+00:00,[],None
209,https://github.com/bentomo/NinPortable.git,2018-08-04 23:15:36+00:00,"Source code for logic, board files, and 3D models needed to create a portable Nintendo console",0,bentomo/NinPortable,143569170,Verilog,NinPortable,2561,1,2019-11-16 00:32:03+00:00,[],None
210,https://github.com/jeongukjae/electrical-and-computer-design-laboratory-2-assignments.git,2018-09-28 06:15:00+00:00,전자전기컴퓨터설계실험II 자료,0,jeongukjae/electrical-and-computer-design-laboratory-2-assignments,150694105,Verilog,electrical-and-computer-design-laboratory-2-assignments,51792,1,2023-01-28 16:46:30+00:00,[],None
211,https://github.com/Akatsukis/HUST-Digital-Circuit-Design.git,2018-09-21 00:32:29+00:00,,0,Akatsukis/HUST-Digital-Circuit-Design,149687349,Verilog,HUST-Digital-Circuit-Design,2,1,2019-06-05 11:38:56+00:00,[],None
212,https://github.com/earthloong/VCU1525_Mining.git,2018-10-11 07:11:45+00:00,,7,earthloong/VCU1525_Mining,152547449,Verilog,VCU1525_Mining,158,1,2021-01-27 07:51:18+00:00,[],None
213,https://github.com/sharebook-kr/book-verilog.git,2018-08-15 05:49:46+00:00,,0,sharebook-kr/book-verilog,144811196,Verilog,book-verilog,1,1,2021-07-21 12:06:51+00:00,[],None
214,https://github.com/hhping/nios_lear.git,2018-08-25 11:46:56+00:00,nios学习及工作对应的工程文件,0,hhping/nios_lear,146090896,Verilog,nios_lear,115626,1,2019-03-03 17:16:03+00:00,[],None
215,https://github.com/hhping/FIFO_design.git,2018-08-26 08:01:23+00:00,,0,hhping/FIFO_design,146162425,Verilog,FIFO_design,7800,1,2019-03-03 17:16:01+00:00,[],None
216,https://github.com/LopezChris/Digital-Design-Projects.git,2018-09-07 05:43:54+00:00,Small Verilog applications written for Digital Design Course,0,LopezChris/Digital-Design-Projects,147776222,Verilog,Digital-Design-Projects,5055,1,2019-03-26 04:28:48+00:00,[],None
217,https://github.com/conangit/fpga_timing.git,2018-09-20 08:45:17+00:00,基于《Verilog那些事-时序篇》的仿真练习,3,conangit/fpga_timing,149579039,Verilog,fpga_timing,44093,1,2023-08-12 04:20:45+00:00,[],None
218,https://github.com/sammy17/riscv_vivado.git,2018-09-06 17:42:27+00:00,,0,sammy17/riscv_vivado,147710887,Verilog,riscv_vivado,929,1,2018-12-13 22:59:55+00:00,[],None
219,https://github.com/NischalaRajaShekar/Design-of-Sequential-Logic-and-Memory-Transfer.git,2018-08-06 19:15:49+00:00,"The objective of this project is to design a sequential logic and memory transfer circuit using the hardware design language, Verilog. The data path is designed using sequential logic blocks such as counters, memory, registers, flip-flop, Arithmetic Logic Unit (ALU), multiplexers and a controller. The flow of data through the data path from one block to another is described using timing diagrams. The timing diagram of each module is analyzed to check for the associativity of same data movements. The controller controls the flow of data generated at regular clock intervals which results in different sets of output.",0,NischalaRajaShekar/Design-of-Sequential-Logic-and-Memory-Transfer,143772218,Verilog,Design-of-Sequential-Logic-and-Memory-Transfer,96,1,2019-01-13 07:23:29+00:00,[],None
220,https://github.com/zhangkunming0216/Odd_Fre.git,2018-08-27 07:10:57+00:00,奇数50%占空比分频,1,zhangkunming0216/Odd_Fre,146260239,Verilog,Odd_Fre,0,1,2018-11-25 13:06:54+00:00,[],None
221,https://github.com/enihplased/bram_fifo.git,2018-09-02 10:00:47+00:00,,0,enihplased/bram_fifo,147073815,Verilog,bram_fifo,12,1,2023-08-08 01:49:42+00:00,[],https://api.github.com/licenses/mit
222,https://github.com/ashfanvahora/Boolean-Function-using-Verilog-HDL.git,2018-09-12 00:47:30+00:00,Verilog code for boolean function y = a'b'+c',0,ashfanvahora/Boolean-Function-using-Verilog-HDL,148399037,Verilog,Boolean-Function-using-Verilog-HDL,205,1,2019-02-24 20:45:20+00:00,[],None
223,https://github.com/conangit/fpga_lcmxo3lf.git,2018-09-26 15:33:03+00:00,基于LCMXO3LF-6900C-S-EVN,0,conangit/fpga_lcmxo3lf,150449375,Verilog,fpga_lcmxo3lf,14304,1,2021-11-23 08:31:35+00:00,[],None
224,https://github.com/softminus/xpdr.git,2018-09-26 03:54:43+00:00,,1,softminus/xpdr,150365893,Verilog,xpdr,270,1,2021-05-06 06:05:51+00:00,[],None
225,https://github.com/dizhenhuoshan/Arch_2018.git,2018-09-29 09:44:57+00:00,This is for the RISC_V CPU Task in Arch_2018,1,dizhenhuoshan/Arch_2018,150849976,Verilog,Arch_2018,58371,1,2019-11-01 13:18:19+00:00,[],None
226,https://github.com/nipunbharti/VLSI.git,2018-09-27 08:45:28+00:00,Verilog codes for VLSI Lab,0,nipunbharti/VLSI,150556370,Verilog,VLSI,293,1,2018-11-15 14:20:37+00:00,[],None
227,https://github.com/MaxwellSiyuan/Calculator-with-music.git,2018-10-02 12:56:19+00:00,Calculator with music project written using Verilog in Xilinx Vivado targeting the Basys3 FPGA Board,0,MaxwellSiyuan/Calculator-with-music,151254427,Verilog,Calculator-with-music,4272,1,2021-07-20 01:15:51+00:00,"['verilog', 'basys3', 'fpga', 'calcuator', 'vivado']",None
228,https://github.com/mohan-sharan/ZYBO-Zynq-Board.git,2018-08-31 21:01:26+00:00,FPGA Programming,0,mohan-sharan/ZYBO-Zynq-Board,146941890,Verilog,ZYBO-Zynq-Board,74,1,2018-12-21 21:06:44+00:00,[],None
229,https://github.com/ewyuan/tiktaktoe.git,2018-09-19 22:40:24+00:00,A Tic-Tac-Toe-like game implemented in Verilog,0,ewyuan/tiktaktoe,149520219,Verilog,tiktaktoe,32,1,2018-09-20 21:00:42+00:00,[],None
230,https://github.com/ritikchanna/Verilog-Practice.git,2018-08-11 07:26:00+00:00,,0,ritikchanna/Verilog-Practice,144364772,Verilog,Verilog-Practice,5,1,2022-05-23 20:47:49+00:00,[],None
231,https://github.com/RichlyElks/Reaction-Timer.git,2018-08-17 03:34:56+00:00,Synthesized a game which measured the user's reaction time in Verilog on an FPGA.,0,RichlyElks/Reaction-Timer,145067821,Verilog,Reaction-Timer,5322,1,2023-03-05 09:10:48+00:00,[],None
232,https://github.com/chintadinesh/pipeline_IITB_RISC.git,2018-08-07 16:52:38+00:00,The project is 5 stage pipline CPU design of custom RISC ISA.,0,chintadinesh/pipeline_IITB_RISC,143902517,Verilog,pipeline_IITB_RISC,18,1,2022-05-08 09:31:12+00:00,[],None
233,https://github.com/Panmani/Flappy-Bird-on-FPGA.git,2018-09-15 03:26:37+00:00,,1,Panmani/Flappy-Bird-on-FPGA,148865665,Verilog,Flappy-Bird-on-FPGA,23,1,2022-05-07 13:34:47+00:00,[],None
234,https://github.com/MarzhanBekbolat/HBlast.git,2018-09-18 16:39:47+00:00,,1,MarzhanBekbolat/HBlast,149320509,Verilog,HBlast,8684,1,2020-07-09 03:39:03+00:00,[],None
235,https://github.com/Shefali-Pandey/uart-communication.git,2018-10-06 01:18:46+00:00,uart,1,Shefali-Pandey/uart-communication,151793837,Verilog,uart-communication,7,1,2021-02-02 15:06:46+00:00,[],None
236,https://github.com/KasparMatas/MLontoFPGAs.git,2018-09-27 20:18:07+00:00,Undergraduate final year project,1,KasparMatas/MLontoFPGAs,150642927,Verilog,MLontoFPGAs,578,1,2022-06-01 06:06:05+00:00,[],https://api.github.com/licenses/apache-2.0
237,https://github.com/rudyghill/arithmetic-logic-unit.git,2018-09-25 21:11:25+00:00,An ALU written in Verilog.,1,rudyghill/arithmetic-logic-unit,150329835,Verilog,arithmetic-logic-unit,21,1,2023-04-07 16:59:38+00:00,[],https://api.github.com/licenses/gpl-3.0
238,https://github.com/AaronTYin/O-HDL-5HighPassFirFilter.git,2018-10-07 15:55:16+00:00,5HighPassFirFilter,0,AaronTYin/O-HDL-5HighPassFirFilter,151958185,Verilog,O-HDL-5HighPassFirFilter,3901,1,2022-06-23 20:27:24+00:00,[],https://api.github.com/licenses/gpl-3.0
239,https://github.com/FelipeNasci/urna_Eletronica.git,2018-10-11 18:40:12+00:00,Projeto final da disciplina de Circuitos Lógicos 2,0,FelipeNasci/urna_Eletronica,152638895,Verilog,urna_Eletronica,4714,1,2018-11-08 03:54:41+00:00,[],None
240,https://github.com/krishnasree45/Computer-architecture-lab-codes.git,2018-10-10 16:39:33+00:00,"Codes for floating point addition, subtraction, and multiplication using wallace tree multiplication. Associative cache. load and store architecture. Utitlizing these developed a processor.",0,krishnasree45/Computer-architecture-lab-codes,152456508,Verilog,Computer-architecture-lab-codes,1438,1,2019-06-03 09:22:02+00:00,[],None
241,https://github.com/NavyashreeChandraiah/Advanced-Digital-System-Design.git,2018-09-29 20:31:26+00:00,,0,NavyashreeChandraiah/Advanced-Digital-System-Design,150900802,Verilog,Advanced-Digital-System-Design,6,1,2019-01-02 16:23:39+00:00,[],None
242,https://github.com/Abdelrahmanhm23/GP-Work.git,2018-09-27 08:16:04+00:00,"Includes all my contributions to in my graduation projects : APB Interconnect , Specific LIN SW driver , some modified files from PULPino (https://github.com/pulp-platform/pulpino) , Survey about open source microprocessors",1,Abdelrahmanhm23/GP-Work,150552626,Verilog,GP-Work,519,1,2020-09-11 15:18:40+00:00,[],None
243,https://github.com/f6fvy/fpga_bouncing_balls.git,2018-09-24 13:37:56+00:00,Up to 4 balls bouncing in a VGA 640 x 480 screen running on a low-cost Chinese FPGA Cyclone IV dvpt board A-C4E6E10 ,0,f6fvy/fpga_bouncing_balls,150108241,Verilog,fpga_bouncing_balls,93,1,2023-12-28 13:40:16+00:00,[],None
244,https://github.com/secworks/ocb.git,2018-09-25 11:08:59+00:00,Verilog implementation of the OCB authenticated encryption mode.,1,secworks/ocb,150252223,Verilog,ocb,12,1,2022-01-29 23:26:53+00:00,[],https://api.github.com/licenses/bsd-2-clause
245,https://github.com/mksoc/ISA-filter-design.git,2018-10-09 08:37:41+00:00,,0,mksoc/ISA-filter-design,152216761,Verilog,ISA-filter-design,41828,1,2019-03-21 10:12:42+00:00,[],https://api.github.com/licenses/mit
246,https://github.com/crazyalpha/CORDIC.git,2018-08-13 10:07:22+00:00,parameterized CORDIC algorithm,0,crazyalpha/CORDIC,144562271,Verilog,CORDIC,4,1,2021-09-21 23:46:33+00:00,[],None
247,https://github.com/796F/pcie.git,2018-08-02 17:31:50+00:00,,0,796F/pcie,143325930,Verilog,pcie,57,1,2022-04-28 23:13:04+00:00,[],None
248,https://github.com/zyldgd/16Channel.git,2018-08-04 14:00:48+00:00,,0,zyldgd/16Channel,143533535,Verilog,16Channel,18180,1,2022-04-22 08:07:09+00:00,[],None
249,https://github.com/sgosiaco/eec180b.git,2018-09-25 01:59:46+00:00,,0,sgosiaco/eec180b,150193440,Verilog,eec180b,31801,1,2022-09-27 13:55:51+00:00,[],None
250,https://github.com/Nevertorlate/vivado-Projects.git,2018-10-07 13:00:59+00:00,大二下vivado项目,0,Nevertorlate/vivado-Projects,151941846,Verilog,vivado-Projects,11940,1,2020-05-07 16:02:41+00:00,[],None
251,https://github.com/nqHITSZ/AdderTreeGenerateScript.git,2018-10-06 05:53:14+00:00,A python script for generating Parameterizable AdderTree(unsigned) verilog module.,0,nqHITSZ/AdderTreeGenerateScript,151809410,Verilog,AdderTreeGenerateScript,9,1,2022-04-11 19:36:46+00:00,[],None
252,https://github.com/reed-foster/u8.git,2018-08-05 18:43:04+00:00,8-bit CPU with sdram controller and advanced peripherals,0,reed-foster/u8,143638862,Verilog,u8,25,1,2019-08-30 02:21:30+00:00,[],https://api.github.com/licenses/mit
253,https://github.com/amitabhyadav/verilog_code_repo.git,2018-08-23 14:26:33+00:00,A storage for generally used verilog codes,0,amitabhyadav/verilog_code_repo,145864912,Verilog,verilog_code_repo,9,1,2023-03-05 03:59:53+00:00,[],None
254,https://github.com/MiSTer-devel/TSConf_MiSTer.git,2018-08-15 22:17:51+00:00,TSConf for MiSTer,5,MiSTer-devel/TSConf_MiSTer,144908866,Verilog,TSConf_MiSTer,22418,1,2023-03-14 13:45:09+00:00,[],None
255,https://github.com/GitCHES/AES_TIs.git,2018-08-27 02:32:40+00:00,Smaller and Faster First-Order DPA Resistant AES Implementations with Less or No Fresh Randomness,3,GitCHES/AES_TIs,146237232,Verilog,AES_TIs,48,1,2024-03-27 08:43:27+00:00,[],None
256,https://github.com/mauriciomc/GIT_FPGA_TESTER.git,2018-08-26 21:32:55+00:00,FPGA-based ATE to automate testing the LibTest samples for evaluating library cells,0,mauriciomc/GIT_FPGA_TESTER,146218004,Verilog,GIT_FPGA_TESTER,7,1,2021-04-08 08:02:01+00:00,[],None
257,https://github.com/ielecer/Linear_Block_Coding_Encoder.git,2018-09-20 02:40:51+00:00,,0,ielecer/Linear_Block_Coding_Encoder,149541073,Verilog,Linear_Block_Coding_Encoder,38,1,2021-03-05 01:59:43+00:00,[],None
258,https://github.com/saunak1994/LinearRegressionModule.git,2018-09-07 19:13:36+00:00,,0,saunak1994/LinearRegressionModule,147864782,Verilog,LinearRegressionModule,3725,1,2019-10-19 21:37:46+00:00,[],None
259,https://github.com/Deepansh1992/Single_Precision_Floating_point_adder-.git,2018-10-10 04:57:32+00:00,This is a five staged pipe lined Floating point adder. The project was implemented so as to improve the efficienmcy of the flaoting point unit as whole. ,0,Deepansh1992/Single_Precision_Floating_point_adder-,152365329,Verilog,Single_Precision_Floating_point_adder-,9,1,2019-09-23 23:17:01+00:00,[],https://api.github.com/licenses/mpl-2.0
260,https://github.com/thotypous/wscad2018-demo.git,2018-10-01 05:31:29+00:00,Demo for WCH / WSCAD2018,0,thotypous/wscad2018-demo,151040746,Verilog,wscad2018-demo,21,1,2018-10-05 18:41:31+00:00,[],None
261,https://github.com/KamelAbdelouahab/stochcomp.git,2018-10-05 16:33:11+00:00,stochastic computing,0,KamelAbdelouahab/stochcomp,151749497,Verilog,stochcomp,5,1,2024-01-07 11:20:43+00:00,[],None
262,https://github.com/jakeh12/verilog.git,2018-08-27 02:13:06+00:00,,0,jakeh12/verilog,146235429,Verilog,verilog,35,1,2019-03-24 17:40:00+00:00,[],None
263,https://github.com/roo16kie/Image_Display_Control_Verilog.git,2018-10-05 07:38:17+00:00,Design a Image Display Controller implemented with Verilog,0,roo16kie/Image_Display_Control_Verilog,151686546,Verilog,Image_Display_Control_Verilog,245,1,2018-12-13 22:51:50+00:00,[],https://api.github.com/licenses/mit
264,https://github.com/Harrypotterrrr/Digital-design-course.git,2018-09-14 13:20:58+00:00,codes for my juniors majored in computer science in Tongji University,0,Harrypotterrrr/Digital-design-course,148791523,Verilog,Digital-design-course,35912,1,2018-11-27 03:11:29+00:00,[],None
265,https://github.com/McLemoreT/ARM_LEGv8.git,2018-09-10 00:59:04+00:00,ARM Processor,0,McLemoreT/ARM_LEGv8,148080132,Verilog,ARM_LEGv8,126,1,2018-09-11 02:46:48+00:00,[],None
266,https://github.com/KingTwoPro/jtag.git,2018-09-26 06:54:52+00:00,,0,KingTwoPro/jtag,150381763,Verilog,jtag,9934,0,2020-11-07 01:42:43+00:00,[],None
267,https://github.com/ksandeep905/UVM-TB.git,2018-09-28 06:55:20+00:00,Building a uvm basic tb to understand the flow,0,ksandeep905/UVM-TB,150698434,Verilog,UVM-TB,2,0,2020-11-24 06:13:19+00:00,[],None
268,https://github.com/teezhiyao/MHP_2018_CI03_7.git,2018-10-04 04:50:36+00:00,,2,teezhiyao/MHP_2018_CI03_7,151520083,Verilog,MHP_2018_CI03_7,3593,0,2023-01-28 19:48:06+00:00,[],None
269,https://github.com/nancy8632130/Hardware-Design-and-Lab-Final-Game.git,2018-10-05 06:37:32+00:00,大二時跟小組成員用verilog跟FPGA開發的一款小遊戲，原型為植物大戰僵屍。,0,nancy8632130/Hardware-Design-and-Lab-Final-Game,151680242,Verilog,Hardware-Design-and-Lab-Final-Game,434,0,2018-10-05 06:41:40+00:00,[],None
270,https://github.com/rainairCC/VendingMachines.git,2018-10-05 06:42:44+00:00,,0,rainairCC/VendingMachines,151680716,Verilog,VendingMachines,3,0,2018-10-05 06:43:10+00:00,[],None
271,https://github.com/AndreaN33/EECS301-Lab2.git,2018-09-22 17:21:35+00:00,Verilog Lab,0,AndreaN33/EECS301-Lab2,149899636,Verilog,EECS301-Lab2,3281,0,2018-09-22 17:24:31+00:00,[],None
272,https://github.com/MonroeQuantumNetworks/artiq-experiments.git,2018-09-26 03:57:45+00:00,Artiq experiment code for IonPhoton.,0,MonroeQuantumNetworks/artiq-experiments,150366192,Verilog,artiq-experiments,359385,0,2022-01-31 22:25:52+00:00,[],None
273,https://github.com/FPGA-Bot-Yang/MD_RangeLimited_HDL_A10.git,2018-10-03 15:46:13+00:00,,0,FPGA-Bot-Yang/MD_RangeLimited_HDL_A10,151438195,Verilog,MD_RangeLimited_HDL_A10,971,0,2018-10-03 15:55:54+00:00,[],None
274,https://github.com/lamorgan/EC413-final-project.git,2018-09-29 16:55:40+00:00,,0,lamorgan/EC413-final-project,150884833,Verilog,EC413-final-project,22,0,2018-09-29 16:57:59+00:00,[],None
275,https://github.com/foureyedengineer/VerilogProcessor.git,2018-09-11 13:32:31+00:00,5-stage unpipelined processor.,0,foureyedengineer/VerilogProcessor,148322361,Verilog,VerilogProcessor,8,0,2018-11-13 20:50:45+00:00,[],None
276,https://github.com/samuel-feibel/RobotsNRoses.git,2018-09-07 15:19:53+00:00,ECE 3400 - Team 24 Code,1,samuel-feibel/RobotsNRoses,147840924,Verilog,RobotsNRoses,244862,0,2020-05-22 03:16:05+00:00,[],None
277,https://github.com/ssreekanth2000/comp-hw2.git,2018-09-21 00:42:06+00:00,,0,ssreekanth2000/comp-hw2,149688216,Verilog,comp-hw2,12,0,2018-09-21 00:46:08+00:00,[],None
278,https://github.com/jubayer0175/STUMPS-verilog.git,2018-09-13 04:35:30+00:00,,0,jubayer0175/STUMPS-verilog,148582394,Verilog,STUMPS-verilog,124,0,2018-09-13 04:37:14+00:00,[],None
279,https://github.com/tamim-asif/lgraph-private.git,2018-09-19 19:57:47+00:00,,0,tamim-asif/lgraph-private,149505171,Verilog,lgraph-private,8914,0,2018-09-19 20:00:17+00:00,[],
280,https://github.com/xiyoyoyohades/DigitalCircuitProject.git,2018-09-20 04:51:53+00:00,"Yeah, the EDA will handle the logic for your ""soft"" language",0,xiyoyoyohades/DigitalCircuitProject,149553056,Verilog,DigitalCircuitProject,10,0,2019-01-13 11:18:58+00:00,[],https://api.github.com/licenses/mit
281,https://github.com/swallen000/Dlab_Lab3.git,2018-10-08 14:13:49+00:00,Lab3,0,swallen000/Dlab_Lab3,152091560,Verilog,Dlab_Lab3,142,0,2018-10-08 14:16:22+00:00,[],None
282,https://github.com/danjapapajani-zz/DE1-SoC_AudioSynthesizer.git,2018-10-07 18:50:35+00:00,Launchpad in verilog,0,danjapapajani-zz/DE1-SoC_AudioSynthesizer,151974242,Verilog,DE1-SoC_AudioSynthesizer,357,0,2018-10-21 18:08:43+00:00,[],None
283,https://github.com/abdullahsultan/Car-off-Light-and-Gate-Snesor-Code-Verilog-.git,2018-10-10 09:26:13+00:00,"This experiment involves the design, building, testing and recording o f a digital solution to an engineering case-study. It incorporates the formulation of a problem definitio n in digital logic terms, based on a natural-language problem description. A practical demonstration of the case study is developed.   Case Study A motor manufacturer wishes to install a warning alarm into its cars w hich will warn the driver if the car lights are left ON once the ignition has been turned off, and if eithe r or both of the front car doors are opened. Sensors have been fitted to the car lights switch, the ignition mechanism and each of the front doors.",0,abdullahsultan/Car-off-Light-and-Gate-Snesor-Code-Verilog-,152397352,Verilog,Car-off-Light-and-Gate-Snesor-Code-Verilog-,1,0,2018-10-10 09:39:50+00:00,['verilog'],None
284,https://github.com/alexanderlopes11/INF251-Trabalho2.git,2018-09-28 00:32:41+00:00,,0,alexanderlopes11/INF251-Trabalho2,150663560,Verilog,INF251-Trabalho2,532,0,2018-09-29 20:31:27+00:00,[],None
285,https://github.com/zhangkai0121/TNN_ACC_0803.git,2018-08-03 06:14:42+00:00,,0,zhangkai0121/TNN_ACC_0803,143385847,Verilog,TNN_ACC_0803,16,0,2018-08-03 06:23:30+00:00,[],None
286,https://github.com/huanchin/MIPS.git,2018-08-07 08:57:09+00:00,,0,huanchin/MIPS,143846846,Verilog,MIPS,1171,0,2018-08-07 08:58:08+00:00,[],None
287,https://github.com/zhouliyan/verilog_book_exercise.git,2018-08-07 06:35:07+00:00,《Verilog数字系统设计》小练习,0,zhouliyan/verilog_book_exercise,143830409,Verilog,verilog_book_exercise,5,0,2018-08-09 07:14:08+00:00,[],None
288,https://github.com/zaqc/sd_card.git,2018-08-08 18:15:26+00:00,,0,zaqc/sd_card,144051473,Verilog,sd_card,12,0,2018-08-16 08:30:00+00:00,[],None
289,https://github.com/bwalkowi/proc.git,2018-08-11 08:44:45+00:00,,0,bwalkowi/proc,144369752,Verilog,proc,13,0,2018-08-11 08:46:38+00:00,[],None
290,https://github.com/michaelwang0213/Cat-Mouse.git,2018-09-25 14:00:36+00:00,,0,michaelwang0213/Cat-Mouse,150274449,Verilog,Cat-Mouse,2272,0,2018-09-25 14:01:35+00:00,[],None
291,https://github.com/anjimetidora/verilog.git,2018-09-25 15:47:38+00:00,this repo contains verilog files,0,anjimetidora/verilog,150290796,Verilog,verilog,1537,0,2018-09-25 15:47:56+00:00,[],None
292,https://github.com/San-Fran/iverilog_mux4x1.git,2018-09-21 05:19:07+00:00,,0,San-Fran/iverilog_mux4x1,149713469,Verilog,iverilog_mux4x1,0,0,2018-09-21 05:25:30+00:00,[],None
293,https://github.com/mazhanoff/MIPS_project.git,2018-10-01 14:14:50+00:00,"Improvement schoolMIPS  project, HSE Moscow 2018.",0,mazhanoff/MIPS_project,151100244,Verilog,MIPS_project,20088,0,2018-10-08 18:25:09+00:00,[],None
294,https://github.com/jungwon-choi/FPGA.git,2018-09-18 15:21:00+00:00,Digital Circuit Design using FPGA programming,0,jungwon-choi/FPGA,149309927,Verilog,FPGA,96514,0,2018-09-18 15:37:55+00:00,[],None
295,https://github.com/NicAmelina/UL_EECE371_F18_NAM.git,2018-09-18 15:56:30+00:00,,0,NicAmelina/UL_EECE371_F18_NAM,149314996,Verilog,UL_EECE371_F18_NAM,3,0,2019-07-15 21:20:00+00:00,[],None
296,https://github.com/zhangkai0121/TNN_ACC_0802.git,2018-08-02 00:26:03+00:00,,0,zhangkai0121/TNN_ACC_0802,143221657,Verilog,TNN_ACC_0802,22,0,2018-08-13 00:32:55+00:00,[],None
297,https://github.com/vjaligam/Vj_Repo.git,2018-08-07 16:04:38+00:00,This repo is collection of FPGA related stuff,0,vjaligam/Vj_Repo,143897373,Verilog,Vj_Repo,2,0,2018-08-07 16:18:11+00:00,[],None
298,https://github.com/lublot/led-control.git,2018-09-17 02:46:20+00:00,,0,lublot/led-control,149059724,Verilog,led-control,11498,0,2018-09-17 02:51:11+00:00,[],None
299,https://github.com/TakaneP/Dlab.git,2018-09-24 03:06:32+00:00,,0,TakaneP/Dlab,150047976,Verilog,Dlab,174,0,2018-09-24 06:32:23+00:00,[],None
300,https://github.com/TakaneP/Computer_Organization.git,2018-09-24 06:05:52+00:00,,0,TakaneP/Computer_Organization,150061258,Verilog,Computer_Organization,33,0,2018-09-24 06:55:58+00:00,[],None
301,https://github.com/Sango1011/number_display.git,2018-08-16 02:28:21+00:00,tThis is a verilog program to mimic the input of a calculator.  It can toggle the sign as well.,0,Sango1011/number_display,144926263,Verilog,number_display,4,0,2018-08-16 02:30:51+00:00,[],None
302,https://github.com/Sango1011/electronic_craps.git,2018-08-16 02:32:37+00:00,Verilog code for an electronic craps game,0,Sango1011/electronic_craps,144926658,Verilog,electronic_craps,5,0,2018-08-16 02:33:17+00:00,[],None
303,https://github.com/nadzbz/Digital-Logic.git,2018-09-13 17:09:43+00:00,Verilog Files,0,nadzbz/Digital-Logic,148671100,Verilog,Digital-Logic,929,0,2018-11-27 04:49:14+00:00,[],None
304,https://github.com/sarvesh0303/comp_arch.git,2018-09-25 05:58:23+00:00,,0,sarvesh0303/comp_arch,150214807,Verilog,comp_arch,101,0,2018-09-25 10:17:42+00:00,[],https://api.github.com/licenses/gpl-3.0
305,https://github.com/Milky2018/myHomeworkScripts.git,2018-10-08 03:34:57+00:00,homework scripts for class Architecture,0,Milky2018/myHomeworkScripts,152014027,Verilog,myHomeworkScripts,47,0,2018-11-27 03:08:59+00:00,[],None
306,https://github.com/jramonrod/PlatformArenaShooter.git,2018-10-09 05:00:37+00:00,"A shooter made in Verilog, contains several sprites inspired by various games.",0,jramonrod/PlatformArenaShooter,152190187,Verilog,PlatformArenaShooter,20,0,2023-01-28 18:20:12+00:00,[],None
307,https://github.com/Le-no/vga_driver.git,2018-08-28 13:49:53+00:00,,0,Le-no/vga_driver,146454588,Verilog,vga_driver,1013,0,2019-11-15 12:59:07+00:00,[],None
308,https://github.com/nikok94/mersenne_Twister_generator.git,2018-08-27 07:47:05+00:00,,0,nikok94/mersenne_Twister_generator,146264328,Verilog,mersenne_Twister_generator,2,0,2018-08-27 07:52:39+00:00,[],None
309,https://github.com/arafatms/CPU-design.git,2018-08-25 11:58:41+00:00,MIPS CPU design in logisim，and flash in FPGA,0,arafatms/CPU-design,146091634,Verilog,CPU-design,2807,0,2019-06-16 04:28:29+00:00,[],None
310,https://github.com/SorianoJuan/ArqDeComputadoras.git,2018-08-25 20:43:15+00:00,Repositorio para los trabajos prácticos de la asignatura arquitectura de computadoras,0,SorianoJuan/ArqDeComputadoras,146128357,Verilog,ArqDeComputadoras,7234,0,2019-03-03 21:40:32+00:00,[],None
311,https://github.com/ipsita2105/FPGA-Project.git,2018-09-01 18:56:37+00:00,Verilog code for Patterns and Snake Game,0,ipsita2105/FPGA-Project,147024616,Verilog,FPGA-Project,15,0,2019-05-05 10:49:52+00:00,[],None
312,https://github.com/imartinezf/Decodificador.git,2018-09-07 15:31:42+00:00,"Decodificador de binario complemento 2 a 7 segmentos en  unidades, decenas, centenas e indicador de signo ",0,imartinezf/Decodificador,147842350,Verilog,Decodificador,1408,0,2018-09-13 20:10:03+00:00,[],None
313,https://github.com/MarvenGarsalli/SPI-within-Qsys_Nios.git,2018-10-06 00:40:46+00:00,,0,MarvenGarsalli/SPI-within-Qsys_Nios,151791962,Verilog,SPI-within-Qsys_Nios,11675,0,2018-10-06 00:47:22+00:00,[],None
314,https://github.com/SoyM/lattice-FPGA.git,2018-09-12 09:11:36+00:00,FPGA project,0,SoyM/lattice-FPGA,148453095,Verilog,lattice-FPGA,2,0,2018-09-27 11:22:27+00:00,"['fpga', 'verilog']",None
315,https://github.com/chaitany10/COA-assignments.git,2018-09-22 11:15:21+00:00,contains my code for COA assignments in 3rd semester,1,chaitany10/COA-assignments,149869818,Verilog,COA-assignments,8053,0,2018-10-31 16:11:52+00:00,[],None
316,https://github.com/illright/game-of-verilog.git,2018-09-24 08:13:28+00:00,Implementation of Conway's Game of Life on an FPGA board (abandoned),0,illright/game-of-verilog,150072393,Verilog,game-of-verilog,16,0,2023-01-28 19:24:30+00:00,[],https://api.github.com/licenses/gpl-3.0
317,https://github.com/Boraillie/VHDL_MainProject.git,2018-09-26 06:38:37+00:00,Main project of the VHDL classes (exercices and applications),0,Boraillie/VHDL_MainProject,150379790,Verilog,VHDL_MainProject,1499,0,2018-10-08 14:37:18+00:00,[],None
318,https://github.com/JamesAslan/cod_lab.git,2018-10-08 13:50:47+00:00,1,0,JamesAslan/cod_lab,152088024,Verilog,cod_lab,154,0,2019-01-04 08:35:57+00:00,[],None
319,https://github.com/barkove/FPGA-LightManager.git,2018-08-22 14:14:59+00:00,,0,barkove/FPGA-LightManager,145718795,Verilog,FPGA-LightManager,21,0,2018-09-04 21:44:26+00:00,[],None
320,https://github.com/zhangvi7/Flappy-Bird-Labs.git,2018-08-31 20:33:26+00:00,Compilation of labs and Flappy Bird project written in Verilog ,0,zhangvi7/Flappy-Bird-Labs,146939918,Verilog,Flappy-Bird-Labs,695,0,2018-09-12 17:17:25+00:00,[],None
321,https://github.com/hamsty/atividades_oc.git,2018-09-26 19:25:51+00:00,Repositório de Atividades de Organização de Computadores,0,hamsty/atividades_oc,150479240,Verilog,atividades_oc,17,0,2018-09-26 19:30:32+00:00,[],None
322,https://github.com/maximwowpro/Max-Shvayuk-comp_arch-and-MIPS-labs.git,2018-09-30 20:38:11+00:00,,0,maximwowpro/Max-Shvayuk-comp_arch-and-MIPS-labs,151004856,Verilog,Max-Shvayuk-comp_arch-and-MIPS-labs,2367,0,2019-01-09 22:00:27+00:00,[],None
323,https://github.com/alexanderlopes11/INF251-Trabalho1.git,2018-09-29 20:33:27+00:00,,0,alexanderlopes11/INF251-Trabalho1,150900935,Verilog,INF251-Trabalho1,205,0,2018-09-29 20:37:33+00:00,[],None
324,https://github.com/RayWHL/digital-logic.git,2018-09-29 10:39:46+00:00,digital-logic,0,RayWHL/digital-logic,150854151,Verilog,digital-logic,11,0,2018-09-29 10:45:18+00:00,"['auto-sale', 'digital-logic-design']",None
325,https://github.com/torsteml/TFE4152-Project.git,2018-10-01 16:47:27+00:00,,0,torsteml/TFE4152-Project,151123011,Verilog,TFE4152-Project,4038,0,2019-01-29 12:55:19+00:00,[],None
326,https://github.com/DLJin/EECS470.git,2018-10-03 20:56:48+00:00,,0,DLJin/EECS470,151479341,Verilog,EECS470,203,0,2022-11-01 01:36:07+00:00,[],None
327,https://github.com/tmarquar/SimonSaysBasys3.git,2018-10-02 20:28:40+00:00,,0,tmarquar/SimonSaysBasys3,151318887,Verilog,SimonSaysBasys3,1017,0,2018-10-12 03:41:19+00:00,[],None
328,https://github.com/jramonrod/Ice_Climbers.git,2018-10-09 04:55:03+00:00,Ice Climbers game made in Verilog for the Computer Architecture and Organization class,0,jramonrod/Ice_Climbers,152189720,Verilog,Ice_Climbers,5,0,2023-01-28 14:37:40+00:00,[],None
329,https://github.com/westerleyc/trabalho65255.git,2018-09-28 01:25:40+00:00,Trabalho de INF251 (27/09/18),0,westerleyc/trabalho65255,150668081,Verilog,trabalho65255,3,0,2018-09-28 01:41:26+00:00,[],None
330,https://github.com/JadenSimon/ECE3710.git,2018-09-02 17:50:21+00:00,Tank Game,0,JadenSimon/ECE3710,147108458,Verilog,ECE3710,15562,0,2019-01-11 23:13:12+00:00,[],None
331,https://github.com/AlbertGuan/DE10_IR_Ctrl.git,2018-08-05 03:33:44+00:00,,0,AlbertGuan/DE10_IR_Ctrl,143580530,Verilog,DE10_IR_Ctrl,251,0,2019-03-25 05:01:22+00:00,[],None
332,https://github.com/huanchin/Digital-System-Design-2.git,2018-08-07 08:59:52+00:00,Digital System Design-2,0,huanchin/Digital-System-Design-2,143847170,Verilog,Digital-System-Design-2,368,0,2018-08-07 09:00:58+00:00,[],None
333,https://github.com/nicky1214/MHP.git,2018-10-05 09:06:36+00:00,FPGA 1bit full adder,0,nicky1214/MHP,151696146,Verilog,MHP,245,0,2018-10-05 09:09:55+00:00,[],None
334,https://github.com/VengeanceCactus/EECE2323.git,2018-09-18 18:34:36+00:00,Code for Digitial Design Lab,1,VengeanceCactus/EECE2323,149335202,Verilog,EECE2323,70563,0,2018-11-27 19:35:57+00:00,[],None
335,https://github.com/hellohawaii/lab2.git,2018-09-23 14:25:06+00:00,Computer Architecture lab2,0,hellohawaii/lab2,149991653,Verilog,lab2,84,0,2018-11-18 13:05:49+00:00,[],None
336,https://github.com/lublot/Problema-1---SD.git,2018-09-24 00:55:14+00:00,Equipe: ,0,lublot/Problema-1---SD,150039218,Verilog,Problema-1---SD,65821,0,2018-10-15 16:30:06+00:00,[],None
337,https://github.com/AaronTYin/O-HDL-FullAdder.git,2018-10-07 16:06:44+00:00,FulAdder,0,AaronTYin/O-HDL-FullAdder,151959236,Verilog,O-HDL-FullAdder,111,0,2021-01-03 06:28:26+00:00,[],https://api.github.com/licenses/gpl-3.0
338,https://github.com/SchuylerQHorky/VerilogProc-5Stage.git,2018-10-02 03:43:12+00:00,"Designed to be run in ModelSim, this 5-stage pipelined processor is capable of executing assembly code stored in a local file.",0,SchuylerQHorky/VerilogProc-5Stage,151196554,Verilog,VerilogProc-5Stage,107,0,2019-01-11 20:55:08+00:00,[],None
339,https://github.com/Darius888/GSensor.git,2018-10-02 17:11:27+00:00,,0,Darius888/GSensor,151292864,Verilog,GSensor,4252,0,2018-10-27 16:40:23+00:00,[],None
340,https://github.com/georgesuarez/CSE-401.git,2018-10-03 21:25:31+00:00,CSE 401 - Contemporary Computer Architectures at CSUSB,0,georgesuarez/CSE-401,151482509,Verilog,CSE-401,2305,0,2019-04-14 22:19:39+00:00,[],None
341,https://github.com/swallen000/Computer_Architecture_HW3.git,2018-10-09 05:19:43+00:00,2017 Computer Architecture,0,swallen000/Computer_Architecture_HW3,152191816,Verilog,Computer_Architecture_HW3,295,0,2018-10-09 05:21:04+00:00,[],None
342,https://github.com/CompArchFA18/Lab2.git,2018-10-05 14:02:00+00:00,CompArch Lab 2: SPI Memory,10,CompArchFA18/Lab2,151729340,Verilog,Lab2,9,0,2023-08-21 18:02:47+00:00,[],None
343,https://github.com/Sonya11/reaction-timer.git,2018-08-20 19:36:49+00:00,,0,Sonya11/reaction-timer,145462402,Verilog,reaction-timer,7,0,2018-08-20 19:54:46+00:00,[],None
344,https://github.com/yxiao1996/myLC-3b.git,2018-08-20 02:50:20+00:00,"(personal exercise) Implementing LC-3b ISA (as close as I can) in Verilog HDL, compiling and similating with iverilog and vvp",0,yxiao1996/myLC-3b,145358208,Verilog,myLC-3b,939,0,2018-08-21 07:03:31+00:00,[],None
345,https://github.com/joedel651/ECEN350.git,2018-09-09 18:49:19+00:00,32 bit pipelined MIPS processor,0,joedel651/ECEN350,148055526,Verilog,ECEN350,9935,0,2018-09-09 23:03:53+00:00,[],None
346,https://github.com/jkaugust/Verilog-Timed-two-player-sequence-matching-memory-game-.git,2018-09-05 02:13:23+00:00,Displayed an alphanumeric sequence in time intervals; obtained the element in specified position Built a RTL design of the interactive memory game with 70% re-usage of hardware components in the FPGA Enhanced the game to various difficulty levels by reducing the time interval; Authorized players using RAM and ROM  and is currently working on verification using SystemVerilog testbenches.,0,jkaugust/Verilog-Timed-two-player-sequence-matching-memory-game-,147446572,Verilog,Verilog-Timed-two-player-sequence-matching-memory-game-,13987,0,2018-09-05 15:47:18+00:00,[],None
347,https://github.com/agojunior/SingleCycleProcessorMIPSQuartus.git,2018-09-01 06:46:52+00:00,"Implementation of a single cycle processor for an altera fpga, using quartus.",0,agojunior/SingleCycleProcessorMIPSQuartus,146975244,Verilog,SingleCycleProcessorMIPSQuartus,9887,0,2018-09-01 07:09:50+00:00,[],https://api.github.com/licenses/gpl-3.0
348,https://github.com/raghavrastogi/Verilog_Design_Files.git,2018-08-28 14:53:19+00:00,Digital Design Files coded in Verilog,0,raghavrastogi/Verilog_Design_Files,146463266,Verilog,Verilog_Design_Files,22,0,2018-10-30 09:53:56+00:00,[],None
349,https://github.com/Jiankun0830/ISTD-50.002-1-bit-full-adder-FPGA-tester-CI03-Grp01.git,2018-09-29 02:57:26+00:00,,0,Jiankun0830/ISTD-50.002-1-bit-full-adder-FPGA-tester-CI03-Grp01,150818161,Verilog,ISTD-50.002-1-bit-full-adder-FPGA-tester-CI03-Grp01,353,0,2018-10-02 16:47:04+00:00,[],None
350,https://github.com/Rekkursion/DigitalLogicDesign.git,2018-09-29 09:36:51+00:00,DLD,0,Rekkursion/DigitalLogicDesign,150849205,Verilog,DigitalLogicDesign,25,0,2018-11-01 08:36:29+00:00,[],None
351,https://github.com/CompArchFA18/in-class.git,2018-09-19 13:21:38+00:00,Code and examples from in-class work,7,CompArchFA18/in-class,149454111,Verilog,in-class,16,0,2023-08-21 18:02:47+00:00,[],None
352,https://github.com/GARIIKK/Computer_Architecture.git,2018-09-27 06:55:14+00:00,,0,GARIIKK/Computer_Architecture,150542639,Verilog,Computer_Architecture,53,0,2019-03-21 08:17:56+00:00,[],None
353,https://github.com/skywoodsz/verilog.git,2018-09-28 13:55:24+00:00,verilog进行硬件描述,0,skywoodsz/verilog,150748249,Verilog,verilog,5,0,2018-09-28 15:30:05+00:00,[],None
354,https://github.com/yangzou199307/Verilog-code.git,2018-09-26 12:43:15+00:00,,0,yangzou199307/Verilog-code,150425009,Verilog,Verilog-code,0,0,2018-09-26 12:44:53+00:00,[],None
355,https://github.com/game11189/Aurora.git,2018-08-10 09:37:00+00:00,,0,game11189/Aurora,144267355,Verilog,Aurora,77156,0,2018-08-10 09:38:19+00:00,[],None
356,https://github.com/JiahaiHu/Auto-Shop.git,2018-09-20 15:57:21+00:00,,0,JiahaiHu/Auto-Shop,149634797,Verilog,Auto-Shop,13,0,2018-09-27 03:27:09+00:00,[],None
357,https://github.com/jisanRL/EECS-2021_Computer-Organization.git,2018-09-20 00:55:55+00:00,,0,jisanRL/EECS-2021_Computer-Organization,149530594,Verilog,EECS-2021_Computer-Organization,1993,0,2018-11-23 01:19:07+00:00,[],None
358,https://github.com/toyib23/FSM_Calculator.git,2018-09-22 05:13:02+00:00,Calculator verilog simulation with FSM,0,toyib23/FSM_Calculator,149847604,Verilog,FSM_Calculator,2,0,2018-09-22 05:43:57+00:00,[],None
359,https://github.com/AndreaN33/EECS301-Lab4.git,2018-09-22 17:27:19+00:00,Verilog Lab,0,AndreaN33/EECS301-Lab4,149900158,Verilog,EECS301-Lab4,3626,0,2018-09-22 17:28:46+00:00,[],None
360,https://github.com/loganthorneloe/mips-processor.git,2018-09-25 18:05:33+00:00,A 32-bit MIPS architecture computer processor written in Verilog made to run in Vivado.,0,loganthorneloe/mips-processor,150308341,Verilog,mips-processor,3592,0,2019-04-03 01:53:45+00:00,[],None
361,https://github.com/DuttaAbhigyan/DES64-using-Verilog.git,2018-08-24 13:09:42+00:00,This is a DES implementation in Verilog for a single 64bit plain text block. The code is self explanatory and modularised.,0,DuttaAbhigyan/DES64-using-Verilog,145992955,Verilog,DES64-using-Verilog,4,0,2024-01-12 13:10:38+00:00,[],https://api.github.com/licenses/mit
362,https://github.com/bytes-as/COA.git,2018-10-01 08:44:33+00:00,Computer Organisation & Architecture Assignments,0,bytes-as/COA,151059512,Verilog,COA,7552,0,2019-08-07 13:46:56+00:00,[],None
363,https://github.com/TranDNNguyen/accelerometer-vid-display.git,2018-08-02 19:30:17+00:00,Verilog HDL on an Intel DE10-Lite FPGA board - moves an image in ROM across the monitor using an accelerometer,0,TranDNNguyen/accelerometer-vid-display,143336834,Verilog,accelerometer-vid-display,4,0,2018-08-28 04:15:14+00:00,[],None
364,https://github.com/PeterLW/ECE241-Digital_System.git,2018-08-19 17:00:01+00:00,,0,PeterLW/ECE241-Digital_System,145321865,Verilog,ECE241-Digital_System,74054,0,2018-08-19 17:04:18+00:00,[],None
365,https://github.com/vivienyuwenchen/CompArchFA18HW.git,2018-09-11 00:28:55+00:00,,0,vivienyuwenchen/CompArchFA18HW,148236838,Verilog,CompArchFA18HW,7,0,2018-09-11 23:01:11+00:00,[],None
366,https://github.com/syhAnna/CSC258project.git,2018-09-08 17:32:52+00:00,Fall2017-CSC258-Final-Project,0,syhAnna/CSC258project,147955441,Verilog,CSC258project,2,0,2018-09-08 17:33:10+00:00,[],None
367,https://github.com/aselker/CompArchSub_Fa18.git,2018-09-09 15:26:53+00:00,Submissions to Comp Arch @ Olin College,0,aselker/CompArchSub_Fa18,148038701,Verilog,CompArchSub_Fa18,241,0,2018-09-17 01:46:45+00:00,[],None
368,https://github.com/tongbs/Computer_organization.git,2018-09-01 08:33:55+00:00,,0,tongbs/Computer_organization,146981934,Verilog,Computer_organization,3622,0,2018-09-02 09:55:25+00:00,[],None
369,https://github.com/abhilash-neog/Verilog-Programming.git,2018-09-05 18:23:22+00:00,Verilog Lab work at BITS Pilani,0,abhilash-neog/Verilog-Programming,147561601,Verilog,Verilog-Programming,3351,0,2019-03-02 19:15:03+00:00,"['icarus-verilog', 'mips-processor']",None
370,https://github.com/nathanieltan/CompArch18.git,2018-09-14 04:06:29+00:00,For submitting my assignments to Olin College's Computer Architecture class in Fall 2018.,0,nathanieltan/CompArch18,148734272,Verilog,CompArch18,231,0,2018-09-21 03:27:31+00:00,[],None
371,https://github.com/klx3300/automatic-reseller.git,2018-09-04 00:18:04+00:00,HUST 2016 Digital Electronics Course Project,0,klx3300/automatic-reseller,147265957,Verilog,automatic-reseller,75,0,2018-09-20 08:08:49+00:00,[],https://api.github.com/licenses/mit
372,https://github.com/imartinezf/Calculadora.git,2018-09-04 14:06:45+00:00,,0,imartinezf/Calculadora,147356060,Verilog,Calculadora,5,0,2018-09-06 21:52:47+00:00,[],None
373,https://github.com/Stongeur/e200_opensource.git,2018-09-11 11:54:13+00:00,,0,Stongeur/e200_opensource,148309713,Verilog,e200_opensource,31886,0,2018-09-11 12:17:09+00:00,[],https://api.github.com/licenses/apache-2.0
374,https://github.com/RichenzZ/MIPS-processor-simulation.git,2018-09-12 02:11:03+00:00,,0,RichenzZ/MIPS-processor-simulation,148407442,Verilog,MIPS-processor-simulation,56,0,2018-09-12 02:15:04+00:00,[],None
375,https://github.com/camillexue/CompArch.git,2018-09-13 17:59:44+00:00,,0,camillexue/CompArch,148677119,Verilog,CompArch,62,0,2018-09-24 03:32:23+00:00,[],None
376,https://github.com/KoreanWienerSchnizel/CT-CMPE-125-Labs.git,2018-09-17 21:04:20+00:00,Files for CMPE 125 Lab,0,KoreanWienerSchnizel/CT-CMPE-125-Labs,149187854,Verilog,CT-CMPE-125-Labs,1,0,2018-09-17 21:10:17+00:00,[],None
377,https://github.com/hickeym2/CPU1.git,2018-08-05 22:46:37+00:00,,0,hickeym2/CPU1,143653032,Verilog,CPU1,38,0,2018-08-05 22:49:46+00:00,[],None
378,https://github.com/markus-zzz/modem.git,2018-08-05 08:53:46+00:00,,0,markus-zzz/modem,143597583,Verilog,modem,42,0,2018-09-02 06:33:41+00:00,[],https://api.github.com/licenses/gpl-3.0
379,https://github.com/mathur15/Verilog.git,2018-08-24 04:22:50+00:00,,0,mathur15/Verilog,145941968,Verilog,Verilog,28270,0,2018-08-24 05:01:00+00:00,[],None
380,https://github.com/einik1/Camera-FP-CPU.git,2018-08-23 12:55:08+00:00,,0,einik1/Camera-FP-CPU,145853461,Verilog,Camera-FP-CPU,34137,0,2018-08-23 13:19:26+00:00,[],None
381,https://github.com/GongYuchuan/verilog-HDB3_encoding_and_decoding.git,2018-08-31 12:18:51+00:00,,2,GongYuchuan/verilog-HDB3_encoding_and_decoding,146888061,Verilog,verilog-HDB3_encoding_and_decoding,5,0,2018-08-31 12:46:09+00:00,[],None
382,https://github.com/cybaj/try_sr_bcdc_verilog.git,2018-10-06 09:13:51+00:00,학교과제.  Sequence Recognizer / Binary Coded Decimal Counter . verilog.,0,cybaj/try_sr_bcdc_verilog,151823634,Verilog,try_sr_bcdc_verilog,980,0,2018-10-06 09:15:48+00:00,[],None
383,https://github.com/rnandyma/present_crypto.git,2018-10-07 18:10:57+00:00,,0,rnandyma/present_crypto,151970827,Verilog,present_crypto,4,0,2018-10-07 18:14:05+00:00,[],None
384,https://github.com/jakeh12/div_clk5.git,2018-10-05 22:38:31+00:00,,0,jakeh12/div_clk5,151785117,Verilog,div_clk5,0,0,2018-10-05 22:38:59+00:00,[],None
385,https://github.com/ssreekanth2000/HW4.git,2018-10-11 21:15:26+00:00,,0,ssreekanth2000/HW4,152656796,Verilog,HW4,3211,0,2018-10-12 03:37:09+00:00,[],None
386,https://github.com/caiocem/INF251OC-2018-1-ES92558.git,2018-09-26 23:51:57+00:00,Respositório para trabalhos da matéria Organização de Computadores,0,caiocem/INF251OC-2018-1-ES92558,150503318,Verilog,INF251OC-2018-1-ES92558,1232,0,2018-11-29 10:53:30+00:00,[],None
387,https://github.com/rhinno/helloGithub.git,2018-09-26 11:22:16+00:00,I'm learning github again. I hope i will master github this time.,0,rhinno/helloGithub,150415215,Verilog,helloGithub,2,0,2018-09-26 11:29:32+00:00,[],None
388,https://github.com/AntonNikitenko/crossbar.git,2018-09-26 14:21:44+00:00,,1,AntonNikitenko/crossbar,150438737,Verilog,crossbar,18,0,2018-10-05 21:15:55+00:00,[],None
389,https://github.com/wallace-f-rosa-old/maquina_estados.git,2018-09-25 13:03:34+00:00,Trabalho I INF 251,0,wallace-f-rosa-old/maquina_estados,150266237,Verilog,maquina_estados,83,0,2022-05-31 00:31:52+00:00,[],https://api.github.com/licenses/gpl-3.0
390,https://github.com/maminej/FPGA.git,2018-09-28 22:38:39+00:00,Verilog Projects,0,maminej/FPGA,150801210,Verilog,FPGA,15,0,2018-09-28 22:40:30+00:00,[],None
391,https://github.com/ayana-numato/aircraft_led.git,2018-08-14 06:48:14+00:00,,0,ayana-numato/aircraft_led,144680226,Verilog,aircraft_led,0,0,2018-08-14 08:04:05+00:00,[],None
392,https://github.com/PrashRangarajan/Computer-Architecture.git,2018-08-21 10:13:51+00:00,,0,PrashRangarajan/Computer-Architecture,145546626,Verilog,Computer-Architecture,483,0,2018-10-23 10:20:03+00:00,[],None
393,https://github.com/josazuwa/Snake-Game.git,2018-08-20 19:25:06+00:00,Snake Game in VHDL,0,josazuwa/Snake-Game,145461224,Verilog,Snake-Game,18,0,2018-08-20 19:26:19+00:00,[],None
394,https://github.com/chintadinesh/multicycle_IITB_RISC.git,2018-08-07 16:28:32+00:00,CPU design in verilog for custom RISC ISA.,0,chintadinesh/multicycle_IITB_RISC,143900098,Verilog,multicycle_IITB_RISC,8389,0,2024-03-06 02:15:31+00:00,[],None
395,https://github.com/stevenfans/Pong-Game.git,2018-09-27 20:00:15+00:00,One player pong game designed in verilog.,0,stevenfans/Pong-Game,150641088,Verilog,Pong-Game,10,0,2018-09-27 20:03:15+00:00,[],None
396,https://github.com/Metabolicz/TrabalhoOC.git,2018-09-27 22:10:13+00:00,Trabalho de OC,0,Metabolicz/TrabalhoOC,150653577,Verilog,TrabalhoOC,3,0,2018-09-28 10:56:48+00:00,[],None
397,https://github.com/sakshamahluwalia/csc258.git,2018-10-03 18:43:45+00:00,This repository contains all of my labs for csc258 at University of Toronto. From basic counters to fully functional small microprocessors,0,sakshamahluwalia/csc258,151462602,Verilog,csc258,21350,0,2018-12-24 16:55:58+00:00,[],None
398,https://github.com/thasega/Reconf_Spartan6.git,2018-10-01 06:15:52+00:00,,0,thasega/Reconf_Spartan6,151044151,Verilog,Reconf_Spartan6,3,0,2018-10-01 06:21:59+00:00,[],https://api.github.com/licenses/mit
399,https://github.com/westerleyc/parte1trabalho2.git,2018-10-03 16:26:44+00:00,Parte 1 do segundo trabalho de INF251,0,westerleyc/parte1trabalho2,151444099,Verilog,parte1trabalho2,3,0,2018-10-03 16:29:42+00:00,[],None
400,https://github.com/huanchin/Digital-System-Design-1.git,2018-08-07 09:01:54+00:00,Digital System Design-1,0,huanchin/Digital-System-Design-1,143847415,Verilog,Digital-System-Design-1,29,0,2018-08-07 09:03:02+00:00,[],None
401,https://github.com/yuxin1106/CandyCrush.git,2018-09-01 01:07:55+00:00,,0,yuxin1106/CandyCrush,146956172,Verilog,CandyCrush,3397,0,2018-09-01 01:34:55+00:00,[],None
402,https://github.com/troes/netfpga_sume_router.git,2018-08-21 03:00:16+00:00,netfpga_sume_router,0,troes/netfpga_sume_router,145498857,Verilog,netfpga_sume_router,6,0,2018-08-21 03:00:29+00:00,[],None
403,https://github.com/vighneshhegde/CompArch.git,2018-08-21 10:22:28+00:00,,0,vighneshhegde/CompArch,145547681,Verilog,CompArch,186,0,2018-10-23 10:19:38+00:00,[],None
404,https://github.com/louisdavies/VerilogPlaying.git,2018-09-03 15:44:50+00:00,Trying out programming techniques in Verilog,0,louisdavies/VerilogPlaying,147224910,Verilog,VerilogPlaying,11,0,2018-09-07 10:34:02+00:00,[],None
405,https://github.com/harish-kp/6213.git,2018-09-10 19:59:45+00:00,,0,harish-kp/6213,148211636,Verilog,6213,3,0,2018-09-10 19:59:53+00:00,[],None
406,https://github.com/jubayer0175/AES.git,2018-09-10 17:48:49+00:00,Class project (hardware security-II),0,jubayer0175/AES,148195553,Verilog,AES,14805,0,2023-11-06 16:43:03+00:00,[],None
407,https://github.com/mahbuburriad/Verlog_Traffic_Control.git,2018-09-10 19:16:10+00:00,This is for CSE413 Verilog Course Traffic Control Project,0,mahbuburriad/Verlog_Traffic_Control,148206502,Verilog,Verlog_Traffic_Control,434,0,2019-02-23 21:05:27+00:00,[],https://api.github.com/licenses/mit
408,https://github.com/yo1995/Nightly_reminiscence.git,2018-09-18 04:57:53+00:00,"⚙️ Some Verilog, some C, some hardcore nights long ago...",0,yo1995/Nightly_reminiscence,149231262,Verilog,Nightly_reminiscence,5426,0,2018-09-18 23:53:45+00:00,[],https://api.github.com/licenses/mit
409,https://github.com/cridaflo/Taller1_arqui.git,2018-09-13 02:35:39+00:00,,0,cridaflo/Taller1_arqui,148571094,Verilog,Taller1_arqui,15848,0,2018-09-28 16:22:38+00:00,[],None
410,https://github.com/jeremycryan/ComputerArchitecture.git,2018-09-14 04:46:42+00:00,A repository for submitting CompArch assignments. Fall 2018.,0,jeremycryan/ComputerArchitecture,148736939,Verilog,ComputerArchitecture,482,0,2018-10-12 05:50:45+00:00,[],None
411,https://github.com/Tonyvitamin/co_computer_architecture_HW1.git,2018-09-20 04:11:13+00:00,,0,Tonyvitamin/co_computer_architecture_HW1,149549919,Verilog,co_computer_architecture_HW1,1099,0,2018-09-21 02:51:49+00:00,[],None
412,https://github.com/doublsky/Stratix10HyperFlex.git,2018-09-24 18:53:31+00:00,Benchmarks and optimizations for Stratix 10 HyperFlex architecture,1,doublsky/Stratix10HyperFlex,150152921,Verilog,Stratix10HyperFlex,4662,0,2019-09-26 19:11:20+00:00,[],https://api.github.com/licenses/bsd-3-clause
413,https://github.com/zx-bit7/random.git,2018-09-27 13:21:32+00:00,FPGA-based random number generator for the Nandland board.,0,zx-bit7/random,150590342,Verilog,random,2,0,2018-09-27 13:51:20+00:00,[],None
414,https://github.com/NMikhail/work_txrx.git,2018-09-27 14:21:05+00:00,,0,NMikhail/work_txrx,150599003,Verilog,work_txrx,1,0,2018-09-27 14:29:32+00:00,[],None
415,https://github.com/midimaster21b/EGR-680-Lab-3.git,2018-09-15 23:19:11+00:00,It's a basic vending machine.,0,midimaster21b/EGR-680-Lab-3,148947305,Verilog,EGR-680-Lab-3,49,0,2018-09-19 19:09:14+00:00,[],None
416,https://github.com/AZdet/computer-architecture.git,2018-09-26 13:01:15+00:00,,0,AZdet/computer-architecture,150427376,Verilog,computer-architecture,22,0,2019-12-08 05:09:38+00:00,[],None
417,https://github.com/lingqiu3/Research-Probabilistic-Wire-Pruning.git,2018-08-23 16:07:14+00:00,,0,lingqiu3/Research-Probabilistic-Wire-Pruning,145877568,Verilog,Research-Probabilistic-Wire-Pruning,442,0,2018-08-26 16:47:58+00:00,[],None
418,https://github.com/xs226/FPGA_Learn.git,2018-08-24 00:50:26+00:00,,0,xs226/FPGA_Learn,145923301,Verilog,FPGA_Learn,28712,0,2018-09-29 07:37:57+00:00,[],None
419,https://github.com/aoleksiag/Compact_AES.git,2018-08-05 18:29:11+00:00,,0,aoleksiag/Compact_AES,143637898,Verilog,Compact_AES,23,0,2018-09-14 08:22:24+00:00,[],None
420,https://github.com/evopen/fpga.git,2018-09-29 03:47:32+00:00,,0,evopen/fpga,150822096,Verilog,fpga,11,0,2018-10-04 12:31:35+00:00,[],None
421,https://github.com/arikyueh/Skiathlon.git,2018-09-27 01:36:40+00:00,Programmed in Verilog on a Basys3 board,0,arikyueh/Skiathlon,150511795,Verilog,Skiathlon,14878,0,2018-09-27 01:41:08+00:00,[],None
422,https://github.com/NeilNie/SevenSegmentDecoder.git,2018-10-07 16:01:59+00:00,Seven Segment Decoder for Digital Logic,0,NeilNie/SevenSegmentDecoder,151958797,Verilog,SevenSegmentDecoder,15773,0,2018-12-25 03:14:57+00:00,[],None
423,https://github.com/NoahFeinberg/ece385.git,2018-10-05 01:32:25+00:00,ECE 385 System Verilog/C Code,1,NoahFeinberg/ece385,151657118,Verilog,ece385,1938,0,2019-12-02 16:31:44+00:00,[],None
424,https://github.com/choven1/HDL-Proj-1.git,2018-10-02 21:44:07+00:00,some profound text,0,choven1/HDL-Proj-1,151327489,Verilog,HDL-Proj-1,1074,0,2018-10-16 15:30:48+00:00,[],None
425,https://github.com/YongweiLin/Pac-Man.git,2018-10-09 01:07:22+00:00,A Pac-Man game implemented using Verilog.,0,YongweiLin/Pac-Man,152167131,Verilog,Pac-Man,67,0,2018-10-09 16:39:54+00:00,[],None
426,https://github.com/christianphan/Digital_Oscilloscope.git,2018-10-09 18:37:05+00:00,"Project to create a digital oscilloscope using icestorm tools, lattice fpga, and ADCs. The ADC converts analog to digital and send it to the fpga. The FPGA processes it in real time and displays information on a screen over VGA",1,christianphan/Digital_Oscilloscope,152302344,Verilog,Digital_Oscilloscope,35,0,2018-11-10 02:47:33+00:00,[],None
427,https://github.com/khalid17160/hello-world_v2.git,2018-10-06 08:56:20+00:00,This is the hello world v2,0,khalid17160/hello-world_v2,151821894,Verilog,hello-world_v2,12,0,2018-10-29 09:49:28+00:00,[],None
428,https://github.com/manaty226/4bitCPU.git,2018-08-15 00:24:48+00:00,4bitCPU,0,manaty226/4bitCPU,144785545,Verilog,4bitCPU,6,0,2018-08-15 05:50:16+00:00,[],https://api.github.com/licenses/mit
429,https://github.com/concavegit/comparch-lab0.git,2018-09-22 22:51:49+00:00,Comparch Lab0,1,concavegit/comparch-lab0,149927546,Verilog,comparch-lab0,49744,0,2018-10-09 14:52:27+00:00,[],None
430,https://github.com/Esteves4/VerilogCourse.git,2018-08-02 02:36:21+00:00,Activities done in the verilog course given by Clube do Hardware from Federal University of  Ceara - UFC,0,Esteves4/VerilogCourse,143232569,Verilog,VerilogCourse,5,0,2018-08-03 02:02:43+00:00,"['verilog', 'clubedohardware', 'ufc', 'engeneering', 'engenhariadecomputacao']",None
431,https://github.com/weisystak/Pipeline-CPU.git,2018-10-11 04:35:52+00:00,,0,weisystak/Pipeline-CPU,152531696,Verilog,Pipeline-CPU,14,0,2018-10-11 09:00:10+00:00,[],None
432,https://github.com/AaronTYin/O-HDL-SyncFifo.git,2018-10-09 10:08:46+00:00,SyncFifo,0,AaronTYin/O-HDL-SyncFifo,152229899,Verilog,O-HDL-SyncFifo,1542,0,2021-01-03 06:19:25+00:00,[],https://api.github.com/licenses/gpl-3.0
433,https://github.com/zhouzaixin/sm4_logic.git,2018-08-22 07:11:27+00:00,,1,zhouzaixin/sm4_logic,145670827,Verilog,sm4_logic,6,0,2019-03-24 11:28:51+00:00,[],None
434,https://github.com/kingston-wang/shooter-game.git,2018-08-23 00:15:02+00:00,,0,kingston-wang/shooter-game,145776997,Verilog,shooter-game,171,0,2018-08-23 00:16:14+00:00,[],None
435,https://github.com/ManasiDubey/8-bit-MIPS-master.git,2018-08-07 18:45:06+00:00,,0,ManasiDubey/8-bit-MIPS-master,143913851,Verilog,8-bit-MIPS-master,32,0,2018-08-07 18:47:27+00:00,[],None
436,https://github.com/zilijing/SimpleCPU.git,2018-08-13 02:45:15+00:00,,0,zilijing/SimpleCPU,144521136,Verilog,SimpleCPU,585,0,2018-08-14 03:38:34+00:00,[],None
437,https://github.com/vinilima07/diretorioVerilog.git,2018-08-12 13:41:17+00:00,,0,vinilima07/diretorioVerilog,144469898,Verilog,diretorioVerilog,566,0,2019-05-02 14:15:06+00:00,[],None
438,https://github.com/michaelzwong/verifrogger.git,2018-09-06 03:08:17+00:00,A frog jumping game written in Verilog for the Intel’s DE1-SOC FPGA board.,0,michaelzwong/verifrogger,147610483,Verilog,verifrogger,176,0,2018-12-19 02:58:31+00:00,"['verilog', 'game', 'circuits', 'processors']",None
439,https://github.com/etdel651/Joe.git,2018-09-09 18:11:48+00:00,,0,etdel651/Joe,148052624,Verilog,Joe,10491,0,2018-09-09 18:12:14+00:00,[],None
440,https://github.com/KuiLiangLin/verilog_FSM.git,2018-08-26 11:50:40+00:00,,0,KuiLiangLin/verilog_FSM,146176128,Verilog,verilog_FSM,741,0,2019-06-07 12:16:58+00:00,[],None
441,https://github.com/hunterkilltree/ImplementCircuits.git,2018-09-02 13:48:04+00:00,Using VerillogHDL ,0,hunterkilltree/ImplementCircuits,147089113,Verilog,ImplementCircuits,2,0,2018-09-28 07:02:42+00:00,[],None
442,https://github.com/Bjr10/3_8_5.git,2018-08-29 16:15:10+00:00,,0,Bjr10/3_8_5,146626528,Verilog,3_8_5,129860,0,2018-09-01 00:50:05+00:00,[],None
443,https://github.com/DuverneyCM/KBandGlobalPSA.git,2018-09-10 18:28:47+00:00,"Software and Hardware design for Pairwise Sequence Alignment (PSA) using Needleman-Wunsch algorithm, KBand method and both Linear and Affine gap score scheme. Highlight: ...",0,DuverneyCM/KBandGlobalPSA,148200700,Verilog,KBandGlobalPSA,389925,0,2022-10-10 19:56:55+00:00,[],https://api.github.com/licenses/gpl-3.0
444,https://github.com/f6fvy/fpga_24hr_clock.git,2018-09-14 13:40:11+00:00,24 hour clock on a low-cost Chinese FPGA Cyclone IV dvpt board A-C4E6E10,0,f6fvy/fpga_24hr_clock,148793924,Verilog,fpga_24hr_clock,43,0,2018-09-18 23:28:18+00:00,[],None
445,https://github.com/pawankachhap/verilog-modelsim.git,2018-09-15 09:53:47+00:00,verilog modules using ModelSim (no testbench),0,pawankachhap/verilog-modelsim,148889872,Verilog,verilog-modelsim,164,0,2019-05-27 07:51:13+00:00,[],None
446,https://github.com/sbauersfeld/MorseDecoder.git,2018-09-17 18:10:05+00:00,A verilog implementation of a Morse decoder using neural networks to translate signals to the most closely related letter,0,sbauersfeld/MorseDecoder,149167749,Verilog,MorseDecoder,7195,0,2018-09-17 18:11:32+00:00,[],None
447,https://github.com/lanfenson/CompArch-HW2.git,2018-09-22 19:34:41+00:00,,0,lanfenson/CompArch-HW2,149910631,Verilog,CompArch-HW2,85,0,2018-09-22 19:38:03+00:00,[],None
448,https://github.com/enchantessss/asic.git,2018-10-01 12:37:50+00:00,,0,enchantessss/asic,151086354,Verilog,asic,8,0,2022-05-23 16:54:42+00:00,[],None
449,https://github.com/AMahno/KPI-MIPS.git,2018-09-30 19:12:32+00:00,Laboratory practice materials for NTUU KPI MIPS Microarchitecture course.,1,AMahno/KPI-MIPS,150997926,Verilog,KPI-MIPS,4670,0,2018-12-23 15:39:27+00:00,[],None
450,https://github.com/Cyanogenom/schoolmips.git,2018-10-04 11:42:48+00:00,,0,Cyanogenom/schoolmips,151562762,Verilog,schoolmips,4844,0,2018-10-04 11:44:30+00:00,[],
451,https://github.com/KolyaHD/VerilogTimer.git,2018-10-04 11:33:59+00:00,This code should be used with an FPGA running verilog,0,KolyaHD/VerilogTimer,151561820,Verilog,VerilogTimer,38,0,2018-10-04 11:38:10+00:00,[],None
452,https://github.com/luckuisha/ece241.git,2018-10-04 19:35:25+00:00,verilog labs,0,luckuisha/ece241,151625938,Verilog,ece241,220228,0,2019-05-06 23:39:54+00:00,[],None
453,https://github.com/DGP1997/MIPS-CPU.git,2018-09-27 00:46:43+00:00,MIPS CPU based on FPGA,1,DGP1997/MIPS-CPU,150507381,Verilog,MIPS-CPU,27,0,2018-09-27 00:48:48+00:00,[],None
454,https://github.com/Treekay/Learn-CPU.git,2018-09-25 00:27:16+00:00,Mono-Cycle CPU and Multi-Cycle CPU,0,Treekay/Learn-CPU,150185197,Verilog,Learn-CPU,7975,0,2018-11-28 02:46:46+00:00,[],None
455,https://github.com/harshita9/Fortune-Teller---Verilog.git,2018-10-01 17:22:29+00:00,,0,harshita9/Fortune-Teller---Verilog,151128008,Verilog,Fortune-Teller---Verilog,31,0,2018-10-01 17:24:53+00:00,[],None
456,https://github.com/UCAS-Trace-Pass/RTL_CPU.git,2018-08-06 14:37:43+00:00,,0,UCAS-Trace-Pass/RTL_CPU,143741422,Verilog,RTL_CPU,101,0,2018-08-10 09:29:05+00:00,[],None
457,https://github.com/higorvital/problema3-coprocessador.git,2018-08-09 01:21:37+00:00,,0,higorvital/problema3-coprocessador,144085484,Verilog,problema3-coprocessador,9339,0,2018-08-09 01:32:21+00:00,[],None
458,https://github.com/ManasaTempalli/Word-Number-Sum-Game.git,2018-09-07 05:02:44+00:00,,0,ManasaTempalli/Word-Number-Sum-Game,147772907,Verilog,Word-Number-Sum-Game,5953,0,2019-07-21 19:55:13+00:00,[],None
459,https://github.com/jared-gal/ScoobySnacks.git,2018-09-06 15:58:57+00:00,,1,jared-gal/ScoobySnacks,147698585,Verilog,ScoobySnacks,24340,0,2018-12-04 06:42:15+00:00,[],None
460,https://github.com/Ucasqust/Verilog.git,2018-09-12 14:14:45+00:00,"It's belong to the file in designing CPU,and it own some simple examples. ",0,Ucasqust/Verilog,148491540,Verilog,Verilog,2,0,2018-10-04 14:38:09+00:00,[],None
461,https://github.com/mosure/ECE552-Project-Fall-2018.git,2018-09-28 17:34:48+00:00,,0,mosure/ECE552-Project-Fall-2018,150774187,Verilog,ECE552-Project-Fall-2018,18538,0,2019-10-01 14:33:05+00:00,"['verilog', 'uw-madison', 'ece552']",None
462,https://github.com/bilalhoda1/Computer-Architecture-.git,2018-09-26 08:56:58+00:00,Lab tasks,2,bilalhoda1/Computer-Architecture-,150397757,Verilog,Computer-Architecture-,1168,0,2023-05-01 11:42:00+00:00,[],None
463,https://github.com/Ricarudo95/Arqui-Project.git,2018-09-24 23:38:29+00:00,,0,Ricarudo95/Arqui-Project,150181614,Verilog,Arqui-Project,1770,0,2019-01-10 16:48:25+00:00,[],None
464,https://github.com/VictorGerin/RiscV_Verilog.git,2018-09-23 18:24:54+00:00,,0,VictorGerin/RiscV_Verilog,150012894,Verilog,RiscV_Verilog,29,0,2018-09-23 19:07:12+00:00,[],https://api.github.com/licenses/gpl-3.0
465,https://github.com/mgalvc/sd-labs.git,2018-10-05 19:28:59+00:00,,0,mgalvc/sd-labs,151768431,Verilog,sd-labs,2925,0,2018-10-05 19:30:19+00:00,[],None
466,https://github.com/hyunbumy/EE454.git,2018-10-04 23:18:09+00:00,Get Liiiiiit,0,hyunbumy/EE454,151647412,Verilog,EE454,10173,0,2018-12-06 08:23:57+00:00,[],None
467,https://github.com/FFeibanaqi/-CPU-.git,2018-09-01 05:21:06+00:00,此CPU为冯·诺伊曼架构，示例实现6个指令及其顶层原理图的仿真,0,FFeibanaqi/-CPU-,146970223,Verilog,-CPU-,4,0,2018-09-05 17:15:46+00:00,[],None
468,https://github.com/jasonpan666/ECE574Project2.git,2018-09-03 06:03:22+00:00,Design and implementation (in Verilog) of a Microblaze embedded processor connected to a DAC,0,jasonpan666/ECE574Project2,147158666,Verilog,ECE574Project2,7,0,2023-01-28 19:19:11+00:00,[],None
469,https://github.com/artvvb/Cora-Z7-10-Pi-Estimator-VGA.git,2018-10-09 23:19:26+00:00,,0,artvvb/Cora-Z7-10-Pi-Estimator-VGA,152333936,Verilog,Cora-Z7-10-Pi-Estimator-VGA,15,0,2018-10-09 23:41:50+00:00,[],None
470,https://github.com/dande011/cmpe322.git,2018-09-14 17:04:12+00:00,,0,dande011/cmpe322,148818543,Verilog,cmpe322,13557,0,2018-12-14 14:08:32+00:00,[],None
471,https://github.com/RorroRojas3/digital-computer-design.git,2018-09-21 20:29:36+00:00,VHDL projects regarding Digital Computer Design (ECE 3270) course at Clemson University,0,RorroRojas3/digital-computer-design,149814628,Verilog,digital-computer-design,147162,0,2021-03-14 04:25:15+00:00,[],None
472,https://github.com/ZihuaZhao/16_bit-adder.git,2018-09-19 09:02:53+00:00,,0,ZihuaZhao/16_bit-adder,149422414,Verilog,16_bit-adder,3,0,2018-11-02 11:29:55+00:00,[],None
473,https://github.com/ProfessorWho/syntacore_crossbar.git,2018-09-21 11:12:29+00:00,crossbar 2m-2s,0,ProfessorWho/syntacore_crossbar,149752706,Verilog,syntacore_crossbar,19,0,2018-09-28 00:49:31+00:00,[],None
474,https://github.com/AndreaN33/EECS301-Lab1.git,2018-09-21 16:03:36+00:00,Verilog Lab,0,AndreaN33/EECS301-Lab1,149786757,Verilog,EECS301-Lab1,11229,0,2018-09-22 17:19:22+00:00,[],None
475,https://github.com/joseph711075/FPGA-calculator.git,2018-09-18 18:18:05+00:00,,0,joseph711075/FPGA-calculator,149333230,Verilog,FPGA-calculator,1368,0,2018-09-18 18:23:15+00:00,[],None
476,https://github.com/DoctorRidley/Pipelined-LC3.git,2018-09-05 05:53:48+00:00,A simple 16-bit processor with pipelining.,0,DoctorRidley/Pipelined-LC3,147466718,Verilog,Pipelined-LC3,77,0,2018-09-16 04:49:59+00:00,[],https://api.github.com/licenses/mit
477,https://github.com/craigkovac/CPU-Verilog.git,2018-09-05 05:57:29+00:00,,0,craigkovac/CPU-Verilog,147467067,Verilog,CPU-Verilog,14,0,2018-09-05 05:58:52+00:00,[],None
478,https://github.com/DeMokry/Kawiarka_2.git,2018-09-23 09:26:17+00:00,WSIZ Copernicus - AK s,1,DeMokry/Kawiarka_2,149969954,Verilog,Kawiarka_2,137,0,2018-09-26 22:28:02+00:00,[],None
479,https://github.com/shinjitumala/Computer-Architecture.git,2018-10-02 06:02:42+00:00,,0,shinjitumala/Computer-Architecture,151207511,Verilog,Computer-Architecture,5,0,2018-10-03 01:08:18+00:00,[],None
480,https://github.com/lamorgan/EC311.git,2018-09-29 16:42:58+00:00,,0,lamorgan/EC311,150883818,Verilog,EC311,825,0,2018-09-29 17:09:36+00:00,[],None
481,https://github.com/WaIIer/VLSI.git,2018-10-07 05:45:00+00:00,ECE 4140 - VLSI Design and Simulation files,0,WaIIer/VLSI,151910020,Verilog,VLSI,89,0,2018-10-07 22:27:29+00:00,[],None
482,https://github.com/swallen000/Dlab_Lab5.git,2018-10-08 14:21:03+00:00,,0,swallen000/Dlab_Lab5,152092702,Verilog,Dlab_Lab5,119,0,2018-10-08 14:23:13+00:00,[],None
483,https://github.com/jakeh12/dvi_icestick.git,2018-10-09 00:42:25+00:00,,0,jakeh12/dvi_icestick,152165089,Verilog,dvi_icestick,33,0,2018-11-16 02:46:11+00:00,[],None
484,https://github.com/semahawk/ben-cpu.git,2018-09-26 19:00:03+00:00,My lousy attempt at implementing the great Ben Eater's 8-bit CPU. ,0,semahawk/ben-cpu,150475701,Verilog,ben-cpu,29,0,2018-10-10 21:17:20+00:00,[],None
485,https://github.com/emanuelltcarvalho/INF251-TP2-85244.git,2018-09-26 17:54:39+00:00,TP2 de INF 251 - Organização de Computadores I,0,emanuelltcarvalho/INF251-TP2-85244,150467745,Verilog,INF251-TP2-85244,12,0,2018-09-30 03:09:29+00:00,[],None
486,https://github.com/surprise777/VerilogHardWare2018.git,2018-09-25 04:25:07+00:00,,0,surprise777/VerilogHardWare2018,150207423,Verilog,VerilogHardWare2018,24010,0,2019-01-09 21:23:33+00:00,[],None
487,https://github.com/Salatiele/Maquina-de-estados.git,2018-09-27 23:32:58+00:00,,0,Salatiele/Maquina-de-estados,150659448,Verilog,Maquina-de-estados,2,0,2018-10-04 15:00:07+00:00,[],None
488,https://github.com/Jake-Bezold/Verilog_Projects.git,2018-10-07 20:52:06+00:00,Various Verilog Projects from ENG-312 and ELC-363 at TCNJ,0,Jake-Bezold/Verilog_Projects,151984334,Verilog,Verilog_Projects,6,0,2018-10-07 21:09:10+00:00,[],None
489,https://github.com/jmockert/Lab_1_Rover.git,2018-09-28 21:41:33+00:00,,0,jmockert/Lab_1_Rover,150797313,Verilog,Lab_1_Rover,10,0,2018-10-30 14:18:58+00:00,[],None
490,https://github.com/BA3CE/UHD-3.11.2.0.git,2018-10-01 03:03:17+00:00,BA3CE修改，针对山黑，B210,0,BA3CE/UHD-3.11.2.0,151030172,Verilog,UHD-3.11.2.0,36029,0,2018-11-14 05:35:00+00:00,[],None
491,https://github.com/zohashazaib/ALU-LAB.git,2018-10-10 09:26:10+00:00,,0,zohashazaib/ALU-LAB,152397343,Verilog,ALU-LAB,3,0,2018-10-10 09:27:23+00:00,[],None
492,https://github.com/skyking94/DES-DPA.git,2018-10-11 11:31:28+00:00,Differential Power Analysis on DES Encryption Algorithm Running on an FPGA,0,skyking94/DES-DPA,152581089,Verilog,DES-DPA,264,0,2018-10-11 15:20:10+00:00,[],https://api.github.com/licenses/gpl-3.0
493,https://github.com/tideeh/INF251.git,2018-09-26 21:17:53+00:00,Organização de Computadores 1,0,tideeh/INF251,150491351,Verilog,INF251,3974,0,2018-11-02 00:12:39+00:00,[],None
494,https://github.com/lchang99/github_repo.git,2018-09-29 04:01:30+00:00,,0,lchang99/github_repo,150823046,Verilog,github_repo,3,0,2018-09-29 04:04:03+00:00,[],None
495,https://github.com/daibiaoxuwu/modelsim.git,2018-10-05 08:18:37+00:00,,0,daibiaoxuwu/modelsim,151690821,Verilog,modelsim,38,0,2023-01-28 17:30:54+00:00,[],None
496,https://github.com/VladislavMikh/Training-Practice.git,2018-09-07 07:57:20+00:00,Летняя практика 2 курс 2017-2018. Verilog.,0,VladislavMikh/Training-Practice,147790758,Verilog,Training-Practice,40,0,2018-09-07 08:03:49+00:00,[],https://api.github.com/licenses/gpl-3.0
497,https://github.com/ahmadelrouby/MIPS-Pipeline-CPU-Verilog.git,2018-08-20 15:13:21+00:00,,0,ahmadelrouby/MIPS-Pipeline-CPU-Verilog,145434033,Verilog,MIPS-Pipeline-CPU-Verilog,7,0,2018-09-07 15:33:21+00:00,[],None
498,https://github.com/SmallDragon-17/calculator_system2.git,2018-08-20 23:51:45+00:00,,0,SmallDragon-17/calculator_system2,145482228,Verilog,calculator_system2,8,0,2018-08-21 00:00:54+00:00,[],None
499,https://github.com/kleinermatias/arquitectura-UNC-2018.git,2018-08-15 20:33:14+00:00,Repositorio arquitectura de las computadoras - UNC - 2018,1,kleinermatias/arquitectura-UNC-2018,144900603,Verilog,arquitectura-UNC-2018,12143,0,2019-04-23 16:09:00+00:00,[],None
500,https://github.com/SmokeBoss/ME371Ass1.git,2018-08-07 01:52:42+00:00,This is the repository for ME371 Assignment 1,0,SmokeBoss/ME371Ass1,143804777,Verilog,ME371Ass1,8,0,2018-10-10 07:21:56+00:00,[],None
501,https://github.com/vvalmeidas/tec499-coprocessador.git,2018-08-08 22:31:07+00:00,,0,vvalmeidas/tec499-coprocessador,144074285,Verilog,tec499-coprocessador,12013,0,2018-08-08 22:46:14+00:00,[],None
502,https://github.com/vishnu-g97/hdl-codes.git,2018-08-12 15:15:21+00:00,hardware description in verilog,0,vishnu-g97/hdl-codes,144477371,Verilog,hdl-codes,14,0,2018-08-28 07:26:10+00:00,[],None
503,https://github.com/Xavier-YU/DataInLedOut.git,2018-08-14 03:18:02+00:00,,0,Xavier-YU/DataInLedOut,144662696,Verilog,DataInLedOut,1,0,2018-08-14 03:18:11+00:00,[],None
504,https://github.com/nucfive/A7-Nexys4-verilog.git,2018-08-14 07:55:33+00:00,,1,nucfive/A7-Nexys4-verilog,144687571,Verilog,A7-Nexys4-verilog,894,0,2020-03-29 05:42:08+00:00,[],None
505,https://github.com/farbius/clustering.git,2018-08-14 06:08:17+00:00,,0,farbius/clustering,144675978,Verilog,clustering,13,0,2018-08-14 06:11:08+00:00,[],None
506,https://github.com/barkove/FPGA-LightMeasurer.git,2018-08-10 16:47:05+00:00,,0,barkove/FPGA-LightMeasurer,144311040,Verilog,FPGA-LightMeasurer,3,0,2018-08-10 16:49:01+00:00,[],None
507,https://github.com/thornt17/Verilog-Password-Project.git,2018-08-04 20:21:12+00:00,,0,thornt17/Verilog-Password-Project,143560518,Verilog,Verilog-Password-Project,4,0,2018-08-04 20:23:01+00:00,[],None
508,https://github.com/PrzemRS/cli_pi.git,2018-08-16 08:22:10+00:00,,0,PrzemRS/cli_pi,144959036,Verilog,cli_pi,139,0,2018-10-16 12:46:13+00:00,[],None
509,https://github.com/Sango1011/electronic_pig_game.git,2018-08-16 02:33:59+00:00,,0,Sango1011/electronic_pig_game,144926776,Verilog,electronic_pig_game,70,0,2018-08-16 02:35:39+00:00,[],None
510,https://github.com/aakp10/veri-wimpy-log.git,2018-08-17 19:29:55+00:00,Collecting some verilog modules from past and future.,0,aakp10/veri-wimpy-log,145159042,Verilog,veri-wimpy-log,30,0,2023-01-28 16:33:47+00:00,"['verilog', 'mips-architecture']",None
511,https://github.com/dewired/Verilog.git,2018-08-29 07:22:15+00:00,Verilog codes done during courses on Computer and VLSI Architecture,0,dewired/Verilog,146561516,Verilog,Verilog,328,0,2018-08-29 07:24:45+00:00,[],None
512,https://github.com/Sonya11/simple-ALU.git,2018-08-20 19:47:41+00:00,,0,Sonya11/simple-ALU,145463390,Verilog,simple-ALU,8,0,2018-08-20 19:53:47+00:00,[],None
513,https://github.com/guilletrejo/arq_comp.git,2018-08-23 16:20:11+00:00,TPs de Arquitectura de Computadoras 2018 UNC FCEFyN,0,guilletrejo/arq_comp,145878961,Verilog,arq_comp,2074,0,2019-03-21 13:20:57+00:00,[],None
514,https://github.com/furkhansuhail/Design-and-Implementation-of-a-Mips-Microprocessor-32-bit.git,2018-08-21 21:49:46+00:00,Design and Implementation of a Mips Microprocessor 32 bit,0,furkhansuhail/Design-and-Implementation-of-a-Mips-Microprocessor-32-bit,145623128,Verilog,Design-and-Implementation-of-a-Mips-Microprocessor-32-bit,4,0,2018-08-23 06:40:07+00:00,[],None
515,https://github.com/Yaroshenkom/ModelsimLabs.git,2018-09-14 12:56:37+00:00,My verilog labs,0,Yaroshenkom/ModelsimLabs,148788469,Verilog,ModelsimLabs,11830,0,2018-09-14 12:57:13+00:00,[],None
516,https://github.com/nokessler/ee316.git,2018-09-12 15:41:08+00:00,Projects for EE316 using Verilog and Basys 3 Artix-7 FPGA,0,nokessler/ee316,148503624,Verilog,ee316,12256,0,2018-09-12 16:22:24+00:00,[],None
517,https://github.com/SiniSw/Digital-logic.git,2018-09-11 11:26:51+00:00,,0,SiniSw/Digital-logic,148306594,Verilog,Digital-logic,4022,0,2018-10-10 07:54:31+00:00,[],None
518,https://github.com/julian-zero/verilog-warmup-for-vlsi.git,2018-09-25 19:36:31+00:00,"Verilog Warm Up Modules. Starts with simple modules then more complicated methods of implementation are shown. This repo is not to show the best way of creating the specific modules, rather to show what Verilog can do.",0,julian-zero/verilog-warmup-for-vlsi,150319663,Verilog,verilog-warmup-for-vlsi,4,0,2018-12-17 15:45:02+00:00,[],None
519,https://github.com/ramabhi/Embedded-Hardware-Project.git,2018-09-27 11:07:16+00:00,Exponentiation,0,ramabhi/Embedded-Hardware-Project,150573976,Verilog,Embedded-Hardware-Project,2,0,2018-09-27 11:28:57+00:00,[],None
520,https://github.com/DreigorJ/INF251---OC1.git,2018-09-27 23:58:33+00:00,Repositório com os trabalhos de OC1 2018/2,0,DreigorJ/INF251---OC1,150661121,Verilog,INF251---OC1,9,0,2018-11-06 01:48:01+00:00,[],None
521,https://github.com/zohashazaib/lab03.git,2018-09-26 09:11:04+00:00,,0,zohashazaib/lab03,150399795,Verilog,lab03,3,0,2018-09-26 09:11:51+00:00,[],None
522,https://github.com/DonatoK/Chisel-Single-Cycle-Processor.git,2018-09-26 16:06:03+00:00,,0,DonatoK/Chisel-Single-Cycle-Processor,150453861,Verilog,Chisel-Single-Cycle-Processor,78,0,2018-09-26 16:30:10+00:00,[],None
523,https://github.com/jrs322/EECS-318-Lab1.git,2018-09-17 21:07:15+00:00,,0,jrs322/EECS-318-Lab1,149188151,Verilog,EECS-318-Lab1,157,0,2019-02-25 20:05:28+00:00,[],None
524,https://github.com/kuoyaoming/Computer-Organization.git,2018-09-18 02:10:49+00:00,106.1【電子系】ET3502701 計算機組織 Computer Organization,0,kuoyaoming/Computer-Organization,149215151,Verilog,Computer-Organization,12284,0,2018-09-18 02:17:36+00:00,[],None
525,https://github.com/dymnz/ICLab.git,2018-09-21 02:13:22+00:00,,0,dymnz/ICLab,149697125,Verilog,ICLab,23,0,2018-09-27 02:22:57+00:00,[],None
526,https://github.com/yuyang-wen/black-and-white-game.git,2018-09-30 08:10:10+00:00,A Verilog HDL strategy game with VGA and audio output.,0,yuyang-wen/black-and-white-game,150946230,Verilog,black-and-white-game,65,0,2018-10-01 05:39:53+00:00,[],None
527,https://github.com/dyuanjia/Mojo_2_7.git,2018-09-19 12:00:37+00:00,,0,dyuanjia/Mojo_2_7,149443956,Verilog,Mojo_2_7,995,0,2018-09-19 20:04:10+00:00,[],None
528,https://github.com/theLife10/Carwash_Project.git,2018-08-11 04:31:15+00:00,Crash Project that was made in verlog,0,theLife10/Carwash_Project,144355381,Verilog,Carwash_Project,1,0,2023-06-05 01:48:25+00:00,[],None
529,https://github.com/fiddleboy/YouXi.git,2018-08-05 03:12:54+00:00,,0,fiddleboy/YouXi,143579558,Verilog,YouXi,135,0,2018-09-18 17:44:19+00:00,[],None
530,https://github.com/xuanya0/FPGA-Asteroids.git,2018-08-15 04:17:31+00:00,,0,xuanya0/FPGA-Asteroids,144805127,Verilog,FPGA-Asteroids,613,0,2018-08-15 04:22:06+00:00,[],None
531,https://github.com/Samarth-Agarwal1/Keyboard-Hero.git,2018-10-07 22:10:50+00:00,,0,Samarth-Agarwal1/Keyboard-Hero,151989793,Verilog,Keyboard-Hero,21,0,2018-10-07 22:19:22+00:00,[],None
532,https://github.com/LongJohnCoder/v65C02.git,2018-10-07 20:48:55+00:00,v65C02 8-bit Computer for the Nexys 4 DDR,1,LongJohnCoder/v65C02,151984071,Verilog,v65C02,128,0,2021-04-21 08:00:24+00:00,[],None
533,https://github.com/andrehadianto/50.002-MiniHardwareProject.git,2018-10-07 07:21:53+00:00,,0,andrehadianto/50.002-MiniHardwareProject,151916159,Verilog,50.002-MiniHardwareProject,327,0,2018-12-08 13:53:27+00:00,[],None
534,https://github.com/rnandyma/Multicycle-MIPS.git,2018-10-07 17:59:02+00:00,,0,rnandyma/Multicycle-MIPS,151969823,Verilog,Multicycle-MIPS,6,0,2018-10-07 18:05:03+00:00,[],None
535,https://github.com/jongmin91/Decompress.git,2018-10-10 13:59:39+00:00,,0,jongmin91/Decompress,152432713,Verilog,Decompress,28,0,2018-10-11 02:13:47+00:00,[],None
536,https://github.com/artvvb/Cora-Z7-07S-Pi-Estimator-VGA.git,2018-10-09 23:19:42+00:00,,0,artvvb/Cora-Z7-07S-Pi-Estimator-VGA,152333955,Verilog,Cora-Z7-07S-Pi-Estimator-VGA,16,0,2018-10-09 23:45:12+00:00,[],None
537,https://github.com/Rajath-S/registers.git,2018-10-03 04:47:16+00:00,,0,Rajath-S/registers,151362023,Verilog,registers,52,0,2018-10-09 18:53:12+00:00,[],None
538,https://github.com/linkuri267/mikalu.git,2018-10-09 19:52:33+00:00,verilog alu with sequential instruction input,0,linkuri267/mikalu,152312274,Verilog,mikalu,8,0,2018-10-09 19:58:26+00:00,[],None
539,https://github.com/rstager/vlib.git,2018-10-01 16:00:04+00:00,A small library of verilog modules. This is just for learning. Not a real library.,0,rstager/vlib,151116236,Verilog,vlib,17,0,2018-10-01 16:00:58+00:00,[],https://api.github.com/licenses/mit
540,https://github.com/brunob45/ELE8304.git,2018-10-02 17:05:31+00:00,,0,brunob45/ELE8304,151292047,Verilog,ELE8304,6437,0,2023-01-28 13:11:29+00:00,[],None
541,https://github.com/KhamzatNug/32bit-Single-cycle-CPU.git,2018-10-07 08:21:28+00:00,,0,KhamzatNug/32bit-Single-cycle-CPU,151920261,Verilog,32bit-Single-cycle-CPU,55,0,2018-10-16 12:54:20+00:00,[],None
542,https://github.com/concavegit/SPI.git,2018-10-05 21:08:53+00:00,SPI implementation,1,concavegit/SPI,151778244,Verilog,SPI,908,0,2018-10-19 14:58:03+00:00,[],None
543,https://github.com/capella/MAC0499.git,2018-08-28 23:35:47+00:00,,0,capella/MAC0499,146518657,Verilog,MAC0499,25837,0,2018-11-19 20:38:17+00:00,[],None
544,https://github.com/zhangkunming0216/ex_FSM.git,2018-08-26 12:02:19+00:00,做个浮点转定点测试,1,zhangkunming0216/ex_FSM,146176926,Verilog,ex_FSM,256,0,2018-08-27 05:40:22+00:00,[],None
545,https://github.com/lucasfsduarte/mips-datapath-pipelined.git,2018-09-03 23:34:42+00:00,A 4-stage pipeline implemented on the MIPS datapath,0,lucasfsduarte/mips-datapath-pipelined,147263442,Verilog,mips-datapath-pipelined,20487,0,2020-03-17 21:14:24+00:00,[],None
546,https://github.com/ManasaTempalli/Memory_Tester_Game.git,2018-09-07 04:30:25+00:00,A memory game developed on FPGA,0,ManasaTempalli/Memory_Tester_Game,147770726,Verilog,Memory_Tester_Game,10908,0,2019-07-21 19:55:17+00:00,[],None
547,https://github.com/DennisHardy/ECE474-Assignment1.git,2018-09-06 17:21:17+00:00,"Create a library of parameterized datapath components and use synthesis results from that library to estimate the critical path for various circuits specified using a behavioral netlist. Finally, compare the estimated critical path to actual critical path by implementing the circuits using Verilog and synthesizing the circuit.",0,DennisHardy/ECE474-Assignment1,147708419,Verilog,ECE474-Assignment1,134,0,2018-09-26 04:29:48+00:00,[],None
548,https://github.com/hsh41/ddr.git,2018-09-06 01:31:35+00:00,使用ddr,0,hsh41/ddr,147600594,Verilog,ddr,5,0,2018-09-06 01:55:47+00:00,[],None
549,https://github.com/ibrhmkrt/VerilogHDL.git,2018-09-06 14:17:05+00:00,VerilogHDL project,0,ibrhmkrt/VerilogHDL,147684677,Verilog,VerilogHDL,76,0,2018-09-06 14:20:29+00:00,['verilog-hdl'],None
550,https://github.com/rkunwar-xilinx/CED.git,2018-09-16 08:59:56+00:00,,1,rkunwar-xilinx/CED,148979129,Verilog,CED,284,0,2018-09-17 09:00:14+00:00,[],None
551,https://github.com/saharokk/MIPS_course.git,2018-09-23 18:37:09+00:00,This is a repo of KPI DEDEC MIPS course.,0,saharokk/MIPS_course,150013928,Verilog,MIPS_course,9,0,2018-11-28 00:11:21+00:00,[],None
552,https://github.com/dzxxyhlZJU/HWSystem.git,2018-08-23 15:14:06+00:00,,0,dzxxyhlZJU/HWSystem,145870986,Verilog,HWSystem,105963,0,2018-12-18 07:44:13+00:00,[],None
553,https://github.com/furkhansuhail/Risc16bit.git,2018-08-22 20:48:04+00:00,Implementation of 16 bit Risc Processor using verilog,0,furkhansuhail/Risc16bit,145761194,Verilog,Risc16bit,2,0,2018-08-22 20:51:16+00:00,[],None
554,https://github.com/tinased95/Digital-circuits.git,2018-09-07 14:56:58+00:00,,0,tinased95/Digital-circuits,147838024,Verilog,Digital-circuits,2,0,2018-09-07 15:00:52+00:00,[],None
555,https://github.com/JimmyWangiostream/Computer-Organization.git,2018-08-19 00:41:40+00:00,,0,JimmyWangiostream/Computer-Organization,145262236,Verilog,Computer-Organization,645,0,2018-08-19 00:44:57+00:00,[],None
556,https://github.com/jcluna2/EEE498-591.git,2018-09-14 04:48:56+00:00,Verilog Homework Assignments for EEE 498/591: Constructionist Approach to Microprocessor Design,0,jcluna2/EEE498-591,148737077,Verilog,EEE498-591,2,0,2018-09-14 05:25:45+00:00,[],None
557,https://github.com/abdulwadood1997/vga_controller.git,2018-09-15 20:40:26+00:00,vga_controller implemented for spartan 3e starter board in verilog,1,abdulwadood1997/vga_controller,148938398,Verilog,vga_controller,7,0,2018-09-16 07:11:25+00:00,[],None
558,https://github.com/hellohawaii/lab1.git,2018-09-11 11:36:32+00:00,Computer Architecture lab1,0,hellohawaii/lab1,148307715,Verilog,lab1,28,0,2018-11-27 05:52:50+00:00,[],None
559,https://github.com/chaserlife/uart_control.git,2018-09-09 07:08:21+00:00,,0,chaserlife/uart_control,148001627,Verilog,uart_control,2,0,2018-09-09 07:23:34+00:00,[],None
560,https://github.com/m5a0r7/computer-architecture.git,2018-09-19 14:11:07+00:00,,0,m5a0r7/computer-architecture,149461120,Verilog,computer-architecture,25,0,2018-09-19 14:14:50+00:00,[],None
561,https://github.com/alienavi/Verilog.git,2018-10-07 19:26:17+00:00,,0,alienavi/Verilog,151977253,Verilog,Verilog,988,0,2018-12-07 07:47:37+00:00,[],None
562,https://github.com/JoyingKuo/DigitalLab_TETRIS.git,2018-10-07 09:32:00+00:00,,0,JoyingKuo/DigitalLab_TETRIS,151925696,Verilog,DigitalLab_TETRIS,5966,0,2018-10-07 09:39:00+00:00,[],None
563,https://github.com/swallen000/Dlab_Lab10.git,2018-10-08 14:29:25+00:00,,0,swallen000/Dlab_Lab10,152093994,Verilog,Dlab_Lab10,10,0,2018-10-08 14:30:38+00:00,[],None
564,https://github.com/Dmitry-Sn/FIFO.git,2018-09-30 15:30:10+00:00,,0,Dmitry-Sn/FIFO,150979574,Verilog,FIFO,10,0,2018-10-01 08:34:51+00:00,[],None
565,https://github.com/chengHWang/CSC258_Fall2018.git,2018-10-05 17:12:08+00:00,All the code for lab of CSC258,0,chengHWang/CSC258_Fall2018,151753938,Verilog,CSC258_Fall2018,128,0,2022-02-23 10:47:45+00:00,[],None
566,https://github.com/rainairCC/ALU.git,2018-10-05 06:58:35+00:00,,0,rainairCC/ALU,151682363,Verilog,ALU,1959,0,2018-10-05 07:00:34+00:00,[],None
567,https://github.com/JiaminL/hello-world.git,2018-10-05 11:35:23+00:00,Just another repository,0,JiaminL/hello-world,151711668,Verilog,hello-world,24,0,2018-11-09 12:49:46+00:00,[],None
568,https://github.com/yqyqyq123/50.002-Computation-Structure.git,2018-10-06 15:12:36+00:00,,1,yqyqyq123/50.002-Computation-Structure,151851999,Verilog,50.002-Computation-Structure,3000,0,2018-11-25 14:18:17+00:00,[],None
569,https://github.com/emilyliao55/Tank-Shooting-Game.git,2018-09-28 14:55:51+00:00,Design and develope a tank shooting game using FPGA board and assembly.,0,emilyliao55/Tank-Shooting-Game,150756136,Verilog,Tank-Shooting-Game,5016,0,2021-12-19 06:33:00+00:00,['assembly-language'],None
570,https://github.com/DerrickNan/clock_divide.git,2018-09-29 03:12:16+00:00,FPGA Clock Divide,0,DerrickNan/clock_divide,150819404,Verilog,clock_divide,2,0,2018-09-29 08:37:48+00:00,[],None
571,https://github.com/jpakula0296/ECE552_repo.git,2018-09-25 02:51:55+00:00,,0,jpakula0296/ECE552_repo,150198724,Verilog,ECE552_repo,739,0,2018-12-12 21:46:10+00:00,[],None
572,https://github.com/Dmitriy0111/SchoolMIPSwithTWI.git,2018-09-25 13:48:44+00:00,,0,Dmitriy0111/SchoolMIPSwithTWI,150272684,Verilog,SchoolMIPSwithTWI,1006,0,2018-09-30 02:02:55+00:00,[],None
573,https://github.com/maybetomorrow99/BUAA_Computer_Organization_And_Design.git,2018-09-22 05:40:38+00:00,BUAA_Computer_Organization_And_Design,1,maybetomorrow99/BUAA_Computer_Organization_And_Design,149849027,Verilog,BUAA_Computer_Organization_And_Design,100,0,2019-03-08 05:24:24+00:00,[],None
574,https://github.com/BruceCoburn/EE_4490_Projects.git,2018-10-04 17:39:25+00:00,Central repository for EE 4490: HDL Projects,0,BruceCoburn/EE_4490_Projects,151611656,Verilog,EE_4490_Projects,766,0,2018-10-08 05:02:01+00:00,[],None
575,https://github.com/waiweran/Smash-Bros.git,2018-10-02 22:49:38+00:00,,0,waiweran/Smash-Bros,151333753,Verilog,Smash-Bros,58688,0,2018-10-02 23:14:26+00:00,[],None
576,https://github.com/qwqcxh/Digit-Logic.git,2018-10-09 02:53:07+00:00,course di,0,qwqcxh/Digit-Logic,152178273,Verilog,Digit-Logic,8067,0,2018-10-09 02:54:36+00:00,[],None
577,https://github.com/louis-geoffrion/Booth-Multiplier-Radix-8.git,2018-08-27 03:07:58+00:00,,0,louis-geoffrion/Booth-Multiplier-Radix-8,146240525,Verilog,Booth-Multiplier-Radix-8,1011,0,2018-08-27 04:07:39+00:00,[],None
578,https://github.com/quantizerdequantizer/quantizerdequantizer.git,2018-08-24 16:21:19+00:00,,0,quantizerdequantizer/quantizerdequantizer,146014326,Verilog,quantizerdequantizer,919,0,2021-11-29 19:23:22+00:00,[],None
579,https://github.com/nikhilyadv/Elevator-Control-System.git,2018-08-26 16:37:13+00:00,,0,nikhilyadv/Elevator-Control-System,146197861,Verilog,Elevator-Control-System,1143,0,2018-08-26 16:38:27+00:00,[],None
580,https://github.com/anuroop03/Veri.git,2018-08-31 13:34:44+00:00,A bunch of Verilog Projects.,0,anuroop03/Veri,146896422,Verilog,Veri,3,0,2018-08-31 13:40:12+00:00,[],None
581,https://github.com/sankalpshah21/FPGA-based-Audio-Processing.git,2018-08-02 17:30:17+00:00,"The project aims to do various processes on audio signal like volume control, channel control, etc. uusing audiocodic IC and communication protocols.",0,sankalpshah21/FPGA-based-Audio-Processing,143325791,Verilog,FPGA-based-Audio-Processing,3275,0,2018-08-02 17:40:25+00:00,[],None
582,https://github.com/KuiLiangLin/verilog_iverilog_sample.git,2018-08-03 00:08:34+00:00,,0,KuiLiangLin/verilog_iverilog_sample,143356683,Verilog,verilog_iverilog_sample,246,0,2019-06-07 12:08:44+00:00,[],None
583,https://github.com/iter-glitter/Comp.git,2018-08-05 20:54:29+00:00,,0,iter-glitter/Comp,143646952,Verilog,Comp,444856,0,2018-08-05 20:55:51+00:00,[],None
584,https://github.com/jhl090/MiniCPU.git,2018-08-05 19:27:11+00:00,,0,jhl090/MiniCPU,143641698,Verilog,MiniCPU,12,0,2018-08-05 19:29:19+00:00,[],None
585,https://github.com/Bounce00/fpga.git,2018-09-12 01:35:38+00:00,fpga,0,Bounce00/fpga,148403665,Verilog,fpga,40813,0,2018-09-14 01:41:39+00:00,[],None
586,https://github.com/buchuitoudegou/computer-organization.git,2018-09-12 01:16:14+00:00,,0,buchuitoudegou/computer-organization,148401628,Verilog,computer-organization,10374,0,2018-09-12 01:19:26+00:00,[],None
587,https://github.com/wysvince/474_assignment1.git,2018-09-16 23:38:59+00:00,ECE 474 Assignment 1,0,wysvince/474_assignment1,149045321,Verilog,474_assignment1,62,0,2020-09-26 20:35:10+00:00,[],None
588,https://github.com/diddierh/icezum.git,2018-09-17 04:58:46+00:00,A fork of the icezum v1.x repo to keep a custom BOM and do my modifications to the board,0,diddierh/icezum,149070951,Verilog,icezum,133227,0,2018-09-17 05:45:04+00:00,[],https://api.github.com/licenses/gpl-3.0
589,https://github.com/KyleMattCC/T8COMPARCMP1.git,2018-09-27 04:16:44+00:00,"MIPS processor: the register file, and the Arithmetic and Logic Unit (ALU)",0,KyleMattCC/T8COMPARCMP1,150527914,Verilog,T8COMPARCMP1,133,0,2018-09-27 04:16:52+00:00,[],None
590,https://github.com/ellfiscina/Lottery.git,2018-10-09 13:01:18+00:00,Lottery checker design as part of the ASICS course,0,ellfiscina/Lottery,152251904,Verilog,Lottery,135,0,2018-10-09 13:01:43+00:00,[],None
591,https://github.com/dyuanjia/ALU.git,2018-10-10 16:58:10+00:00,,1,dyuanjia/ALU,152458986,Verilog,ALU,10564,0,2018-10-30 19:13:36+00:00,[],None
592,https://github.com/vinilima07/SnoopingVerilog.git,2018-08-12 13:40:42+00:00,,0,vinilima07/SnoopingVerilog,144469855,Verilog,SnoopingVerilog,810,0,2018-08-12 13:45:12+00:00,[],None
593,https://github.com/asantilli/VerilogCounter.git,2018-08-14 03:04:31+00:00,Verilog implementation of a counter (4 bit),0,asantilli/VerilogCounter,144661477,Verilog,VerilogCounter,15,0,2018-08-14 03:22:50+00:00,[],None
594,https://github.com/jmsardoy/Arquitectura.git,2018-08-15 20:34:47+00:00,,0,jmsardoy/Arquitectura,144900719,Verilog,Arquitectura,1872,0,2019-03-21 16:16:48+00:00,[],None
595,https://github.com/nianhai1212/SDRAM_SCTRL.git,2018-08-04 03:49:13+00:00,,0,nianhai1212/SDRAM_SCTRL,143495611,Verilog,SDRAM_SCTRL,23344,0,2018-08-04 05:28:52+00:00,[],None
596,https://github.com/Isaiah562/example.git,2018-08-12 23:18:25+00:00,,0,Isaiah562/example,144507540,Verilog,example,2,0,2018-08-12 23:27:02+00:00,[],None
597,https://github.com/276921237/crc32.git,2018-08-15 06:50:37+00:00,this module can used in eth crc calculate,0,276921237/crc32,144816597,Verilog,crc32,1,0,2018-08-15 07:20:56+00:00,[],None
598,https://github.com/tambewilliam/axi_softcores.git,2018-08-20 22:40:42+00:00,,0,tambewilliam/axi_softcores,145477571,Verilog,axi_softcores,2970,0,2019-09-25 21:38:20+00:00,[],None
599,https://github.com/AlexDukeBlue/ECE559_ConvolutionalEncoder.git,2018-10-07 02:34:17+00:00,Repository for bit-serial then parallel implementation of convolutional Encoder block for ECE 559,0,AlexDukeBlue/ECE559_ConvolutionalEncoder,151899557,Verilog,ECE559_ConvolutionalEncoder,197,0,2019-10-22 17:14:58+00:00,[],None
600,https://github.com/NeilNie/AdderWithDisplay.git,2018-10-10 01:12:14+00:00,A three-bit adder with a seven segment display.,0,NeilNie/AdderWithDisplay,152342892,Verilog,AdderWithDisplay,11714,0,2018-12-25 03:13:55+00:00,[],https://api.github.com/licenses/mit
601,https://github.com/swallen000/Dlab_Lab2.git,2018-10-08 14:08:44+00:00,Lab2,0,swallen000/Dlab_Lab2,152090680,Verilog,Dlab_Lab2,124,0,2018-10-08 14:13:12+00:00,[],None
602,https://github.com/sam3110/map_reduce_verilog.git,2018-10-06 08:42:22+00:00,mao,0,sam3110/map_reduce_verilog,151820850,Verilog,map_reduce_verilog,1,0,2018-10-06 09:26:37+00:00,[],None
603,https://github.com/frexcuadillera/Finite-State-Machine.git,2018-10-07 17:12:03+00:00,,0,frexcuadillera/Finite-State-Machine,151965637,Verilog,Finite-State-Machine,4,0,2018-10-07 17:14:27+00:00,[],None
604,https://github.com/ScoLud54/New-Horizon-CPU.git,2018-10-08 01:36:11+00:00,,0,ScoLud54/New-Horizon-CPU,152002445,Verilog,New-Horizon-CPU,5418,0,2018-10-09 04:09:00+00:00,[],None
605,https://github.com/swallen000/Dlab_Lab1.git,2018-10-08 13:56:32+00:00,106 fall Lab,0,swallen000/Dlab_Lab1,152088833,Verilog,Dlab_Lab1,332,0,2018-10-08 14:08:04+00:00,[],None
606,https://github.com/helvecio1/TB3_INF251.git,2018-10-07 01:13:11+00:00,Arquivo .v para o trabalho,1,helvecio1/TB3_INF251,151895264,Verilog,TB3_INF251,7,0,2018-10-16 15:22:33+00:00,[],None
607,https://github.com/dmainz/FPGA_3ESK.git,2018-08-25 12:01:56+00:00,Development for Spartan 3E starter kit,0,dmainz/FPGA_3ESK,146091829,Verilog,FPGA_3ESK,2443,0,2018-11-07 02:04:29+00:00,[],None
608,https://github.com/skylaryan/Combination-Padlock-Breaker.git,2018-08-28 18:47:16+00:00,Senior Design Project,0,skylaryan/Combination-Padlock-Breaker,146491863,Verilog,Combination-Padlock-Breaker,25964,0,2018-08-28 18:50:12+00:00,[],None
609,https://github.com/RuiqiW/whac_a_mole.git,2018-08-30 03:15:22+00:00,Verilog code for whac-a-mole game,0,RuiqiW/whac_a_mole,146689564,Verilog,whac_a_mole,22,0,2018-08-30 03:50:11+00:00,[],https://api.github.com/licenses/mit
610,https://github.com/maxwell2ic2ai/ASICLib.git,2018-09-11 13:45:19+00:00,This is an AISC study journey,0,maxwell2ic2ai/ASICLib,148324174,Verilog,ASICLib,1147,0,2019-01-08 02:27:51+00:00,['aisc-study-journey'],https://api.github.com/licenses/mit
611,https://github.com/YidaCode/Basys3_HC-SR04.git,2018-09-11 05:32:56+00:00,,0,YidaCode/Basys3_HC-SR04,148265491,Verilog,Basys3_HC-SR04,5,0,2018-09-11 05:34:31+00:00,[],None
612,https://github.com/Asl28/calc1_selfchecking.git,2018-08-25 20:50:21+00:00,hobby project,0,Asl28/calc1_selfchecking,146128733,Verilog,calc1_selfchecking,29,0,2018-08-25 20:52:20+00:00,[],None
613,https://github.com/ssreekanth2000/Comp-HW-1.git,2018-09-12 18:34:34+00:00,,0,ssreekanth2000/Comp-HW-1,148524814,Verilog,Comp-HW-1,6,0,2018-09-12 18:35:49+00:00,[],None
614,https://github.com/Pan-Masala/dontlookhere.git,2018-09-14 16:35:08+00:00,Laplace,0,Pan-Masala/dontlookhere,148815610,Verilog,dontlookhere,0,0,2018-09-15 03:47:50+00:00,[],None
615,https://github.com/GongYuchuan/verilog-VGA.git,2018-09-14 11:39:48+00:00,an VGA which 640x480@60Hz,0,GongYuchuan/verilog-VGA,148780522,Verilog,verilog-VGA,4,0,2018-09-14 12:29:47+00:00,[],None
616,https://github.com/mgalvc/sd-projects.git,2018-09-19 23:20:19+00:00,,0,mgalvc/sd-projects,149523240,Verilog,sd-projects,168794,0,2018-11-01 02:07:12+00:00,[],None
617,https://github.com/jialou123/Maze.git,2018-09-20 00:11:47+00:00,,0,jialou123/Maze,149527095,Verilog,Maze,1,0,2018-09-20 00:21:43+00:00,[],None
618,https://github.com/wei8596/Digital_System.git,2018-09-22 14:08:24+00:00,Digital System,0,wei8596/Digital_System,149882762,Verilog,Digital_System,5270,0,2018-11-03 16:40:03+00:00,[],None
619,https://github.com/jwjunwu/hello-world.git,2018-09-20 23:32:19+00:00,Test practice with github,0,jwjunwu/hello-world,149682819,Verilog,hello-world,2038,0,2018-09-21 17:25:56+00:00,[],None
620,https://github.com/Qurey/multi-cycle-cpu.git,2018-09-22 02:59:13+00:00,"a MIPS CPU based on Verilog, including 56 MIPS instructions",0,Qurey/multi-cycle-cpu,149840176,Verilog,multi-cycle-cpu,34,0,2018-09-29 21:10:53+00:00,[],None
621,https://github.com/EdenHabte/Verilog-Design-.git,2018-09-27 15:37:54+00:00,,0,EdenHabte/Verilog-Design-,150610027,Verilog,Verilog-Design-,5,0,2018-09-27 15:39:36+00:00,[],None
622,https://github.com/Mixbap/AES_old.git,2018-09-27 17:16:02+00:00,,0,Mixbap/AES_old,150622405,Verilog,AES_old,208,0,2020-04-16 09:20:56+00:00,[],None
623,https://github.com/mlendino/HardwareDesign.git,2018-09-26 03:29:08+00:00,,0,mlendino/HardwareDesign,150363567,Verilog,HardwareDesign,36,0,2018-12-16 23:48:09+00:00,[],None
624,https://github.com/PabloVizard/ISL-TP01-Conversao-para-Codigo-Morse.git,2018-09-28 12:38:34+00:00,,1,PabloVizard/ISL-TP01-Conversao-para-Codigo-Morse,150738472,Verilog,ISL-TP01-Conversao-para-Codigo-Morse,7250,0,2018-12-20 02:22:42+00:00,[],None
625,https://github.com/avtant/Crossbar.git,2018-08-31 06:05:42+00:00,,0,avtant/Crossbar,146848775,Verilog,Crossbar,6135,0,2018-08-31 06:06:53+00:00,[],None
626,https://github.com/chaserlife/sd_control.git,2018-09-02 04:21:34+00:00,learn to control sd,0,chaserlife/sd_control,147053898,Verilog,sd_control,32,0,2018-09-09 03:29:07+00:00,[],None
627,https://github.com/ryanleebunch/resampler.git,2018-08-27 16:27:53+00:00,experiments with a Lagrange resampler for real number modeling of jitter/timing error,0,ryanleebunch/resampler,146324357,Verilog,resampler,6,0,2018-08-27 16:45:54+00:00,[],https://api.github.com/licenses/mit
628,https://github.com/niraj9493/CMPE200.git,2018-09-02 22:04:49+00:00,Computer Architecture Class CMPE 200,0,niraj9493/CMPE200,147125195,Verilog,CMPE200,18,0,2018-09-02 22:10:14+00:00,[],None
629,https://github.com/snehamaharjan/Verilog-repo.git,2018-08-06 15:47:21+00:00,,0,snehamaharjan/Verilog-repo,143750342,Verilog,Verilog-repo,142,0,2018-08-07 22:38:53+00:00,[],None
630,https://github.com/CookiesChen/Vivado-Multi-CPU.git,2018-09-20 15:18:04+00:00,,0,CookiesChen/Vivado-Multi-CPU,149629477,Verilog,Vivado-Multi-CPU,9,0,2018-09-20 15:20:19+00:00,[],None
631,https://github.com/respeut/FPGA-Projects.git,2018-09-26 16:41:19+00:00,FPGA Projects,0,respeut/FPGA-Projects,150458397,Verilog,FPGA-Projects,5,0,2018-10-03 19:04:58+00:00,[],None
632,https://github.com/bowenzheng9749/csc258.git,2018-09-26 01:11:59+00:00,,0,bowenzheng9749/csc258,150349459,Verilog,csc258,1394,0,2018-12-01 05:49:45+00:00,[],None
633,https://github.com/chkeita/ov7675.git,2018-10-09 06:28:24+00:00,,0,chkeita/ov7675,152198935,Verilog,ov7675,13,0,2018-10-09 06:28:32+00:00,[],None
634,https://github.com/IagoAbal/abc-papers.git,2018-08-07 14:47:52+00:00,Collection of good papers.,0,IagoAbal/abc-papers,143887716,Verilog,abc-papers,180453,0,2023-07-13 17:03:43+00:00,[],None
635,https://github.com/ymahajan456/Expedited-QFS.git,2018-08-11 16:52:58+00:00,,0,ymahajan456/Expedited-QFS,144402784,Verilog,Expedited-QFS,2385,0,2018-08-11 16:53:41+00:00,[],None
636,https://github.com/0x00-pl/hello_verilog.git,2018-08-09 10:51:13+00:00,,0,0x00-pl/hello_verilog,144139727,Verilog,hello_verilog,1,0,2018-08-09 10:51:50+00:00,[],None
637,https://github.com/s3nu/risc-computer-design.git,2018-09-04 02:04:42+00:00,http://info.sjsu.edu/web-dbgen/catalog/courses/CMPE140.html,0,s3nu/risc-computer-design,147274725,Verilog,risc-computer-design,15415,0,2019-07-24 11:02:36+00:00,[],None
638,https://github.com/sauravpurva/Verilog.git,2018-09-06 08:06:02+00:00,,0,sauravpurva/Verilog,147639389,Verilog,Verilog,49,0,2018-11-14 19:47:09+00:00,[],None
639,https://github.com/nightseas/rockchili-iohub.git,2018-09-06 08:51:13+00:00,Verilog reference design for common IO hub or sensor hub which could be used in any elec-system.,0,nightseas/rockchili-iohub,147645128,Verilog,rockchili-iohub,34,0,2018-09-26 08:13:02+00:00,[],https://api.github.com/licenses/apache-2.0
640,https://github.com/KuiLiangLin/verilog_freq_div.git,2018-08-25 00:43:00+00:00,,0,KuiLiangLin/verilog_freq_div,146052370,Verilog,verilog_freq_div,83,0,2019-06-07 12:16:37+00:00,[],None
641,https://github.com/Filosuf/router.git,2018-09-04 05:01:44+00:00,,0,Filosuf/router,147290605,Verilog,router,478,0,2018-09-04 05:17:30+00:00,[],None
642,https://github.com/danny-boby/verilog_cosa.git,2018-09-11 06:42:45+00:00,Cosa tutorial with Verilog,0,danny-boby/verilog_cosa,148272525,Verilog,verilog_cosa,2,0,2018-09-11 07:03:13+00:00,[],None
643,https://github.com/snehashis1997/verilog-programing.git,2018-09-18 19:17:22+00:00,,0,snehashis1997/verilog-programing,149340073,Verilog,verilog-programing,0,0,2019-02-01 20:24:08+00:00,[],None
644,https://github.com/jakeh12/verilator_example.git,2018-10-11 00:55:06+00:00,,0,jakeh12/verilator_example,152509275,Verilog,verilator_example,5,0,2018-10-11 00:56:11+00:00,[],None
645,https://github.com/edcote/system99.git,2018-09-24 22:07:20+00:00,,0,edcote/system99,150174503,Verilog,system99,318,0,2018-09-25 15:00:04+00:00,"['systemverilog', 'fgpa']",None
646,https://github.com/nobug-computer-organization-20180925/project.git,2018-09-25 08:14:42+00:00,No description is the best one.,0,nobug-computer-organization-20180925/project,150230126,Verilog,project,68916,0,2018-11-19 19:44:21+00:00,[],None
647,https://github.com/rxg161230/Mini-stereo-digital-audio-processor.git,2018-09-15 18:28:34+00:00,"Programmed in Verilog this MSDAP is an application specific IC, used in power-saver mode based Hearing aids.",0,rxg161230/Mini-stereo-digital-audio-processor,148928997,Verilog,Mini-stereo-digital-audio-processor,456,0,2018-09-15 20:28:12+00:00,[],None
648,https://github.com/2manslkh/FPGA-1bit_tester.git,2018-10-04 14:49:29+00:00,MOJO Implementation for autonomous testing of 1 bit adder,0,2manslkh/FPGA-1bit_tester,151588499,Verilog,FPGA-1bit_tester,566,0,2018-10-07 09:58:18+00:00,[],None
649,https://github.com/sam3110/3-stage-pipelines-processor-verilog.git,2018-10-06 08:39:28+00:00,Implementation of 3 stage piplelines processor in verilog,0,sam3110/3-stage-pipelines-processor-verilog,151820635,Verilog,3-stage-pipelines-processor-verilog,8,0,2018-10-06 08:41:38+00:00,[],https://api.github.com/licenses/mpl-2.0
650,https://github.com/qiaosiyi/passivemeasurement.git,2018-10-07 01:03:51+00:00,aaa,0,qiaosiyi/passivemeasurement,151894793,Verilog,passivemeasurement,54,0,2018-12-20 07:46:44+00:00,[],None
651,https://github.com/ahmadmostafa10495/multiplexers.git,2018-10-07 20:02:08+00:00,,0,ahmadmostafa10495/multiplexers,151980324,Verilog,multiplexers,1,0,2018-10-07 20:31:18+00:00,[],None
652,https://github.com/johnmesquitac/AKIRAPROC-Computational-System-Based-on-MIPS-Architecture.git,2018-09-26 03:10:28+00:00,AKIRAPROC® is a computational system based on MIPS Architecture (Without pipeline).,0,johnmesquitac/AKIRAPROC-Computational-System-Based-on-MIPS-Architecture,150361640,Verilog,AKIRAPROC-Computational-System-Based-on-MIPS-Architecture,4712,0,2019-03-13 10:44:23+00:00,[],None
653,https://github.com/stevenfans/2-Player-Pong-Game.git,2018-09-27 20:04:28+00:00,2- player pong game with background color changing switches and cheating switch.,0,stevenfans/2-Player-Pong-Game,150641522,Verilog,2-Player-Pong-Game,10,0,2018-09-27 20:06:53+00:00,[],None
654,https://github.com/imartinezf/Multiplier.git,2018-09-27 20:01:24+00:00,,0,imartinezf/Multiplier,150641200,Verilog,Multiplier,14,0,2018-11-15 23:24:07+00:00,[],None
655,https://github.com/gabrielms98/inf251.git,2018-09-27 20:28:17+00:00,,0,gabrielms98/inf251,150643995,Verilog,inf251,1105,0,2018-12-06 05:25:47+00:00,[],None
656,https://github.com/davidr99/LED-Matrix.git,2018-09-29 01:02:24+00:00,Raspberry Pi/FPGA Code for LED Matrix,0,davidr99/LED-Matrix,150809468,Verilog,LED-Matrix,70,0,2018-09-29 01:16:07+00:00,[],None
657,https://github.com/OrionInnov/FPGA-Backup.git,2018-08-17 07:27:05+00:00,Backup for fpga code,0,OrionInnov/FPGA-Backup,145087174,Verilog,FPGA-Backup,32,0,2018-08-27 06:34:41+00:00,[],None
658,https://github.com/VladasZ/verilog_test.git,2018-10-01 14:14:11+00:00,,0,VladasZ/verilog_test,151100145,Verilog,verilog_test,9047,0,2023-07-25 14:20:18+00:00,[],None
659,https://github.com/MaxwellSiyuan/FPGA-CPU.git,2018-10-02 13:02:15+00:00,CPU based using Verilog in Xilinx Vivado targeting the Basys3 FPGA Board,1,MaxwellSiyuan/FPGA-CPU,151255351,Verilog,FPGA-CPU,19186,0,2018-10-02 13:53:25+00:00,"['verilog', 'basys3', 'fpga', 'cpu', 'vivado']",None
660,https://github.com/ssreekanth2000/ALU.git,2018-09-30 17:01:10+00:00,,0,ssreekanth2000/ALU,150987015,Verilog,ALU,2,0,2018-09-30 17:03:13+00:00,[],None
661,https://github.com/jeremyng123/fpgaMhp.git,2018-10-05 06:10:08+00:00,,1,jeremyng123/fpgaMhp,151677780,Verilog,fpgaMhp,2614,0,2019-03-14 14:19:46+00:00,[],None
662,https://github.com/DoubleCapitals/mhp_1d.git,2018-10-05 06:29:47+00:00,MHP Full Adder - CI01 Group 06,0,DoubleCapitals/mhp_1d,151679491,Verilog,mhp_1d,279,0,2018-10-06 08:56:42+00:00,[],None
663,https://github.com/Sancluse/counter.git,2018-08-31 08:24:55+00:00,counter_9,0,Sancluse/counter,146863654,Verilog,counter,4,0,2018-08-31 08:52:28+00:00,[],None
664,https://github.com/briantilley/6325_VLSI_design.git,2018-08-31 19:39:46+00:00,repository for EE/CE 6325 work,1,briantilley/6325_VLSI_design,146935549,Verilog,6325_VLSI_design,4217,0,2018-12-04 02:58:47+00:00,[],None
665,https://github.com/CookiesChen/Vivado-Single-CPU.git,2018-09-20 15:12:49+00:00,,0,CookiesChen/Vivado-Single-CPU,149628788,Verilog,Vivado-Single-CPU,7,0,2018-09-20 15:16:37+00:00,[],None
666,https://github.com/numato-jyothi/project.git,2018-08-16 07:14:59+00:00,,0,numato-jyothi/project,144951464,Verilog,project,15,0,2019-07-29 09:03:21+00:00,[],None
667,https://github.com/joseph280996/Final-project.git,2018-08-08 19:38:59+00:00,,0,joseph280996/Final-project,144059750,Verilog,Final-project,145,0,2018-08-08 21:33:32+00:00,[],None
668,https://github.com/ITBA-E3-2018/tp1-team-3.git,2018-08-17 18:17:36+00:00,tp1-team-3 created by GitHub Classroom,0,ITBA-E3-2018/tp1-team-3,145153114,Verilog,tp1-team-3,1419,0,2018-09-06 02:50:31+00:00,[],None
669,https://github.com/absheth/digital-design.git,2018-08-23 16:50:00+00:00,,0,absheth/digital-design,145882312,Verilog,digital-design,17,0,2018-09-19 06:48:33+00:00,[],None
670,https://github.com/huynhnguyenvu89/CS147-Computer-Architecture.git,2018-09-17 01:42:03+00:00,A personal repository to practice Verilog,0,huynhnguyenvu89/CS147-Computer-Architecture,149053694,Verilog,CS147-Computer-Architecture,4,0,2018-09-17 04:46:40+00:00,[],None
671,https://github.com/kaizensparc/vl6180x-ice40.git,2018-09-16 20:06:05+00:00,Using a VL6180X on an iCEStick,0,kaizensparc/vl6180x-ice40,149031508,Verilog,vl6180x-ice40,7,0,2018-09-17 21:40:46+00:00,[],None
672,https://github.com/cr-jqgao/AMBA.git,2018-09-17 03:59:29+00:00,,0,cr-jqgao/AMBA,149066645,Verilog,AMBA,1,0,2018-09-26 06:15:50+00:00,[],None
673,https://github.com/hossamfadeel/FFT-Design.git,2018-08-31 03:06:55+00:00,,0,hossamfadeel/FFT-Design,146835004,Verilog,FFT-Design,31,0,2018-08-31 03:15:15+00:00,[],None
674,https://github.com/jvictorrr/verilog-uber-simulation.git,2018-09-04 03:05:47+00:00,A short uber system simulation based at verilog language,0,jvictorrr/verilog-uber-simulation,147281001,Verilog,verilog-uber-simulation,2468,0,2022-09-24 15:27:16+00:00,[],None
675,https://github.com/salcanmor/MAX31855-FPGA.git,2018-08-28 16:59:14+00:00,Project to make the MAX31855 work in an FPGA and verify its behaviour.,0,salcanmor/MAX31855-FPGA,146479393,Verilog,MAX31855-FPGA,1131,0,2018-08-28 19:03:02+00:00,[],https://api.github.com/licenses/mit
676,https://github.com/yunzhil/Principles_of_Computer_Organization_Projects.git,2018-08-29 17:32:00+00:00,,1,yunzhil/Principles_of_Computer_Organization_Projects,146635489,Verilog,Principles_of_Computer_Organization_Projects,1050,0,2021-02-24 05:29:09+00:00,[],None
677,https://github.com/MalithaDilshan/Traffic-Light-Controller.git,2018-09-21 18:00:47+00:00,,0,MalithaDilshan/Traffic-Light-Controller,149799578,Verilog,Traffic-Light-Controller,51,0,2018-09-22 11:36:40+00:00,[],None
678,https://github.com/semioctave/AES_loop_unrolling.git,2018-09-10 20:02:10+00:00,Hardware Implementation of AES with 128 bit key size using Loop Unrolling Method ,0,semioctave/AES_loop_unrolling,148211891,Verilog,AES_loop_unrolling,11,0,2018-09-13 03:20:27+00:00,[],None
679,https://github.com/birio/dlx_ga.git,2018-09-10 18:36:21+00:00,genetic algorithms used for pull verification of dlx microprocessor,0,birio/dlx_ga,148201731,Verilog,dlx_ga,15994,0,2018-09-10 20:08:01+00:00,[],https://api.github.com/licenses/lgpl-3.0
680,https://github.com/jessicaballard8/TrueHW4.git,2018-09-23 22:48:37+00:00,,0,jessicaballard8/TrueHW4,150032156,Verilog,TrueHW4,13,0,2018-10-22 01:54:50+00:00,[],None
681,https://github.com/lzacchi/INE5406.git,2018-08-02 17:59:57+00:00,,0,lzacchi/INE5406,143328620,Verilog,INE5406,3162,0,2022-04-22 14:25:04+00:00,[],None
682,https://github.com/KhamzatNug/Fibonacci-Counter.git,2018-10-07 08:18:59+00:00,Fibonacci counter,0,KhamzatNug/Fibonacci-Counter,151920070,Verilog,Fibonacci-Counter,43,0,2018-10-07 08:20:21+00:00,[],None
683,https://github.com/garyongguanjie/Full-Adder-Tester.git,2018-10-05 12:45:53+00:00,Using MOJO FPGA to test a full adder,0,garyongguanjie/Full-Adder-Tester,151719465,Verilog,Full-Adder-Tester,300,0,2018-10-08 05:50:28+00:00,[],None
684,https://github.com/coelhobf/INF-251.git,2018-09-27 04:07:30+00:00,,0,coelhobf/INF-251,150527223,Verilog,INF-251,43503,0,2018-12-07 03:27:53+00:00,[],None
685,https://github.com/IS18-CPU4/MikeCPU.git,2018-09-27 03:59:49+00:00,1st CPU,0,IS18-CPU4/MikeCPU,150526583,Verilog,MikeCPU,3272,0,2018-11-13 02:45:18+00:00,[],None
686,https://github.com/shakaibsaleem/CALabs.git,2018-09-26 08:57:31+00:00,Lab code for CA course at HU,0,shakaibsaleem/CALabs,150397823,Verilog,CALabs,4732,0,2018-11-14 06:29:26+00:00,[],None
687,https://github.com/rudyghill/reaction-timer.git,2018-09-25 21:23:36+00:00,A reaction timer written in Verilog.,0,rudyghill/reaction-timer,150331006,Verilog,reaction-timer,17,0,2018-09-25 21:25:02+00:00,[],https://api.github.com/licenses/gpl-3.0
688,https://github.com/cafelattte/computer-architecture.git,2018-10-08 11:04:30+00:00,,0,cafelattte/computer-architecture,152065884,Verilog,computer-architecture,9,0,2018-10-08 11:19:02+00:00,[],None
689,https://github.com/allen860614/DSD_RISC-V.git,2018-10-08 13:49:29+00:00,,0,allen860614/DSD_RISC-V,152087828,Verilog,DSD_RISC-V,579,0,2021-02-10 20:13:10+00:00,[],https://api.github.com/licenses/mit
690,https://github.com/swallen000/Dlab_Lab7.git,2018-10-08 14:25:56+00:00,,0,swallen000/Dlab_Lab7,152093435,Verilog,Dlab_Lab7,1,0,2018-10-08 14:26:17+00:00,[],None
691,https://github.com/tux3/veri-blinky.git,2018-10-07 14:05:55+00:00,Yet another iCE40 FPGA LED blinker in Verilog,0,tux3/veri-blinky,151947946,Verilog,veri-blinky,4,0,2018-10-07 14:10:50+00:00,[],None
692,https://github.com/ozkazanc/brick-breaker.git,2018-10-11 14:45:13+00:00,A classic brick breaker in Verilog,0,ozkazanc/brick-breaker,152607786,Verilog,brick-breaker,403,0,2018-10-15 00:48:30+00:00,[],None
693,https://github.com/ntwong0/sjsu-2018f-cmpe264-verif-small_calculator.git,2018-10-09 22:08:59+00:00,,0,ntwong0/sjsu-2018f-cmpe264-verif-small_calculator,152327788,Verilog,sjsu-2018f-cmpe264-verif-small_calculator,4,0,2018-10-09 22:12:13+00:00,[],None
694,https://github.com/ggonzalez94/TpFinalArquitectura.git,2018-10-10 00:03:54+00:00,,0,ggonzalez94/TpFinalArquitectura,152337301,Verilog,TpFinalArquitectura,4911,0,2023-01-27 22:28:08+00:00,[],None
695,https://github.com/swallen000/Computer_Architecture_HW4.git,2018-10-09 05:22:28+00:00,2017 Computer Architecture,0,swallen000/Computer_Architecture_HW4,152192090,Verilog,Computer_Architecture_HW4,792,0,2018-10-09 05:23:42+00:00,[],None
696,https://github.com/kuoyaoming/Digital-Systems-Design.git,2018-09-18 01:17:15+00:00,106.2【電子系】ET3406701 數位系統設計 Digital Systems Design,0,kuoyaoming/Digital-Systems-Design,149209584,Verilog,Digital-Systems-Design,16523,0,2018-09-18 01:54:08+00:00,[],None
697,https://github.com/CompArchFA18/HW4.git,2018-10-02 12:02:57+00:00,CompArch HW b0100: Register File,23,CompArchFA18/HW4,151247529,Verilog,HW4,10,0,2023-08-21 18:02:46+00:00,[],None
698,https://github.com/Rajath-S/alu_assignment.git,2018-09-24 15:03:27+00:00,alu implementation in verilog,0,Rajath-S/alu_assignment,150121169,Verilog,alu_assignment,583,0,2018-09-24 15:30:25+00:00,[],None
699,https://github.com/porya-gohary/4BitAdder.git,2018-10-02 19:39:07+00:00,,0,porya-gohary/4BitAdder,151312601,Verilog,4BitAdder,2,0,2018-10-02 19:39:52+00:00,[],None
700,https://github.com/DuttaAbhigyan/n-bit-ALU-s-with-different-functionalities.git,2018-08-25 06:54:03+00:00,In this repo I have tried to create n-bit ALU's with different functionalities depending upon the need and choices of the user. The user can easily copy and paste a pre-defined module into his program (depending whether he requires lightweight or heavyweight modules).,0,DuttaAbhigyan/n-bit-ALU-s-with-different-functionalities,146073027,Verilog,n-bit-ALU-s-with-different-functionalities,7,0,2018-08-25 07:01:09+00:00,[],https://api.github.com/licenses/mit
701,https://github.com/VitorHugoOli/Mips.git,2018-08-25 11:44:53+00:00,"A little implementetion of a processor MIPS, if the commands tipy R: add, sub, and, or, nor, slt. Tipy I: beq. Tipy J: j.  ",0,VitorHugoOli/Mips,146090779,Verilog,Mips,7,0,2018-08-25 11:48:22+00:00,[],None
702,https://github.com/grand3110/50.002-Mini-Hardware-Project-1-bit-Full-Adder-FPGA-.git,2018-10-06 13:42:03+00:00,50.002 Mini Hardware Project (1-bit Full-Adder) FPGA Tester,1,grand3110/50.002-Mini-Hardware-Project-1-bit-Full-Adder-FPGA-,151843799,Verilog,50.002-Mini-Hardware-Project-1-bit-Full-Adder-FPGA-,411,0,2018-10-07 15:36:27+00:00,[],None
703,https://github.com/SandyHao/EC605.git,2018-10-10 16:32:07+00:00,verilog and ARM,0,SandyHao/EC605,152455503,Verilog,EC605,1129,0,2018-11-01 22:57:05+00:00,[],None
704,https://github.com/cpebud/CECS301.git,2018-10-08 22:34:39+00:00,,0,cpebud/CECS301,152155226,Verilog,CECS301,11411,0,2018-10-08 22:35:30+00:00,[],None
705,https://github.com/chenlin31/cl.git,2018-10-10 02:14:48+00:00,,0,chenlin31/cl,152349480,Verilog,cl,4849,0,2019-06-29 02:10:33+00:00,[],None
706,https://github.com/SJSU-CMPE-264/group-awesome.git,2018-10-10 02:24:24+00:00,,0,SJSU-CMPE-264/group-awesome,152350560,Verilog,group-awesome,922,0,2018-10-31 01:03:35+00:00,[],None
707,https://github.com/ghazanhaider/verilog_memory.git,2018-10-09 04:07:45+00:00,Verilog Memory,0,ghazanhaider/verilog_memory,152186034,Verilog,verilog_memory,0,0,2018-10-09 04:14:16+00:00,[],None
708,https://github.com/swallen000/Computer_Architecture_HW1.git,2018-10-09 05:16:29+00:00,2017 Computer Architecture,0,swallen000/Computer_Architecture_HW1,152191538,Verilog,Computer_Architecture_HW1,5632,0,2018-10-09 05:17:05+00:00,[],None
709,https://github.com/NeilNie/AdderLab.git,2018-10-07 00:58:29+00:00,The Full Adder Lab for Digital Logic,0,NeilNie/AdderLab,151894490,Verilog,AdderLab,14851,0,2018-12-25 03:15:08+00:00,[],None
710,https://github.com/swallen000/Dlab_Lab6.git,2018-10-08 14:23:23+00:00,,0,swallen000/Dlab_Lab6,152093041,Verilog,Dlab_Lab6,0,0,2018-10-08 14:24:54+00:00,[],None
711,https://github.com/kevinalfa17/Arqui-2-Proyecto-2.git,2018-10-10 08:24:05+00:00,,0,kevinalfa17/Arqui-2-Proyecto-2,152388462,Verilog,Arqui-2-Proyecto-2,782,0,2018-10-10 08:33:40+00:00,[],None
712,https://github.com/NegarMirgati/CALAB.git,2018-10-10 11:14:20+00:00,An implementation of MIPS ,0,NegarMirgati/CALAB,152410984,Verilog,CALAB,70,0,2019-02-06 09:40:38+00:00,"['verilog', 'mips', 'computer-architecture']",None
713,https://github.com/AryelPenido/TP1-ISL.git,2018-10-10 17:24:41+00:00,codificação de codigo morse para linguagem de hardware,0,AryelPenido/TP1-ISL,152462368,Verilog,TP1-ISL,15,0,2018-10-25 12:46:59+00:00,[],None
714,https://github.com/zhangkunming0216/Job_Exercise.git,2018-09-14 04:52:54+00:00,FPGA基本程序练习,0,zhangkunming0216/Job_Exercise,148737372,Verilog,Job_Exercise,166,0,2018-09-16 17:44:19+00:00,[],None
715,https://github.com/YingkeLi/Autonomous-Car-based-on-FPGA.git,2018-09-14 04:12:09+00:00,Autonomous Car based on FPGA,0,YingkeLi/Autonomous-Car-based-on-FPGA,148734652,Verilog,Autonomous-Car-based-on-FPGA,14082,0,2018-10-21 10:10:37+00:00,[],None
716,https://github.com/moghayko/adder-.git,2018-09-22 00:59:19+00:00,,0,moghayko/adder-,149833535,Verilog,adder-,0,0,2018-09-22 01:05:28+00:00,[],None
717,https://github.com/MarcusCorbin1/Project2EE395.git,2018-09-21 14:04:18+00:00,,0,MarcusCorbin1/Project2EE395,149771702,Verilog,Project2EE395,105,0,2018-09-24 14:43:18+00:00,[],None
718,https://github.com/FCostaS/MIPSProcessor.git,2018-08-16 20:25:10+00:00,Monocycle MIPS Processor using Verilog,0,FCostaS/MIPSProcessor,145035782,Verilog,MIPSProcessor,2189,0,2022-04-09 04:13:44+00:00,[],None
719,https://github.com/pikamonvvs/VerilogLearning.git,2018-08-17 07:33:25+00:00,Practice of VerilogHDL,0,pikamonvvs/VerilogLearning,145087853,Verilog,VerilogLearning,12,0,2018-09-02 14:16:04+00:00,[],None
720,https://github.com/RitwikDiv/classes.git,2018-09-23 15:32:35+00:00,Homework Assignments/Lab Reports/Source Code for projects from some classes I've taken at IIT,4,RitwikDiv/classes,149997820,Verilog,classes,1355967,0,2020-06-26 19:11:34+00:00,[],None
721,https://github.com/thebcfactor/MAX7219_HexDisplayTest.git,2018-09-24 04:41:57+00:00,"Display ""01234567"" on a MAX7219 8-digit 7-segment board.",0,thebcfactor/MAX7219_HexDisplayTest,150055136,Verilog,MAX7219_HexDisplayTest,4551,0,2018-09-24 04:44:46+00:00,[],None
722,https://github.com/Darky777/Timequest.git,2018-09-15 11:37:57+00:00,Timequest,0,Darky777/Timequest,148896617,Verilog,Timequest,1987,0,2018-09-22 15:32:55+00:00,[],None
723,https://github.com/KrishnaGopalBajpai/Verilog-Practice-Codes-ols--rip.git,2018-09-14 08:25:18+00:00,,0,KrishnaGopalBajpai/Verilog-Practice-Codes-ols--rip,148758933,Verilog,Verilog-Practice-Codes-ols--rip,48,0,2022-01-04 14:20:32+00:00,[],None
724,https://github.com/leandroxavier555/trabalho-inf-251.git,2018-09-26 23:47:48+00:00,segunda parte do trabalho 2 - LEANDRO XAVIER 92542,0,leandroxavier555/trabalho-inf-251,150503006,Verilog,trabalho-inf-251,9,0,2018-10-04 16:39:29+00:00,[],None
725,https://github.com/KyleMattCC/T8COMPARCMP2.git,2018-09-27 04:19:35+00:00,"MIPS instruction set consisting only of 7 instructions: ADD, LW, SW, BEQ, BNE, SUB, and SLT",0,KyleMattCC/T8COMPARCMP2,150528110,Verilog,T8COMPARCMP2,158,0,2018-09-27 04:19:43+00:00,[],None
726,https://github.com/akuhlens/computer-structures.git,2018-09-11 20:22:46+00:00,A study on describing hardware,0,akuhlens/computer-structures,148375564,Verilog,computer-structures,6,0,2018-09-19 14:37:41+00:00,[],None
727,https://github.com/GSI-CS-CO-Forks/general-cores.git,2018-09-11 14:03:48+00:00,,0,GSI-CS-CO-Forks/general-cores,148326866,Verilog,general-cores,10107,0,2018-09-11 14:04:55+00:00,[],None
728,https://github.com/ITBA-E3-2018/tp1-team-5.git,2018-08-14 20:27:36+00:00,tp1-team-5 created by GitHub Classroom,0,ITBA-E3-2018/tp1-team-5,144768894,Verilog,tp1-team-5,2643,0,2018-09-06 01:06:19+00:00,[],None
729,https://github.com/tangleXu/daisho.git,2018-08-13 08:13:09+00:00,SuperSpeed USB 3.0 FPGA platform,1,tangleXu/daisho,144549115,Verilog,daisho,14902,0,2018-08-13 08:16:52+00:00,[],None
730,https://github.com/GongYuchuan/verilog-electronic_clock.git,2018-08-31 11:07:48+00:00,,0,GongYuchuan/verilog-electronic_clock,146881366,Verilog,verilog-electronic_clock,6,0,2018-08-31 12:14:58+00:00,[],None
731,https://github.com/tongbs/Digital_Circuit_Design.git,2018-09-02 16:16:58+00:00,,0,tongbs/Digital_Circuit_Design,147101627,Verilog,Digital_Circuit_Design,6220,0,2018-09-10 12:10:27+00:00,[],None
732,https://github.com/sahareslami/MIPS.git,2018-08-06 06:16:59+00:00,,0,sahareslami/MIPS,143684479,Verilog,MIPS,576,0,2020-09-08 12:23:11+00:00,[],None
733,https://github.com/hhebert1/CPU-Design.git,2018-08-21 21:44:21+00:00,MIPS Multi-cycle CPU design,0,hhebert1/CPU-Design,145622759,Verilog,CPU-Design,1491,0,2018-08-21 21:47:35+00:00,[],None
734,https://github.com/MFRehan/test.git,2018-08-08 21:50:28+00:00,,0,MFRehan/test,144071128,Verilog,test,6,0,2018-08-08 21:55:16+00:00,[],None
735,https://github.com/xuqingyao/fpga_on_nes.git,2018-08-10 02:44:36+00:00,,0,xuqingyao/fpga_on_nes,144228063,Verilog,fpga_on_nes,24,0,2018-08-10 07:23:16+00:00,[],None
736,https://github.com/KuiLiangLin/verilog_frog_game.git,2018-08-25 12:24:25+00:00,,0,KuiLiangLin/verilog_frog_game,146093159,Verilog,verilog_frog_game,1943,0,2019-06-07 12:17:27+00:00,[],None
737,https://github.com/Gshophl/SlowADC.git,2018-09-07 08:31:02+00:00,Slow ADC for altera ep4ce6,0,Gshophl/SlowADC,147794787,Verilog,SlowADC,0,0,2018-09-07 08:34:09+00:00,[],None
738,https://github.com/jubayer0175/SRAM-Data-Reading.git,2018-10-03 17:37:30+00:00,,0,jubayer0175/SRAM-Data-Reading,151453891,Verilog,SRAM-Data-Reading,5,0,2018-10-03 19:55:03+00:00,[],None
739,https://github.com/yasser26/ProyectoIE0523_II-2018.git,2018-10-03 22:10:17+00:00,Poyecto Final del curso IE-0523 Circuitos Digitales II,0,yasser26/ProyectoIE0523_II-2018,151486893,Verilog,ProyectoIE0523_II-2018,5956,0,2018-10-26 17:09:14+00:00,[],None
740,https://github.com/enin11/CECS460Projects.git,2018-09-23 06:23:49+00:00,,0,enin11/CECS460Projects,149953704,Verilog,CECS460Projects,8006,0,2018-09-23 06:38:35+00:00,[],None
741,https://github.com/bddidona/HDLStuff.git,2018-09-22 19:59:16+00:00,Repository to keep various HDL entities/modules,0,bddidona/HDLStuff,149912776,Verilog,HDLStuff,4,0,2018-09-22 20:40:10+00:00,[],https://api.github.com/licenses/mit
742,https://github.com/mathur15/elevator.git,2018-08-24 05:02:23+00:00,Two elevator system(Verilog),0,mathur15/elevator,145944542,Verilog,elevator,8378,0,2018-08-24 05:08:18+00:00,[],None
743,https://github.com/annieinaspire/Five-Stages-Pipeline-Processor.git,2018-10-04 05:22:13+00:00,,0,annieinaspire/Five-Stages-Pipeline-Processor,151522402,Verilog,Five-Stages-Pipeline-Processor,2702,0,2018-10-04 05:23:38+00:00,[],None
744,https://github.com/liuxy95/EE577b_project.git,2018-10-01 06:11:47+00:00,,0,liuxy95/EE577b_project,151043771,Verilog,EE577b_project,92,0,2018-12-04 11:32:37+00:00,[],None
745,https://github.com/lionellloh/50.002-Mojo.git,2018-09-13 16:24:06+00:00,,0,lionellloh/50.002-Mojo,148665797,Verilog,50.002-Mojo,361,0,2018-10-07 19:24:08+00:00,[],None
746,https://github.com/wFairmanOlin/CompArch.git,2018-09-14 01:35:53+00:00,,0,wFairmanOlin/CompArch,148719212,Verilog,CompArch,88,0,2018-09-22 18:50:26+00:00,[],None
747,https://github.com/chaserlife/uart_fifo_control.git,2018-09-14 11:19:22+00:00,,0,chaserlife/uart_fifo_control,148778587,Verilog,uart_fifo_control,48,0,2018-09-24 03:57:57+00:00,[],None
748,https://github.com/jeremycryan/ComputerArchitectureLabs.git,2018-09-26 16:40:32+00:00,Jeremy and Nathaniel's labs for computer architecture. Fall 2018.,0,jeremycryan/ComputerArchitectureLabs,150458281,Verilog,ComputerArchitectureLabs,9588,0,2018-11-27 05:36:25+00:00,[],None
749,https://github.com/ylianova0704/07_schoolMIPS_NoC.git,2018-09-29 18:42:01+00:00,,0,ylianova0704/07_schoolMIPS_NoC,150893098,Verilog,07_schoolMIPS_NoC,31896,0,2018-10-14 23:46:07+00:00,[],None
750,https://github.com/monkeyboyfresh/UL_EECE371_F18_DLC.git,2018-09-27 23:27:04+00:00,,0,monkeyboyfresh/UL_EECE371_F18_DLC,150659089,Verilog,UL_EECE371_F18_DLC,630,0,2019-07-15 21:20:01+00:00,[],None
751,https://github.com/MrVain/Arqui.git,2018-09-23 21:52:31+00:00,arquie RAM,0,MrVain/Arqui,150028698,Verilog,Arqui,17,0,2018-09-23 21:53:35+00:00,[],https://api.github.com/licenses/gpl-3.0
752,https://github.com/zohashazaib/Lab05.git,2018-10-03 09:02:41+00:00,,0,zohashazaib/Lab05,151386381,Verilog,Lab05,1,0,2018-10-03 09:03:31+00:00,[],None
753,https://github.com/alb171/Audio-Digitizer.git,2018-10-08 19:45:19+00:00,,0,alb171/Audio-Digitizer,152136824,Verilog,Audio-Digitizer,67901,0,2018-10-08 19:54:38+00:00,[],None
754,https://github.com/jialou123/Piplined-CPU.git,2018-09-20 00:13:36+00:00,,0,jialou123/Piplined-CPU,149527222,Verilog,Piplined-CPU,10,0,2018-09-20 00:14:55+00:00,[],None
755,https://github.com/david9705/Computer_Organization.git,2018-08-30 15:21:03+00:00,,0,david9705/Computer_Organization,146768943,Verilog,Computer_Organization,2919,0,2018-08-30 15:23:35+00:00,[],None
756,https://github.com/FPGA-Bot-Yang/MD_Motion_Update_HDL.git,2018-08-31 01:37:33+00:00,,0,FPGA-Bot-Yang/MD_Motion_Update_HDL,146826304,Verilog,MD_Motion_Update_HDL,20,0,2018-09-04 01:29:27+00:00,[],None
757,https://github.com/Visual-e/image_processing.git,2018-09-04 18:26:35+00:00,Фильтрация изображения на FPGA.,0,Visual-e/image_processing,147390064,Verilog,image_processing,190,0,2020-06-07 13:45:02+00:00,[],None
758,https://github.com/SauceRelic/Digital-System-Design-Projects.git,2018-09-06 13:51:49+00:00,,0,SauceRelic/Digital-System-Design-Projects,147680947,Verilog,Digital-System-Design-Projects,271643,0,2018-12-13 19:25:55+00:00,[],None
759,https://github.com/alwinm8/Single-Cycle-MIPS-Processor.git,2018-08-09 01:39:32+00:00,Single Cycle MIPS Processor implemented in Verilog HDL,0,alwinm8/Single-Cycle-MIPS-Processor,144086973,Verilog,Single-Cycle-MIPS-Processor,2131,0,2018-08-09 01:50:53+00:00,[],None
760,https://github.com/935963004/fpga_nes.git,2018-08-10 15:17:31+00:00,,0,935963004/fpga_nes,144302178,Verilog,fpga_nes,6,0,2018-08-10 15:37:30+00:00,[],None
761,https://github.com/ryo-morishima/verilog_cpu.git,2018-08-18 06:16:21+00:00,,0,ryo-morishima/verilog_cpu,145195367,Verilog,verilog_cpu,828,0,2023-08-27 06:20:41+00:00,[],None
762,https://github.com/zyldgd/EDA.git,2018-08-13 06:23:18+00:00,,0,zyldgd/EDA,144537785,Verilog,EDA,423,0,2023-03-13 14:30:47+00:00,[],None
763,https://github.com/seanpd1020/Computer-Organization.git,2018-08-21 10:13:30+00:00,,0,seanpd1020/Computer-Organization,145546591,Verilog,Computer-Organization,9674,0,2018-08-21 10:34:49+00:00,[],None
764,https://github.com/skylaryan/Pipeline-Processor-Design.git,2018-08-28 19:09:18+00:00,,0,skylaryan/Pipeline-Processor-Design,146494676,Verilog,Pipeline-Processor-Design,5218,0,2018-08-28 22:23:46+00:00,[],None
765,https://github.com/dolaram/Chakravyuh-.git,2018-08-28 06:07:24+00:00,A barebones security processor implemented in Verilog.,0,dolaram/Chakravyuh-,146399661,Verilog,Chakravyuh-,1481,0,2019-12-24 11:00:22+00:00,[],https://api.github.com/licenses/mit
766,https://github.com/sirebellum/VLSI.git,2018-08-30 04:37:43+00:00,VLSI class at UTSA Fall 2018,0,sirebellum/VLSI,146696251,Verilog,VLSI,100,0,2018-11-01 03:13:49+00:00,[],None
767,https://github.com/zhangkai0121/TNN_ACC_0812.git,2018-08-13 00:30:55+00:00,,0,zhangkai0121/TNN_ACC_0812,144511104,Verilog,TNN_ACC_0812,37,0,2018-08-29 05:05:53+00:00,[],None
768,https://github.com/mathball31/3710ComputerBad.git,2018-08-30 16:01:59+00:00,,1,mathball31/3710ComputerBad,146773962,Verilog,3710ComputerBad,129,0,2018-11-08 16:28:37+00:00,[],None
769,https://github.com/mohammedshilleh96/Simple-CPU.git,2018-09-30 19:48:32+00:00,A project that simulates ALU component using Verilog HDL and Quartus software.,0,mohammedshilleh96/Simple-CPU,151000834,Verilog,Simple-CPU,11859,0,2018-09-30 20:01:36+00:00,[],None
770,https://github.com/ColePBryan/FPU.git,2018-09-29 18:24:54+00:00,,1,ColePBryan/FPU,150891716,Verilog,FPU,20,0,2018-10-10 02:45:33+00:00,[],None
771,https://github.com/Nandhini-Subramanian/VLSI.git,2018-08-15 17:14:20+00:00,FIFO-ClockDomainCrossing,0,Nandhini-Subramanian/VLSI,144881621,Verilog,VLSI,5,0,2018-08-22 00:26:18+00:00,[],None
772,https://github.com/anotherAsad/C0.git,2018-09-13 18:20:44+00:00,Personal 8-bit RISC cpu written in gate level verilog from the scratch.,0,anotherAsad/C0,148679651,Verilog,C0,13722,0,2021-10-05 11:26:26+00:00,[],None
773,https://github.com/AmbitionXiang/MultiFuncClock.git,2018-09-12 08:10:04+00:00,多功能电子钟,0,AmbitionXiang/MultiFuncClock,148445015,Verilog,MultiFuncClock,1872,0,2018-09-12 08:17:26+00:00,[],None
774,https://github.com/CompArchFA18/Lab0.git,2018-09-21 12:40:44+00:00,CompArch Lab 0: Full Adder on FPGA,10,CompArchFA18/Lab0,149761682,Verilog,Lab0,6,0,2023-08-21 18:02:47+00:00,[],None
775,https://github.com/sbauersfeld/PiggyPoisonousFarts.git,2018-09-17 18:20:49+00:00,"A an enhanced version of the playable ""snake"" game that runs on a FPGA board connected to a monitor",0,sbauersfeld/PiggyPoisonousFarts,149169051,Verilog,PiggyPoisonousFarts,1657,0,2018-09-17 18:24:51+00:00,[],None
776,https://github.com/imartinezf/Divisor.git,2018-09-17 12:31:11+00:00,Divisor de Frecuencia,0,imartinezf/Divisor,149122172,Verilog,Divisor,3,0,2018-09-21 00:07:06+00:00,[],None
777,https://github.com/jasonpan666/ECE574AsteroidGameWithAccelerometer.git,2018-09-03 10:42:44+00:00,Final Project: Asteroid Game with Accelerometer: VGA display; Microblaze Processor; Temperature Sensor ADT7420;    Light Sensor PmodALS; Three-axis Accelerometer Sensor ADXL362,0,jasonpan666/ECE574AsteroidGameWithAccelerometer,147190505,Verilog,ECE574AsteroidGameWithAccelerometer,36023,0,2023-01-28 19:19:11+00:00,[],None
778,https://github.com/repstosw/cpu.git,2018-08-27 18:20:57+00:00,Silly CPU project,0,repstosw/cpu,146336891,Verilog,cpu,1,0,2018-08-30 00:31:57+00:00,[],None
779,https://github.com/aleksei-elyutin/axis_transmitter.git,2018-08-22 14:26:00+00:00,,0,aleksei-elyutin/axis_transmitter,145720243,Verilog,axis_transmitter,5,0,2018-08-22 14:28:47+00:00,[],None
780,https://github.com/Enerccio/ECPU.git,2018-09-08 11:47:55+00:00,,0,Enerccio/ECPU,147928819,Verilog,ECPU,22,0,2020-06-15 09:58:00+00:00,[],None
781,https://github.com/david9705/Digital_Circuit_Lab.git,2018-08-25 14:11:02+00:00,,0,david9705/Digital_Circuit_Lab,146100731,Verilog,Digital_Circuit_Lab,14725,0,2018-08-25 14:20:31+00:00,[],None
782,https://github.com/sharkiteuthis/Simple-RISC-processor.git,2018-10-06 15:48:23+00:00,,0,sharkiteuthis/Simple-RISC-processor,151855428,Verilog,Simple-RISC-processor,294,0,2018-10-06 15:48:35+00:00,[],None
783,https://github.com/aru31/VerilogAssignment.git,2018-10-07 09:03:10+00:00,CSN221 Verilog Project,0,aru31/VerilogAssignment,151923421,Verilog,VerilogAssignment,6,0,2019-03-19 15:10:47+00:00,['verilog'],None
784,https://github.com/DeMokry/Kawiarka_edit3.git,2018-09-27 17:43:16+00:00,,0,DeMokry/Kawiarka_edit3,150625569,Verilog,Kawiarka_edit3,101,0,2018-09-27 20:17:11+00:00,[],None
785,https://github.com/Jaime-Cristobal/Verilog-Labs-for-401.git,2018-10-06 06:07:09+00:00,Emilio click here,0,Jaime-Cristobal/Verilog-Labs-for-401,151810183,Verilog,Verilog-Labs-for-401,610,0,2018-12-01 22:54:28+00:00,[],None
786,https://github.com/swallen000/Computer_Architecture_HW5.git,2018-10-09 05:24:28+00:00,2017 Computer Architecture,0,swallen000/Computer_Architecture_HW5,152192274,Verilog,Computer_Architecture_HW5,619,0,2018-10-09 05:25:10+00:00,[],None
787,https://github.com/luk3Sky/CO224-Labs.git,2018-10-08 03:32:16+00:00,Assembly Language Codes,1,luk3Sky/CO224-Labs,152013790,Verilog,CO224-Labs,8157,0,2019-02-20 21:21:42+00:00,[],None
788,https://github.com/curliph/mriscv.git,2018-10-02 06:05:01+00:00,RISC-V RV32I[C] CPU (Apache-2.0) - Merlin,0,curliph/mriscv,151207731,Verilog,mriscv,835,0,2018-11-01 10:28:21+00:00,[],https://api.github.com/licenses/apache-2.0
789,https://github.com/A0705776/Computer_Architecture.git,2018-08-08 07:15:20+00:00,,0,A0705776/Computer_Architecture,143975364,Verilog,Computer_Architecture,5317,0,2018-08-08 07:15:46+00:00,[],None
790,https://github.com/raphacosta27/Embarcados-Avancados.git,2018-08-09 10:46:16+00:00,Eletiva Eng. Comp.,1,raphacosta27/Embarcados-Avancados,144139280,Verilog,Embarcados-Avancados,303196,0,2019-07-27 00:17:21+00:00,[],None
791,https://github.com/fh61188114/verilog.git,2018-08-04 07:48:28+00:00,,0,fh61188114/verilog,143508994,Verilog,verilog,13,0,2018-08-15 10:37:28+00:00,[],None
792,https://github.com/kdhabalia/Pipelined-Processor.git,2018-08-04 23:23:59+00:00,"Two-issue, superscalar, pipelined processor",2,kdhabalia/Pipelined-Processor,143569520,Verilog,Pipelined-Processor,18,0,2018-08-04 23:27:11+00:00,[],None
793,https://github.com/chintadinesh/digital_clock.git,2018-08-07 16:43:55+00:00,,0,chintadinesh/digital_clock,143901623,Verilog,digital_clock,2,0,2018-08-07 16:50:38+00:00,[],None
794,https://github.com/tayloreisman16/MIPS-PROCESSOR-FPGA.git,2018-08-14 02:25:51+00:00,,0,tayloreisman16/MIPS-PROCESSOR-FPGA,144657825,Verilog,MIPS-PROCESSOR-FPGA,906,0,2018-08-15 16:37:40+00:00,[],None
795,https://github.com/A0705776/Advanced_Digital_Design.git,2018-08-08 07:39:44+00:00,,0,A0705776/Advanced_Digital_Design,143978360,Verilog,Advanced_Digital_Design,29074,0,2018-08-08 07:45:06+00:00,[],None
796,https://github.com/kameron138/MIPS-ALU.git,2018-08-21 01:23:44+00:00,Functioning MIPS ALU coded in Verilog,0,kameron138/MIPS-ALU,145488959,Verilog,MIPS-ALU,60,0,2018-08-21 01:43:12+00:00,[],None
797,https://github.com/hickeym2/FPGA-Space-Invaders.git,2018-08-05 22:54:49+00:00,,0,hickeym2/FPGA-Space-Invaders,143653413,Verilog,FPGA-Space-Invaders,4,0,2018-08-05 23:00:05+00:00,[],None
798,https://github.com/vaseegoo/axi_vip.git,2018-08-03 15:08:19+00:00,Xillinx AXI Verification IP :axi_vip1.1@Vivado 2017.4,1,vaseegoo/axi_vip,143441758,Verilog,axi_vip,198,0,2019-01-23 10:54:20+00:00,"['axi3', 'bfm', 'xillinx', 'vip']",None
799,https://github.com/bansheng/Wash_machine.git,2018-08-25 02:01:11+00:00,使用Verilog编写的洗衣机模拟程序，运行在FPGA板上,1,bansheng/Wash_machine,146056403,Verilog,Wash_machine,5276,0,2018-08-29 03:10:16+00:00,"['verilog', 'vivado']",None
800,https://github.com/huanchin/Cache-Unit-Design.git,2018-08-07 08:54:08+00:00,Cache Unit Design,0,huanchin/Cache-Unit-Design,143846427,Verilog,Cache-Unit-Design,542,0,2018-08-07 08:55:13+00:00,[],None
801,https://github.com/pkarkare/newmedfilt.git,2018-08-16 07:44:07+00:00,Med Filt repo for ISE,0,pkarkare/newmedfilt,144954527,Verilog,newmedfilt,264,0,2018-09-13 08:12:32+00:00,[],None
802,https://github.com/karthikams/Display-Adapter.git,2018-08-15 02:36:18+00:00,,0,karthikams/Display-Adapter,144796372,Verilog,Display-Adapter,8,0,2018-08-15 02:38:37+00:00,[],None
803,https://github.com/nikhilranjan7/verilog-snippets.git,2018-08-14 10:07:47+00:00,Created as a part of Computer Architecture coursework,0,nikhilranjan7/verilog-snippets,144703095,Verilog,verilog-snippets,8,0,2018-09-11 09:53:25+00:00,[],None
804,https://github.com/ChrisBackhaus/32BitVedicMultiplierVivadoCode.git,2018-08-17 01:14:55+00:00,,0,ChrisBackhaus/32BitVedicMultiplierVivadoCode,145055564,Verilog,32BitVedicMultiplierVivadoCode,10552,0,2018-08-17 01:17:11+00:00,[],None
805,https://github.com/rflamino/MystiqueJamma.git,2018-08-28 01:03:41+00:00,,0,rflamino/MystiqueJamma,146372325,Verilog,MystiqueJamma,73651,0,2018-12-19 23:50:14+00:00,[],None
806,https://github.com/reinaldoasf/verilogs.git,2018-09-03 02:36:54+00:00,That is the job for my researches of verilog circuits,0,reinaldoasf/verilogs,147142239,Verilog,verilogs,3,0,2018-09-17 13:44:22+00:00,[],None
807,https://github.com/KhamzatNug/One-sCounterDesign.git,2018-10-07 08:03:02+00:00,Logisim + Verilog(RTL) design ,0,KhamzatNug/One-sCounterDesign,151918980,Verilog,One-sCounterDesign,45,0,2018-10-07 08:15:54+00:00,[],None
808,https://github.com/enin11/CECS360Projects.git,2018-09-23 06:44:37+00:00,,0,enin11/CECS360Projects,149954880,Verilog,CECS360Projects,3095,0,2018-09-23 07:16:30+00:00,[],None
809,https://github.com/reobchichorro/INF251.git,2018-09-26 23:51:31+00:00,,0,reobchichorro/INF251,150503289,Verilog,INF251,152,0,2018-11-05 16:43:30+00:00,[],None
810,https://github.com/samirMossad1/Verilog.git,2018-10-07 15:22:41+00:00,Academic learning course,0,samirMossad1/Verilog,151955283,Verilog,Verilog,12,0,2018-11-05 20:20:46+00:00,[],None
811,https://github.com/remnanto/minihardware.git,2018-10-06 16:12:32+00:00,,0,remnanto/minihardware,151857621,Verilog,minihardware,342,0,2018-10-07 12:24:41+00:00,[],None
812,https://github.com/swallen000/Dlab_Lab9.git,2018-10-08 14:27:51+00:00,,0,swallen000/Dlab_Lab9,152093746,Verilog,Dlab_Lab9,15,0,2018-10-08 14:29:10+00:00,[],None
813,https://github.com/swallen000/Dlab_Lab4.git,2018-10-08 14:20:17+00:00,,0,swallen000/Dlab_Lab4,152092581,Verilog,Dlab_Lab4,128,0,2018-10-08 14:20:54+00:00,[],None
814,https://github.com/swallen000/Dlab_Lab8.git,2018-10-08 14:26:22+00:00,,0,swallen000/Dlab_Lab8,152093501,Verilog,Dlab_Lab8,3,0,2018-10-08 14:27:45+00:00,[],None
815,https://github.com/Tiffany-Ng/VerilogGame.git,2018-10-09 01:02:48+00:00,,0,Tiffany-Ng/VerilogGame,152166692,Verilog,VerilogGame,13141,0,2018-10-09 01:05:16+00:00,[],None
816,https://github.com/qq416296378/e200_opensource.git,2018-09-12 07:53:09+00:00,,0,qq416296378/e200_opensource,148442897,Verilog,e200_opensource,30879,0,2018-09-12 07:55:30+00:00,[],https://api.github.com/licenses/apache-2.0
817,https://github.com/ukhan262/CECS360.git,2018-09-12 23:36:55+00:00,PROFESSOR JOHN TRAMEL,0,ukhan262/CECS360,148554998,Verilog,CECS360,16,0,2018-12-07 20:50:16+00:00,[],None
818,https://github.com/moghayko/adder.git,2018-09-17 19:07:38+00:00,,0,moghayko/adder,149174673,Verilog,adder,0,0,2018-09-17 19:19:28+00:00,[],None
819,https://github.com/Tonyvitamin/co_computer_architecture_HW5.git,2018-09-20 04:07:30+00:00,,0,Tonyvitamin/co_computer_architecture_HW5,149549616,Verilog,co_computer_architecture_HW5,13,0,2018-09-20 04:08:20+00:00,[],None
820,https://github.com/jfarrant001/Spaerohawk.git,2018-09-18 19:15:43+00:00,Verilog for Data Acquisition System ,0,jfarrant001/Spaerohawk,149339881,Verilog,Spaerohawk,22,0,2018-09-21 18:18:55+00:00,[],None
821,https://github.com/AndreaN33/EECS301-Lab3.git,2018-09-22 17:24:58+00:00,Verilog Lab,0,AndreaN33/EECS301-Lab3,149899931,Verilog,EECS301-Lab3,4163,0,2018-09-22 17:26:46+00:00,[],None
822,https://github.com/slealq/icarus_verilog.git,2018-08-29 15:15:19+00:00,Ejemplos de código desarrollados para el curso de Circuitos Digitales II UCR. ,0,slealq/icarus_verilog,146618947,Verilog,icarus_verilog,186,0,2019-04-06 18:28:42+00:00,[],https://api.github.com/licenses/gpl-3.0
823,https://github.com/liujie166/computer-architecture.git,2018-09-26 12:08:01+00:00,,0,liujie166/computer-architecture,150420630,Verilog,computer-architecture,86915,0,2019-04-13 07:37:11+00:00,[],None
824,https://github.com/YilunTang/ucb_ee251_myLab.git,2018-09-26 18:39:13+00:00,,0,YilunTang/ucb_ee251_myLab,150473200,Verilog,ucb_ee251_myLab,8599,0,2018-10-16 18:24:14+00:00,[],None
825,https://github.com/gabrieltbarcelos/OC-MaqEstados.git,2018-09-26 17:47:16+00:00, arquivos referentes aos exercícios de Maquina de estados de OC,0,gabrieltbarcelos/OC-MaqEstados,150466765,Verilog,OC-MaqEstados,43,0,2018-11-06 01:14:11+00:00,[],None
826,https://github.com/FredrikAleksander/F68000.git,2018-09-21 21:57:58+00:00,Motorola 68000 16-bit computer,1,FredrikAleksander/F68000,149822494,Verilog,F68000,8,0,2018-10-14 14:33:17+00:00,[],None
827,https://github.com/katwalmayank/552_Fall2018.git,2018-10-03 19:15:20+00:00,For Project Purposes ,0,katwalmayank/552_Fall2018,151466887,Verilog,552_Fall2018,8635,0,2018-12-12 21:08:55+00:00,[],None
828,https://github.com/tongbs/Digital_Circuit_Lab.git,2018-09-02 10:36:55+00:00,Digital Circuit Lab ,0,tongbs/Digital_Circuit_Lab,147075957,Verilog,Digital_Circuit_Lab,4095,0,2018-09-02 10:51:07+00:00,[],None
829,https://github.com/dezkowalski/ECE3710_Project.git,2018-09-13 15:04:30+00:00,,0,dezkowalski/ECE3710_Project,148655396,Verilog,ECE3710_Project,79514,0,2018-12-17 22:52:47+00:00,[],None
