<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: CPU</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:26 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__cpu.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Topics</a> &#124;
<a href="#files">Files</a>  </div>
  <div class="headertitle"><div class="title">CPU</div></div>
</div><!--header-->
<div class="contents">

<p>CPU specific implementations  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>CPU specific implementations </p>
<p>This module contains all CPU specific source files. In case of multiple CPUs sharing the same architecture, the implementation is split into several CPU specific parts and an architecture part (e.g. arm7_common and lpc23xx). </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Topics</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cortexm__common.html">ARM Cortex-M common</a></td></tr>
<tr class="memdesc:group__cpu__cortexm__common"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common implementations and headers for Cortex-M family based micro-controllers <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__arm7__common.html">ARM7 CPU common</a></td></tr>
<tr class="memdesc:group__cpu__arm7__common"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common implementations and headers for ARM based micro-controllers <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__atmega__common.html">Atmel ATmega CPU: common files</a></td></tr>
<tr class="memdesc:group__cpu__atmega__common"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVR Atmega specific code <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__atmega1281.html">Atmel ATmega1281</a></td></tr>
<tr class="memdesc:group__cpu__atmega1281"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of Atmel's ATmega1281 MCU <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__atmega1284p.html">Atmel ATmega1284p</a></td></tr>
<tr class="memdesc:group__cpu__atmega1284p"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of Atmel's ATmega1284p MCU <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__atmega128rfa1.html">Atmel ATmega128rfa1</a></td></tr>
<tr class="memdesc:group__cpu__atmega128rfa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of Atmel's ATmega128rfa1 MCU <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__atmega2560.html">Atmel ATmega2560</a></td></tr>
<tr class="memdesc:group__cpu__atmega2560"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of Atmel's ATmega2560 MCU <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__atmega256rfr2.html">Atmel ATmega256rfr2</a></td></tr>
<tr class="memdesc:group__cpu__atmega256rfr2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of Atmel's ATmega256rfr2 MCU <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__atmega328p.html">Atmel ATmega328p</a></td></tr>
<tr class="memdesc:group__cpu__atmega328p"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of Atmel's ATmega328p MCU <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__atmega32u4.html">Atmel ATmega32u4</a></td></tr>
<tr class="memdesc:group__cpu__atmega32u4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of Atmel's ATmega32u4 MCU <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__atmega8.html">Atmel ATmega8</a></td></tr>
<tr class="memdesc:group__cpu__atmega8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of Atmel's ATmega8 MCU <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__atxmega.html">Atmel ATxmega MCU</a></td></tr>
<tr class="memdesc:group__cpu__atxmega"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of Atmel's ATxmega MCU <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__avr8__common.html">Atmel AVR-8 CPU: common files</a></td></tr>
<tr class="memdesc:group__cpu__avr8__common"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVR-8 specific code <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam__common.html">Atmel SAM common</a></td></tr>
<tr class="memdesc:group__cpu__sam__common"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atmel SAM common <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam0__common.html">Atmel SAM0 common</a></td></tr>
<tr class="memdesc:group__cpu__sam0__common"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atmel SAM0 common <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3.html">Atmel SAM3</a></td></tr>
<tr class="memdesc:group__cpu__sam3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atmel SAM3 Cortex-M3 MCU specific implementation. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__samd21.html">Atmel SAMD10/SAMD20/SAMD21/SAMR21</a></td></tr>
<tr class="memdesc:group__cpu__samd21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atmel SAMD1x/SAMD2x Cortex-M0+ MCU specific implementation. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__saml21.html">Atmel SAML21</a></td></tr>
<tr class="memdesc:group__cpu__saml21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atmel SAML21 Cortex-M0 MCU specific implementation. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx.html">CC26xx/CC13xx common</a></td></tr>
<tr class="memdesc:group__cpu__cc26xx__cc13xx"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common code for TI cc26xx/cc13xx family <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26xx__cc13xx__definitions.html">CC26xx/CC13xx common</a></td></tr>
<tr class="memdesc:group__cpu__cc26xx__cc13xx__definitions"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common definitions for TI cc26xx/cc13xx family <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp__common.html">ESP Common</a></td></tr>
<tr class="memdesc:group__cpu__esp__common"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common modules for Espressif ESP SoCs <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp32.html">ESP32 SoC Series</a></td></tr>
<tr class="memdesc:group__cpu__esp32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation for Espressif ESP32 SoC Series <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp8266.html">ESP8266 / ESP8285</a></td></tr>
<tr class="memdesc:group__cpu__esp8266"><td class="mdescLeft">&#160;</td><td class="mdescRight">RIOT-OS port for Espressif's ESP8266 / ESP8285 MCUs <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__arm7tdmi__gba.html">GBAs ARM7TDMI</a></td></tr>
<tr class="memdesc:group__cpu__arm7tdmi__gba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nintendos ARM7TDMI on the GBA <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__gd32v.html">GD32V</a></td></tr>
<tr class="memdesc:group__cpu__gd32v"><td class="mdescLeft">&#160;</td><td class="mdescRight">GigaDevice GD32 RISC-V Microcontrollers <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__lm4f120.html">LM4F</a></td></tr>
<tr class="memdesc:group__cpu__lm4f120"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU specific implementations for LM4F120 <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__samd5x.html">Microchip SAMD5x/SAME5x</a></td></tr>
<tr class="memdesc:group__cpu__samd5x"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microchip SAMD5x/SAME5x Cortex-M4F MCU specific implementation. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__saml1x.html">Microchip SAML10/SAML11</a></td></tr>
<tr class="memdesc:group__cpu__saml1x"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microchip SAML1x Cortex-M23 MCU specific implementation. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kinetis.html">NXP Kinetis</a></td></tr>
<tr class="memdesc:group__cpu__kinetis"><td class="mdescLeft">&#160;</td><td class="mdescRight">NXP Kinetis Cortex-M MCU specific implementation <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__lpc1768.html">NXP LPC1768</a></td></tr>
<tr class="memdesc:group__cpu__lpc1768"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU specific implementations for the NXP LPC1768 cpu <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__lpc23xx.html">NXP LPC23XX</a></td></tr>
<tr class="memdesc:group__cpu__lpc23xx"><td class="mdescLeft">&#160;</td><td class="mdescRight">NXP LPC23XX family specific code <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__qn908x.html">NXP QN908x</a></td></tr>
<tr class="memdesc:group__cpu__qn908x"><td class="mdescLeft">&#160;</td><td class="mdescRight">NXP QN908x BLE-enabled Cortex-M4F MCU specific implementation <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__native.html">Native</a></td></tr>
<tr class="memdesc:group__cpu__native"><td class="mdescLeft">&#160;</td><td class="mdescRight"><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__nrf51.html">Nordic nRF51 MCU</a></td></tr>
<tr class="memdesc:group__cpu__nrf51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nordic nRF51 family of CPUs <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__nrf52.html">Nordic nRF52 MCU</a></td></tr>
<tr class="memdesc:group__cpu__nrf52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nordic nRF52 family of CPUs <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__nrf53.html">Nordic nRF53 MCU</a></td></tr>
<tr class="memdesc:group__cpu__nrf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nordic nRF53 family of CPUs <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__nrf5x__common.html">Nordic nRF5x MCU</a></td></tr>
<tr class="memdesc:group__cpu__nrf5x__common"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common implementations for the nRF5x family of CPUs <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__nrf9160.html">Nordic nRF9160 MCU</a></td></tr>
<tr class="memdesc:group__cpu__nrf9160"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nordic nRF9160 family of CPUs <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__riscv__common.html">RISC-V common</a></td></tr>
<tr class="memdesc:group__cpu__riscv__common"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common implementations and headers for the RISC-V CPU <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__rpx0xx.html">RPx0xx MCUs</a></td></tr>
<tr class="memdesc:group__cpu__rpx0xx"><td class="mdescLeft">&#160;</td><td class="mdescRight">RPx0xx MCU code and definitions <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__stm32.html">STM32</a></td></tr>
<tr class="memdesc:group__cpu__stm32"><td class="mdescLeft">&#160;</td><td class="mdescRight">All STM32 families code and definitions <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__fe310.html">SiFive fe310</a></td></tr>
<tr class="memdesc:group__cpu__fe310"><td class="mdescLeft">&#160;</td><td class="mdescRight">SiFive fe310 RISC-V MCU specific implementation. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__efm32.html">Silicon Labs EFM32/EFR32/EZR32</a></td></tr>
<tr class="memdesc:group__cpu__efm32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Silicon Labs's EFM32/EFR32/EZR32 MCUs implementation <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc2538.html">TI CC2538</a></td></tr>
<tr class="memdesc:group__cpu__cc2538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Texas Instruments CC2538 Cortex-M3 MCU specific code <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__cc13x0.html">TI CC26x0/CC13x0</a></td></tr>
<tr class="memdesc:group__cpu__cc26x0__cc13x0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Texas Instruments CC26x0/CC13x0 Cortex-M3 MCU specific code <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x2__cc13x2.html">TI CC26x2, CC13x2</a></td></tr>
<tr class="memdesc:group__cpu__cc26x2__cc13x2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Texas Instruments CC26x2, CC13x2 Cortex-M4F MCU specific code <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x2__cc13x2__peripheral__memory__map.html">TI CC26x2, CC13x2 peripheral memory map</a></td></tr>
<tr class="memdesc:group__cpu__cc26x2__cc13x2__peripheral__memory__map"><td class="mdescLeft">&#160;</td><td class="mdescRight">Texas Instruments CC26x2, CC13x2 memory mappings for peripherals <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__msp430.html">TI MSP430</a></td></tr>
<tr class="memdesc:group__cpu__msp430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Texas Instruments MSP430 specific code <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="files" name="files"></a>
Files</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2cc2538_2include_2openwsn__defs_8h.html">openwsn_defs.h</a></td></tr>
<tr class="memdesc:cpu_2cc2538_2include_2openwsn__defs_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">cc2538 specific definitions for pkg/openwsn <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2nrf52_2include_2openwsn__defs_8h.html">openwsn_defs.h</a></td></tr>
<tr class="memdesc:cpu_2nrf52_2include_2openwsn__defs_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">nrf52 specific definitions for pkg/openwsn <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
