// Seed: 2446921085
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output supply0 id_2,
    output wor id_3,
    output supply0 id_4
);
  assign id_3 = id_1;
  logic id_6;
  logic id_7 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    input tri0 id_0,
    output tri1 id_1,
    input wand _id_2,
    output supply1 id_3,
    output supply1 id_4
);
  always disable id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire [id_2 : 1] id_7;
  assign id_3 = id_2;
endmodule
