/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [7:0] _04_;
  wire [7:0] _05_;
  wire [2:0] _06_;
  wire [4:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_28z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[154] ? in_data[142] : in_data[171];
  assign celloutsig_0_22z = celloutsig_0_8z[9] ? _00_ : in_data[45];
  assign celloutsig_0_24z = ~(celloutsig_0_22z & celloutsig_0_4z);
  assign celloutsig_0_54z = ~_01_;
  assign celloutsig_0_55z = celloutsig_0_36z ^ celloutsig_0_6z;
  assign celloutsig_0_6z = _03_ ^ in_data[54];
  assign celloutsig_1_11z = in_data[154] ^ celloutsig_1_0z;
  assign celloutsig_1_4z = ~(in_data[160] ^ celloutsig_1_3z);
  reg [2:0] _15_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 3'h0;
    else _15_ <= in_data[57:55];
  assign { _03_, _06_[1], _00_ } = _15_;
  reg [7:0] _16_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 8'h00;
    else _16_ <= { celloutsig_0_28z[3:0], celloutsig_0_3z };
  assign { _01_, _04_[6:0] } = _16_;
  reg [7:0] _17_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 8'h00;
    else _17_ <= { celloutsig_1_1z[5:1], 2'h3, celloutsig_1_3z };
  assign { _05_[7:6], _02_, _05_[4:0] } = _17_;
  assign celloutsig_0_36z = ! { celloutsig_0_20z[13:4], celloutsig_0_20z, celloutsig_0_24z };
  assign celloutsig_1_18z = celloutsig_1_12z % { 1'h1, celloutsig_1_13z };
  assign celloutsig_1_12z = { celloutsig_1_8z[5:4], celloutsig_1_0z, celloutsig_1_1z } * { _05_[1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_2z = in_data[77:61] * { _03_, _03_, _06_[1], _00_, celloutsig_0_1z, celloutsig_0_1z, _03_, _06_[1], _00_ };
  assign celloutsig_0_3z = - celloutsig_0_2z[5:2];
  assign celloutsig_0_5z = - celloutsig_0_2z[2:0];
  assign celloutsig_1_8z = ~ { in_data[103:99], celloutsig_1_0z };
  assign celloutsig_0_20z = ~ celloutsig_0_7z[13:0];
  assign celloutsig_0_28z = ~ celloutsig_0_2z[12:8];
  assign celloutsig_1_3z = | in_data[115:113];
  assign celloutsig_1_19z = | celloutsig_1_18z[7:2];
  assign celloutsig_0_4z = | { _00_, _03_, celloutsig_0_1z, _06_[1] };
  assign celloutsig_1_9z = { celloutsig_1_1z[3:0], 1'h1 } << { _02_, _05_[4:1] };
  assign celloutsig_0_1z = in_data[58:54] <<< in_data[4:0];
  assign celloutsig_1_1z = in_data[143:138] >>> { in_data[122:119], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_2z[13:0], celloutsig_0_5z, celloutsig_0_5z } >>> { celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z } ~^ { celloutsig_0_1z[2:0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, _03_, _06_[1], _00_, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_13z = { in_data[152], celloutsig_1_1z, celloutsig_1_11z } ~^ { in_data[114:110], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign _04_[7] = _01_;
  assign _05_[5] = _02_;
  assign { _06_[2], _06_[0] } = { _03_, _00_ };
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
