Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 10 23:51:53 2024
| Host         : PC_HP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1112 |
|    Minimum number of control sets                        |  1112 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3357 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1112 |
| >= 0 to < 4        |   112 |
| >= 4 to < 6        |   218 |
| >= 6 to < 8        |    70 |
| >= 8 to < 10       |   101 |
| >= 10 to < 12      |    59 |
| >= 12 to < 14      |    43 |
| >= 14 to < 16      |    17 |
| >= 16              |   492 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           15272 |         3942 |
| No           | No                    | Yes                    |            1354 |          443 |
| No           | Yes                   | No                     |            2717 |         1018 |
| Yes          | No                    | No                     |            5456 |         1414 |
| Yes          | No                    | Yes                    |            4570 |         1335 |
| Yes          | Yes                   | No                     |            8146 |         2225 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                              Clock Signal                             |                                                                                                              Enable Signal                                                                                                             |                                                                                             Set/Reset Signal                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/enabled_reg_0                                                                                                      |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                      |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                              |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                         |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg_n_0_[0]                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg_n_0_[0]                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg_n_0_[0]                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                 |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/PN7_gen/dac_valid_in_2d_reg[0]                                                                                                                    |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg_n_0_[0]                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_waddr_sync/E[0]                                                                                        |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/enabled_reg_0                                                                                                      |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/dest_response_ready                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                              |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                      |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                               | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                 |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                 |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                 |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg_n_0_[0]                                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                      |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_waddr_sync/E[0]                                                                                        |                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4] |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_ar_node/inst/mi_handler_m_sc_areset                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                            |                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                    |                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK1                     |                                                                                                                                                                                                                                        |                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift                                                                                      |                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                        |                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                      |                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                      |                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                   |                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/up_core_preset                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1             |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_gen.tx/s_axi_aresetn_0                                                                                                                                 |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/dac_valid_in_2d_reg                                                                                                 | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/up_core_preset                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/dac_valid_in_2d_reg                                                                                                 | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/up_core_preset                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_core_preset                                                                                                                                        |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK1                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/up_preset                                                                                                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/dac_valid_in_2d_reg                                                                                                 | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]                                                              |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/PN7_gen/dac_valid_in_2d_reg                                                                                                                       | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/PN7_gen/d_data_cntrl_int_reg[0]                                                                                    |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_mmcm_preset                                                                                                                               |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_core_preset                                                                                                                                        |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/up_core_preset                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0       |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_qual |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                           |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/p_1_in                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                4 |              4 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id0                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                   |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg_0                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                   |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                          |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__2_n_0         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                            | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                   |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0       |                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/p_1_in                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_qual |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                               |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/m_src_axi_rlast_0                                                                                                                            | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                 | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id0                                                                                                                               | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__1_n_0                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                              | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                 | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/E[0]                                                                                                                    | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_4[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_5[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/m_src_axi_rlast_0[0]                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                            | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_7[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_3[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/p_1_in                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/g0                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_req_splitter/acked_reg[1]_0[0]                                                                                                                     |                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/last_burst_len0                                                                                                                   |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id0                                                                                                                               | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0                                                                            |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__1_n_0                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/id0                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                 | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/PN7_gen/dac_valid_in_2d_reg                                                                                                                       |                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__0_n_0                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/E[0]                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/dac_valid_in_2d_reg                                                                                                 |                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/E[0]                                                                                                                    | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_6[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__2_n_0                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id0                                                                                                                              | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/id0                                                                                                               | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                            | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/E[0]                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                             |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/E[0]                                                                                                             |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/util_adc_2_pack/inst/i_cpack/i_pack_shell/gen_network[1].i_ctrl_interconnect/E[0]                                                                                                                            |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/E[0]                                                                                                             |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id0                                                                                                                              | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_2                                                                            |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/id0                                                                                                               | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/PN7_gen/dac_valid_in_2d_reg_0[0]                                                                                                                  |                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                   |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/dac_valid_in_2d_reg                                                                                                 |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                            | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__2_n_0                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/SR[0]                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/dac_valid_in_2d_reg                                                                                                 |                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                           | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                  |                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/FSM_sequential_bufctrl[2]_i_2_n_0                                                                                                                                                  | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/bufctrl0                                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_load                                                                                                                     |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_ready                                                                                                                 |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                               |                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/E[0]                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                             |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                           |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                            | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data[4]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrlif/rd_addr[3]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_load                                                                                                                     |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                       |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/state_reg[m_valid_i]_0                                                                                                                      | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/SR[0]                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                       |                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state_reg[m_valid_i]_0                                                                                                                      | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/SR[0]                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                 | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                          |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                4 |              4 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__2_n_0         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                            |                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                4 |              4 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_2[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/up_dwdata_int[24]_i_1_n_0                                                                                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[0]_0[0]                                                                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                            |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                        |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                        |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                               | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx2/up_dwdata_int[24]_i_1__0_n_0                                                                                                       |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/reset_gen[1].reset_sync_reg[0][0]                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                      |                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/enabled_reg_0                                                                                                      | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_2[3]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/up_dwdata_int[24]_i_1_n_0                                                                                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                     |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_2[1]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/up_dwdata_int[24]_i_1_n_0                                                                                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                    | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                              |                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_2[4]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/up_dwdata_int[24]_i_1_n_0                                                                                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                            | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                     |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                   |                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                      |                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/enabled_reg_0                                                                                                      | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                                                                                         |                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                           | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                      |                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                     |                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                    | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                      |                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                             |                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                  | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[0]_0[0]                                                                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                            |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/bit_cnt[4]_i_1_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                            |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                            | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_1_in                                                                                                                                                                             | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/p_1_in                                                                                                                                                                            | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_2[2]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx1/up_dwdata_int[24]_i_1_n_0                                                                                                          |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                     |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                              | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1             | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/data_resetn                                                                                                                                                                              |                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_1[1]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx2/up_dwdata_int[24]_i_1__0_n_0                                                                                                       |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_1[3]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx2/up_dwdata_int[24]_i_1__0_n_0                                                                                                       |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1             | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data[4]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_1[4]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx2/up_dwdata_int[24]_i_1__0_n_0                                                                                                       |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                               | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                           | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1_n_0                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_1[2]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_delay_cntrl_rx2/up_dwdata_int[24]_i_1__0_n_0                                                                                                       |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_core_rst_reg/AR[0]                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                              | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                              |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                             |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_tdd_enable0_44                                                                                                                                                                 | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/up_xfer_toggle_i_1__14_n_0                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/E[0]                                                                                                                              |                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1_ctrl_sync/d_data_cntrl_int_reg[0][0]                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                       | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                                                        |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/dac_sync_count[5]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/util_dac_1_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/E[0]                                                                                                                     | i_system_wrapper/system_i/util_dac_1_upack/inst/i_upack/i_pack_shell/reset_ctrl                                                                                                                         |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/arststages_ff_reg[9][0]                                                                                                              |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                       | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                                                        |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                 | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_tdd_control/tdd_burst_counter[5]_i_1__0_n_0                                                                                                                               |                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_tdd_control/tdd_burst_counter[5]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_core_rst_reg/AR[0]                                                                                              |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_tdd_enable0                                                                                                                                                                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                   |                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_adc_dfmt_se0_30                                                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/up_xfer_toggle_i_1__11_n_0                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_8_to_16_0/ovalid_reg_0[0]                                                                                                                                       | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/d_data_cntrl_int_reg[0]                                                                                                              |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_link/i_rx_aligner8_0/E[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_link/i_rx_pack_8_to_16_0/E[0]                                                                                                                                                  | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                5 |              7 |         1.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                       | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                                                        |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                       | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                                                        |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/cmos_4_to_8.i_rx_aligner4_strobe/E[0]                                                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/d_data_cntrl_int_reg[0]                                                                                                              |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                4 |              7 |         1.75 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_link/cmos_4_to_8.i_rx_aligner4_strobe/E[0]                                                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_aligner8_0/E[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/d_data_cntrl_int_reg[0]                                                                                                              |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_adc_dfmt_se0_15                                                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1             |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/data_reset_vec[2]                                                                                                                                         |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_adc_dfmt_se0_17                                                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_adc_dfmt_se0_19                                                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_adc_dfmt_se0_31                                                                                                                                                                | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                            | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                 |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_6[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/m_src_axi_rlast_0                                                                                                                            |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_7[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/m_src_axi_rlast_0[0]                                                                                                                         |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                     |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/clkgen/tx_tick                                                                                                                                                                           |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                             |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                           |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/E[0]                                                                                                              |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                 |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                              |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                     |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg_0                                                                                                                |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                           | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/frame_cnt[7]_i_1_n_0                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_link/cmos_4_to_8.i_rx_pack_4_to_8_2/odata0__0                                                                                                                                  |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/rom_addr[6]                                                                                                                                         |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                          |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_link/i_rx_aligner8_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                         |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/clkgen/lrclk_count[7]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                              |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_16[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_aligner8_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/PN7_gen/dac_valid_in_2d_reg[0]                                                                                                                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/PN7_gen/d_data_cntrl_int_reg[0]                                                                                    |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/E[0]                                                                                                              |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/clkgen/bclk_count[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0                                                                                                            |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/cmos_4_to_8.i_rx_pack_4_to_8_2/odata0__0                                                                                                                                  |                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                               |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                             | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_last_beat                                                                                                                                 |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                            |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                     |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_5[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                         |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_4[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                        |                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                       | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_3[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                            |                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                  | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                     |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                  | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                     |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter                                                                                                                                                                       | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt[8]_i_1_n_0                                                                                                                                  |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_ready                                                                                  |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr[9]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg_0                                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                            |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/E[0]                                                                                                                                                                              | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                   | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                             |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/E[0]                                                                                                                                  | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                             |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/dest_response_ready                                                                                               | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/E[0]                                                                                                                                  | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/dest_response_ready                                                                                               | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/E[0]                                                                                                                                 | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/E[0]                                                                                                                                 | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg_0                                                                                                                              |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg_0                                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/state                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                  | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                             |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                            |                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                     |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                  | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                             |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                            |                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                     |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                            | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                            | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                            | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                            | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                            | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                             | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                   |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                            |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_ps7/inst/GPIO_O[54]                                                                                                                                                       |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                            |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                           | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                            |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                           | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                             |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                              |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                            |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/util_dac_1_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/E[0]                                                                                                                     |                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                          |                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                            |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                                       |                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                     |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                6 |             10 |         1.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_ps7/inst/GPIO_O[54]                                                                                                                                                       |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                            |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                            |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                6 |             10 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                          |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                            |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                           |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                           |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                           |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                    |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/sys_ps7/inst/GPIO_O[54]                                                                                                                                                       |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                              |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                                                          |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                            | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                            | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                            | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_1_in_0                                                                                                                                                                           | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                              |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1[0]                                                                         |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1[0]                                                                         |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                  |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/rd_addr[2]_i_1_n_0                                                                                                               |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                 |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                  |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/rd_addr[2]_i_1__0_n_0                                                                                                            |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__2_n_0                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                        |                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                   |                7 |             12 |         1.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                  |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                  |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                  |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                            |                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                  |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                      |                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_adc_sync0                                                                                                                                                                      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                 |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__0_n_0                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                 |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                            |                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_dac_num_lanes0                                                                                                                                                                 | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_info_write                                                                                                                 |                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                  |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1_n_0                                                                                            | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                      |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr[2]_i_1_n_0                                                                                                               |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__1_n_0                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                  |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_adc_sync0_25                                                                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__4_n_0                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                 |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__3_n_0                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                  |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                        | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                   |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_info_write                                                                                                                 |                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_dac_num_lanes0_11                                                                                                                                                              | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                  |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                 |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                  |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                               |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                  |                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_raddr_int_reg[7]_0[0]                                                                                                                           |                5 |             14 |         2.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_1_in                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_raddr_int_reg[7]_2[0]                                                                                                                           |                5 |             14 |         2.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/SR[0]                                                                                                                                              |                6 |             14 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/s_axi_aresetn_2[0]                                                                                                                                 |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                6 |             14 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                     |                7 |             14 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/s_axi_aresetn_1[0]                                                                                                                                 |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in_0                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                        |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/ctrl_enable_reg                                                                       |                5 |             14 |         2.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                          |                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                   |                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |                9 |             14 |         1.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_raddr_int_reg[7]_1[0]                                                                                                                           |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push85_out                                                                                  |                                                                                                                                                                                                         |                9 |             15 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push85_out                                                                                  |                                                                                                                                                                                                         |                8 |             15 |         1.88 |
|  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1             |                                                                                                                                                                                                                                        |                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]_0[0]                                                        |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_7[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]_0[0]                                                        |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]_0[0]                                                        |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]_0[0]                                                        |               10 |             16 |         1.60 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_8_to_16_0/ovalid_reg_0[0]                                                                                                                                       |                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/tx1_data_valid_A_d_reg_0                                                                                                                             |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_20[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_12[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/util_adc_2_pack/inst/i_cpack/i_pack_shell/E[0]                                                                                                                                                               |                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/util_adc_2_pack/inst/i_cpack/i_pack_shell/E[1]                                                                                                                                                               |                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_11[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_16[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_8[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_12[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_24[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_9[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/E[0]                                                                                                                |                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/E[0]                                                                                                                |                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/E[0]                                                                                                                |                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_start_split                                                                       |                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1_ctrl_sync/tx2_data_valid_A_d_reg                                                                                                               |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_10[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/E[0]                                                                                                                |                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/p_0_in0                                                                                                                                             |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count0                                                                                                                                 |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrlif/E[0]                                                                                                                                                                                   | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_gen.tx/s_axi_aresetn_0                                                                                                                                 |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrlif/s_axi_awaddr[5]_1[0]                                                                                                                                                                   | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_gen.tx/s_axi_aresetn_0                                                                                                                                 |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_clock_mon/up_count0                                                                                             |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_clock_mon/up_count0                                                                                             |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_clock_mon/up_count0                                                                                             |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_clock_mon/up_count0                                                                                             |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count                                                                                                                                    |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0                                                                                                                      |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/util_adc_1_pack/inst/i_cpack/i_pack_shell/E[1]                                                                                                                                                               |                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/util_adc_1_pack/inst/i_cpack/i_pack_shell/E[2]                                                                                                                                                               |                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/util_adc_1_pack/inst/i_cpack/i_pack_shell/E[0]                                                                                                                                                               |                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/E[0]                                                                                                                |                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_4[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/E[0]                                                                                                                |                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/util_adc_1_pack/inst/i_cpack/i_pack_shell/E[3]                                                                                                                                                               |                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/util_adc_1_pack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/E[0]                                                                                                                            |                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_link/i_rx_pack_8_to_16_0/odata0__0                                                                                                                                             |                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_link/i_rx_pack_8_to_16_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                             |                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_8[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/E[0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                        |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_8_to_16_0/odata0__0                                                                                                                                             |                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                   |                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                   |                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/ctrl_enable_reg                                                               |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                   |                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                   |                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/ctrl_enable_reg                                                               |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/ctrl_enable_reg                                                               |                9 |             17 |         1.89 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                              |                9 |             17 |         1.89 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                           |                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1_n_0                                                                                                                  |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/ctrl_enable_reg                                                               |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                              |                8 |             17 |         2.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                8 |             18 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                    |                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                    |                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/E[0]                                                                                                                                |                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                9 |             19 |         2.11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                8 |             19 |         2.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |               10 |             20 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                     |                8 |             20 |         2.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                      |                7 |             20 |         2.86 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                      |                7 |             20 |         2.86 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                     |               12 |             20 |         1.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/d_data_cntrl_int_reg[0]                                                                                                              |                4 |             20 |         5.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_core_rst_reg/AR[0]                                                                                              |                4 |             21 |         5.25 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_core_rst_reg/AR[0]                                                                                              |                5 |             21 |         4.20 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_core_rst_reg/AR[0]                                                                                              |                4 |             21 |         5.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                8 |             21 |         2.62 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                             |                                                                                                                                                                                                         |               10 |             21 |         2.10 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_core_rst_reg/AR[0]                                                                                              |                5 |             21 |         4.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |                9 |             21 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                             |                6 |             21 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_gen.tx/s_axi_aresetn_0                                                                                                                                 |                9 |             21 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |                4 |             21 |         5.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |                6 |             21 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                            |                4 |             22 |         5.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                          |                4 |             22 |         5.50 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_core_rst_reg/AR[0]                                                                                              |                3 |             22 |         7.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                5 |             22 |         4.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                     |               14 |             22 |         1.57 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_core_rst_reg/AR[0]                                                                                              |                5 |             22 |         4.40 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/PN7_gen/dac_valid_in_2d_reg                                                                                                                       | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1[0]                                                                         |               13 |             22 |         1.69 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/dac_valid_in_2d_reg                                                                                                 | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1[0]                                                                         |                9 |             22 |         2.44 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/dac_valid_in_2d_reg                                                                                                 | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |               12 |             22 |         1.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                6 |             22 |         3.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/PN7_gen/dac_valid_in_2d_reg[0]                                                                                                                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |               10 |             22 |         2.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                            |                3 |             22 |         7.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                     |               12 |             22 |         1.83 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/dac_valid_in_2d_reg                                                                                                 | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |               11 |             22 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                            |                3 |             22 |         7.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__3_n_0                                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                4 |             23 |         5.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg_1                                                                                                                              |                6 |             23 |         3.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__6_n_0                                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             23 |         3.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/y_length[23]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                         |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_9[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_15[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_6[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                 |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_13[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               13 |             24 |         1.85 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_16[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                               |                                                                                                                                                                                                         |               13 |             24 |         1.85 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_13[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_10[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_d_reg_n_0_[0]                                                                                                                                           |                                                                                                                                                                                                         |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                  |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_2d[0]                                                                                                                                                   |                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_de_d                                                                                                                                                                  |                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_tpm_data0                                                                                                                         |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                               | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_19[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_11[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[6]_2[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_20[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[5]_1[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_4[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_regmap_request/E[0]                                                                                                                                                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                   |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                              |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                  |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                              |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_14[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_9[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/E[0]                                                                                                                                                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                   |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_13[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                 |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_10[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_22[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_15[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_7[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_response_manager/response_valid_reg_1                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                   |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_3[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[5]_6[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[6]_7[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[6]_6[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_gen.tx/E[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_gen.tx/reset_int                                                                                                                                       |                4 |             24 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx/gen[0].data_latched[0][23]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[6]_3[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[5]_4[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_23[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_5[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[5]_3[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_6[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_27[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_21[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_16[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_24[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_8[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[5]_5[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/E[0]                                                                                                                                                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                   |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                  |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_18[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_12[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[6]_5[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[6]_4[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_26[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_4[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_12[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_25[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[5]_2[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_14[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_14[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[0]_15[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_11[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                 |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_8[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               13 |             24 |         1.85 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                  |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                 |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_5[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/tx2_rst_loc                                                                                          |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/E[0]                                                                                                         |                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                |                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[8]_0[0]                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/zerodeep.m_axis_raddr0                                                                                              |                                                                                                                                                                                                         |                4 |             26 |         6.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/E[0]                                                                                                         |                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[25]_i_1_n_0                                                                                                               |                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[25]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[25]_i_1_n_0                                                                                                              |                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/active0                                                                                                              |                                                                                                                                                                                                         |                4 |             26 |         6.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[8]_0[0]                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/src_address                                                                                                                                                       |                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/E[0]                                                                                                         |                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                |                                                                                                                                                                                                         |                4 |             26 |         6.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[25]_i_1_n_0                                                                                                              |                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                             |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/E[0]                                                                                                         |                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[25]_i_1_n_0                                                                                                               |                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_link/cmos_4_to_8.i_rx_aligner4_strobe/E[0]                                                                                                                                     |                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |               11 |             27 |         2.45 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/cmos_4_to_8.i_rx_aligner4_strobe/E[0]                                                                                                                                     |                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |               11 |             27 |         2.45 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg_0                                                                                                                              |               10 |             28 |         2.80 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_2/PN7_gen/dac_valid_in_2d_reg_0[0]                                                                                                                  | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |               12 |             28 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                               |               15 |             29 |         1.93 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_drp_sel0                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                        |                9 |             29 |         3.22 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                              |               12 |             31 |         2.58 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                 |                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/bl_ready_reg_1[0]                                                                                                                 | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |                6 |             31 |         5.17 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_rx_channel_0/g_datafmt[0].i_ad_datafmt/adc_1_valid_q1                                                                                                          |                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_19[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rack_d                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                    |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_3[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_7[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                        |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                         | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                               |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                         |                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/up_timer[0]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_spdif_tx_core/U0/ctrlif/E[0]                                                                                                                                                                             | i_system_wrapper/system_i/axi_spdif_tx_core/U0/config_reg[31]_i_1_n_0                                                                                                                                   |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/util_dac_1_upack/inst/i_upack/i_pack_shell/gen_input_buffer.data_d10                                                                                                                                         |                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_spdif_tx_core/U0/ctrlif/s_axi_awaddr[3][0]                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_core/U0/config_reg[31]_i_1_n_0                                                                                                                                   |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_link/i_rx_pack_16_to_32_0/odata0__0                                                                                                                                            |                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rack_d                                                                                                                                                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                        |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_link/cmos_4_to_8.i_rx_pack_4_to_8_0/E[0]                                                                                                                                       |                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/E[0]                                                                                                                                                                               | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                              |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_data_sync                                                                                                                     |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/util_dac_2_upack/inst/i_upack/fifo_rd_data0_n_0                                                                                                                               |                4 |             32 |         8.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/cmos_4_to_8.i_rx_pack_4_to_8_0/E[0]                                                                                                                                       |                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_link/i_rx_pack_16_to_32_0/odata0__0                                                                                                                                            |                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[6]_1[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[6]_0[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_3[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                      |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                          |                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_2[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                 |                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_1[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/up_timer[0]_i_1__0_n_0                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_17[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                      |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                          |                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                      |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                          |                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                             |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_21[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_10[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                      |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/up_timer[0]_i_1__2_n_0                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_clock_mon/up_d_count[31]_i_1__2_n_0                                                                             |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/up_timer[0]_i_1__1_n_0                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_clock_mon/up_d_count[31]_i_1__1_n_0                                                                             |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_5[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_14[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_sysid_0/inst/up_rdata_s[31]_i_1_n_0                                                                                                                                       |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_18[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_6[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_15[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_req_splitter/E[0]                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                              |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_9[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                             | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                             |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                          |                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_17[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_23[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_11[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_22[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[8]_0[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_13[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                                  |                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                              |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/p_7_in                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[31]_i_1_n_0                                                                                           |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_25[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_capture_s                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                    |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_rack_d                                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                       |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/E[0]                                                                                                                                                                      | i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx/p_1_in                                                                                                                                          |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_tx_gen.tx_fifo/fifo/not_full                                                                                                                                                        |                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/not_full                                                                                                                                                        |                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/s_axi_aresetn_3[0]                                                                                                                                 |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/s_axi_aresetn_0[0]                                                                                                                                 |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/up_waddr_int_reg[1]_26[0]                                                                                                                                                         | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rack_d                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                      |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                       | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                       |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_run_m3                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_reset_s                                                                                                                           |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1_ctrl_sync/E[0]                                                                                                                                                                |                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                         |                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                       | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                       |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                       | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                       |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                       | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                       |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                         |                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/bl_ready_reg_2[0]                                                                                                                 | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]                                                                                      |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                |                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                     |                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                               |                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                         |                5 |             35 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg_0                                                                                                                              |                7 |             35 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                         |                5 |             35 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                         |                5 |             35 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                         |                5 |             35 |         7.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/E[0]                                                                                                                                |                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/s_axis_write_s                                                                                               |                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/s_axis_write_s                                                                                               |                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                              |               18 |             36 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/s_axis_write_s                                                                                               |                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/s_axis_write_s                                                                                               |                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1                                                                            |                9 |             37 |         4.11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                             |               14 |             40 |         2.86 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/ovalid_reg[0]                                                                                                                       | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |               14 |             40 |         2.86 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/ovalid_reg[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1_ctrl_sync/d_data_cntrl_int_reg[0]                                                                                                              |               15 |             40 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001_rx1_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                             |               10 |             41 |         4.10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001_rx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |               10 |             41 |         4.10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                            |               14 |             41 |         2.93 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/p_1_in_2                                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               17 |             41 |         2.41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                           |               16 |             41 |         2.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |               14 |             41 |         2.93 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001_tx2_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |               12 |             41 |         3.42 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001_tx1_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                     |               11 |             41 |         3.73 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                        |                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                             |                9 |             41 |         4.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                         |                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                        |                                                                                                                                                                                                         |               10 |             42 |         4.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                        |                                                                                                                                                                                                         |                9 |             42 |         4.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                         |                                                                                                                                                                                                         |               10 |             42 |         4.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                       |               15 |             42 |         2.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                         |                                                                                                                                                                                                         |               10 |             42 |         4.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                      |               16 |             42 |         2.62 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_5_in                                                                                                                                                                             | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                              |                9 |             43 |         4.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                        |                                                                                                                                                                                                         |               10 |             43 |         4.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                         |                                                                                                                                                                                                         |               12 |             43 |         3.58 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                         |                                                                                                                                                                                                         |                8 |             43 |         5.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                        |                                                                                                                                                                                                         |                9 |             43 |         4.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/E[0]                                                                                                                                                              |                                                                                                                                                                                                         |               14 |             43 |         3.07 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/tx2_rst_loc                                                                                          |               12 |             44 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/not_full_reg_n_0                                                                                                                                                |                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_up_axi/p_5_in                                                                                                                                                                            | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               12 |             45 |         3.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |               15 |             46 |         3.07 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                        |               10 |             46 |         4.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                   |                                                                                                                                                                                                         |                8 |             47 |         5.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                          |                                                                                                                                                                                                         |               10 |             47 |         4.70 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                |                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                |                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                            |                                                                                                                                                                                                         |               11 |             52 |         4.73 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                        |                                                                                                                                                                                                         |               12 |             52 |         4.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                              |               23 |             52 |         2.26 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                        |                                                                                                                                                                                                         |               13 |             52 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                        |                                                                                                                                                                                                         |               11 |             52 |         4.73 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                           |                                                                                                                                                                                                         |               23 |             54 |         2.35 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                          |                                                                                                                                                                                                         |               16 |             56 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                       |                                                                                                                                                                                                         |               13 |             56 |         4.31 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_s                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1[0]                                                                         |               17 |             60 |         3.53 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_s                                                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |               13 |             60 |         4.62 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_toggle_i_1__20_n_0                                                                                                                | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               15 |             61 |         4.07 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                         |                                                                                                                                                                                                         |               21 |             61 |         2.90 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                         |                                                                                                                                                                                                         |               22 |             61 |         2.77 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_toggle_i_1__15_n_0                                                                                                                | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               14 |             61 |         4.36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                     |                                                                                                                                                                                                         |               15 |             63 |         4.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                     |                                                                                                                                                                                                         |               14 |             63 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                      |                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                        |                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                        |                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[76].srl_nx1/push                                                      |                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_xfer0                                                                        |                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                      |                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[76].srl_nx1/push                                                      |                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                        |                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_data_sync                                                                                                                     |               16 |             64 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/util_dac_1_upack/inst/i_upack/i_pack_shell/SR[0]                                                                                                                              |               12 |             64 |         5.33 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_dds/SR[0]                                                                                                        |               12 |             64 |         5.33 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_dds/sync_min_pulse_m_reg[1]_1                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.dac_data_sync                                                                                                                     |               16 |             64 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[76].srl_nx1/push                                                      |                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                         |               21 |             65 |         3.10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                         |               17 |             65 |         3.82 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |               15 |             66 |         4.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                         |               10 |             67 |         6.70 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                        |               25 |             67 |         2.68 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                         |               13 |             67 |         5.15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |               16 |             68 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |               15 |             68 |         4.53 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               13 |             70 |         5.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               13 |             70 |         5.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               15 |             70 |         4.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               14 |             71 |         5.07 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                        |                                                                                                                                                                                                         |               20 |             72 |         3.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                        |                                                                                                                                                                                                         |               20 |             72 |         3.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                           |                                                                                                                                                                                                         |               21 |             73 |         3.48 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                         |               10 |             73 |         7.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                         |               13 |             73 |         5.62 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                         |               13 |             73 |         5.62 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                         |               12 |             73 |         6.08 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                         |               16 |             73 |         4.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                           |                                                                                                                                                                                                         |               21 |             73 |         3.48 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                         |               12 |             73 |         6.08 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1[0]                                                                         |               29 |             76 |         2.62 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |               15 |             78 |         5.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |               17 |             78 |         4.59 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |               16 |             78 |         4.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               16 |             78 |         4.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |               15 |             78 |         5.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               16 |             82 |         5.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               15 |             82 |         5.47 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1                                                                            |               24 |             88 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_s                                                                                                               | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |               21 |             96 |         4.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_s                                                                                                               | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1[0]                                                                         |               19 |             96 |         5.05 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_s                                                                                                               | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |               17 |             96 |         5.65 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_s                                                                                                               | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1[0]                                                                         |               19 |             96 |         5.05 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_s                                                                                                               | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1[0]                                                                         |               24 |             96 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_s                                                                                                               | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx2/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1[0]                                                                         |               24 |             96 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_s                                                                                                               | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |               19 |             96 |         5.05 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_s                                                                                                               | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |               23 |             96 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_toggle_i_1__17_n_0                                                                                                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               24 |             97 |         4.04 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_toggle_i_1__18_n_0                                                                                                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               22 |             97 |         4.41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_toggle_i_1__19_n_0                                                                                                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               19 |             97 |         5.11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_2/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_toggle_i_1__16_n_0                                                                                                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               19 |             97 |         5.11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_toggle_i_1__24_n_0                                                                                                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               22 |             97 |         4.41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_toggle_i_1__23_n_0                                                                                                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               26 |             97 |         3.73 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_toggle_i_1__22_n_0                                                                                                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               22 |             97 |         4.41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tdd_1/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_toggle_i_1__21_n_0                                                                                                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               26 |             97 |         3.73 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                         |               13 |             98 |         7.54 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                         |               13 |             98 |         7.54 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                         |               13 |             98 |         7.54 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                         |               13 |             98 |         7.54 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |               41 |             99 |         2.41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1                                                                            |               36 |            116 |         3.22 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/tx2_rst_loc                                                                                          |               31 |            116 |         3.74 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_up_dac_common/i_xfer_cntrl/tx2_rst_loc                                                                                          |               30 |            116 |         3.87 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1                                                                            |               30 |            116 |         3.87 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1                                                                            |               37 |            116 |         3.14 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1                                                                            |               36 |            116 |         3.22 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1__1_n_0                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               30 |            117 |         3.90 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1_n_0                                                                                              | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               35 |            117 |         3.34 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1__0_n_0                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               44 |            117 |         2.66 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1__2_n_0                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               23 |            117 |         5.09 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1__4_n_0                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               33 |            117 |         3.55 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1__5_n_0                                                                                           | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |               34 |            117 |         3.44 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/SR[0]                                                                                                        |               36 |            128 |         3.56 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/sync_min_pulse_m_reg[1]_1                                                                                                                   | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.dac_data_sync                                                                                                                     |               32 |            128 |         4.00 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_rx1/core_enabled.i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_3                                                                            |               42 |            136 |         3.24 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      |                                                                                                                                                                                                                                        |                                                                                                                                                                                                         |               41 |            161 |         3.93 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg_0                                                                                                                              |               49 |            204 |         4.16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle_i_1_n_0                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                          |               40 |            205 |         5.12 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/dest_clk |                                                                                                                                                                                                                                        |                                                                                                                                                                                                         |              141 |            921 |         6.53 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        |                                                                                                                                                                                                         |              391 |           1055 |         2.70 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/CLK      |                                                                                                                                                                                                                                        |                                                                                                                                                                                                         |              189 |           1087 |         5.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                |              395 |           1200 |         3.04 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/CLK      |                                                                                                                                                                                                                                        |                                                                                                                                                                                                         |             1080 |           4298 |         3.98 |
|  i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/CLK      |                                                                                                                                                                                                                                        |                                                                                                                                                                                                         |             2109 |           8455 |         4.01 |
+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


