{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/name"},"schemaVersion":{"minor":3,"patch":0,"major":0},"abstract":[{"text":"The name of the arrangement.","type":"text"}],"metadata":{"symbolKind":"property","required":true,"title":"name","modules":[{"name":"VHDLMachines"}],"roleHeading":"Instance Property","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"name","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"externalID":"s:12VHDLMachines28ArrangementVHDLRepresentableP4name11VHDLParsing12VariableNameVvp","role":"symbol"},"variants":[{"paths":["\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/name"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"symbol","sections":[],"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable"]]},"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable":{"navigatorTitle":[{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"title":"ArrangementVHDLRepresentable","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable","kind":"symbol","abstract":[{"text":"An arrangement representation in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/name":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/name","type":"topic","kind":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"name"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"}],"role":"symbol","title":"name","required":true,"url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/name","abstract":[{"text":"The name of the arrangement.","type":"text"}]}}}