;redcode
;assert 1
	SPL 0, <-75
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SUB #12, @29
	SLT 0, @0
	SLT 0, @0
	SUB @121, 104
	SUB #601, <6
	SUB #-601, <6
	CMP @121, 106
	SUB #1, <1
	SUB #72, @200
	SUB #12, @29
	SUB @121, 106
	MOV -1, <-20
	SPL <12, #10
	SLT 721, -0
	SUB -1, <-20
	MOV -1, <-20
	SPL 0, <-75
	MOV 621, 550
	MOV -1, <-20
	MOV -1, <-20
	SLT 0, @0
	MOV -1, <-20
	SLT 0, @0
	JMP 101, @-1
	SUB @121, 106
	SLT 0, @2
	JMP @130, 9
	SLT 0, @2
	SUB @121, 106
	JMP @130, 9
	SPL 0, <-75
	JMP @130, 9
	JMP @130, 9
	SUB 101, <-1
	SPL <12, #10
	MOV -1, <-20
	SLT 721, -0
	SLT 721, -0
	SPL 0, <-75
	JMP @12, #200
	SUB #1, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
