{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:W7OEmFMy1HYC", "title": "Density tradeoffs of non-volatile memory as a replacement for SRAM based last level cache", "published_by": "2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture\u00a0\u2026, 2018", "authors": ["K Korgaonkar", "I Bhati", "H Liu", "J Gaur", "S Manipatruni", "S Subramoney", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2456018584829751750", "cited_by": 59.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:d1gkVwhDpl0C", "title": "The Implications of Shared Data Synchronization Techniques on {Multi-Core} Energy {Ef\ufb01ciency}", "published_by": "2012 Workshop on Power-Aware Computing and Systems (HotPower 12), 2012", "authors": ["A Gautham", "K Korgaonkar", "P Slpsk", "S Balachandran", "K Veezhinathan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14241758586689342300", "cited_by": 34.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:5nxA0vEk-isC", "title": "The Bitlet Model A Parameterized Analytical Model to Compare PIM and CPU Systems.", "published_by": "ACM Journal on Emerging Technologies in Computing Systems, 2021", "authors": ["SK Ronny Ronen", "Adi Eliahu", "Orian Leitersdorf", "Natan Peled", "Kunal Korgaonkar ..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7303204941724763617", "cited_by": 14.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:u-x6o8ySG0sC", "title": "Characterization of user\u2019s behavior variations for design of replayable mobile workloads", "published_by": "Mobile Computing, Applications, and Services: 7th International Conference\u00a0\u2026, 2015", "authors": ["S Patil", "Y Kim", "K Korgaonkar", "I Awwal", "TS Rosing"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2820042792252997955", "cited_by": 14.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:YsMSGLbcyi4C", "title": "Write congestion aware bypass for non-volatile memory, last level cache (LLC) dropping from write queue responsive to write queue being full and read queue threshold wherein\u00a0\u2026", "published_by": "US Patent 10,331,582, 2019", "authors": ["IS Bhati", "H Liu", "J Gaur", "K Korgaonkar", "S Manipatruni", "S Subramoney", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3301655580179523163", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:IjCSPb-OGe4C", "title": "Smart Communications for Power Consumption Information", "published_by": "US Patent App. 13/213,254, 2013", "authors": ["A Ambati", "KK Korgaonkar", "M Madhavan", "RV Polavarapu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6135240980660886136", "cited_by": 10.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:LkGwnXOMwfcC", "title": "Vorpal: Vector clock ordering for large persistent memory systems", "published_by": "Proceedings of the 2019 ACM Symposium on Principles of Distributed Computing\u00a0\u2026, 2019", "authors": ["K Korgaonkar", "J Izraelevitz", "J Zhao", "S Swanson"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6418794712631181246", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:9yKSN-GCB0IC", "title": "Incremental preparation of videos for delivery", "published_by": "US Patent 9,152,220, 2015", "authors": ["M Chetlur", "U Devi", "S Kalyanaraman", "R Kokku", "K Korgaonkar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6681813206640282990", "cited_by": 8.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:Se3iqnhoufwC", "title": "The Bitlet model: Defining a litmus test for the bitwise processing-in-memory paradigm", "published_by": "arXiv preprint arXiv:1910.10234, 2019", "authors": ["K Korgaonkar", "R Ronen", "A Chattopadhyay", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=286283990187560030", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:eQOLeE2rZwMC", "title": "Method and apparatus for reducing write congestion in non-volatile memory based last level caches", "published_by": "US Patent App. 15/475,197, 2018", "authors": ["KK Korgaonkar", "IS Bhati", "H Liu", "J Gaur", "S Manipatruni", "S Subramoney", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6674263425818461602", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:u5HHmVD_uO8C", "title": "Size-proportional signature sharing for transactional memory systems", "published_by": "FASPP workshop, 2012", "authors": ["K Korgaonkar", "K Garimella", "K Veezhinathan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1895575116552325375", "cited_by": 3.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:Tyk-4Ss8FVUC", "title": "Optimizing streaming of a group of videos", "published_by": "US Patent 9,060,205, 2015", "authors": ["V Arya", "M Chetlur", "P Dutta", "S Kalyanaraman", "KK Korgaonkar", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15725361154134619067", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:UebtZRa9Y70C", "title": "To cache or to bypass? A fine balance in the emerging memory technology era", "published_by": "NVM, 2019", "authors": ["K Korgaonkar", "I Bhati", "H Liu", "J Gaur", "S Manipatruni", "S Subramoney", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15721489019268077877", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:zYLM7Y9cAGgC", "title": "Reconstructing hardware transactional memory for workload optimized systems", "published_by": "Advanced Parallel Processing Technologies: 9th International Symposium, APPT\u00a0\u2026, 2011", "authors": ["K Korgaonkar", "P Jain", "D Tomar", "K Garimella", "V Kamakoti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10787782334897516003", "cited_by": 1.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:M3ejUd6NZC8C", "title": "A Data-Centric Approach for Analyzing Large-Scale Deep Learning Applications", "published_by": "Proceedings of the 24th International Conference on Distributed Computing\u00a0\u2026, 2023", "authors": ["SS Vineet", "NM Joseph", "K Korgaonkar", "A Paul"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:4TOpqqG69KYC", "title": "Characteristics of Deep Learning Workloads in Industry, Academic Institutions and National Laboratories", "published_by": "Proceedings of the 24th International Conference on Distributed Computing\u00a0\u2026, 2023", "authors": ["NM Joseph", "SS Vineet", "K Korgaonkar", "A Paul"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:ULOm3_A8WrAC", "title": "VLSI-SoC: Design Trends: 28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, Salt Lake City, UT, USA, October 6\u20139, 2020, Revised and\u00a0\u2026", "published_by": "Springer Nature, 2021", "authors": ["A Calimera", "PE Gaillardon", "K Korgaonkar", "S Kvatinsky", "R Reis"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:hqOjcs7Dif8C", "title": "The Bitlet Model", "published_by": "arXiv preprint arXiv:2107.10308, 2021", "authors": ["K Korgaonkar", "R Ronen", "A Chattopadhyay", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:MXK_kJrjxJIC", "title": "VLSI-SoC: Design Trends", "published_by": "Springer, IFIP Advances in Information and Communication Technology 621 (1), 2021", "authors": ["A. Calimera", "P.-E. Gaillardon", "K. Korgaonkar", "S. Kvatinsky", "R. Reis"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&citation_for_view=HZq-WzsAAAAJ:3fE2CSJIrl8C", "title": "A Deluge of Processing-in-Memory Frameworks and How Analytical Modeling Could Help!", "published_by": "Non Volatile Memory Workshop (NVMW), 2020", "authors": ["SK K. Korgaonkar", "R. Ronen", "A. Chattopadhyay"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&cstart=20&pagesize=80&citation_for_view=HZq-WzsAAAAJ:kNdYIx-mwKoC", "title": "The Bitlet Model: Defining a Litmus Test for the Bitwise Processing-in-Memory Paradigm", "published_by": "Compilers Architecture and Tools Conference (CATC), 2019", "authors": ["SK K. Korgaonkar", "R. Ronen", "A. Chattopadhyay"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&cstart=20&pagesize=80&citation_for_view=HZq-WzsAAAAJ:roLk4NBRz8UC", "title": "Building Scalable Architectures Using Emerging Memory Technologies", "published_by": "University of California, San Diego, 2019", "authors": ["KK Korgaonkar"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&cstart=20&pagesize=80&citation_for_view=HZq-WzsAAAAJ:UeHWp8X0CEIC", "title": "Optimizing streaming of a group of videos", "published_by": "US Patent 9,037,742, 2015", "authors": ["V Arya", "M Chetlur", "P Dutta", "S Kalyanaraman", "KK Korgaonkar", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&cstart=20&pagesize=80&citation_for_view=HZq-WzsAAAAJ:2osOgNQ5qMEC", "title": "Thread Synchronization: From Mutual Exclusion to Transactional Memory", "published_by": "IETE Technical Review 28 (4), 302-315, 2011", "authors": ["V Kamakoti", "K Korgaonkar"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&cstart=20&pagesize=80&citation_for_view=HZq-WzsAAAAJ:8k81kl-MbHgC", "title": "VLSI-SoC: Design Trends", "published_by": "Springer, IFIP Advances in Information and Communication Technology, 0", "authors": ["RR A. Calimera", "P.-E. Gaillardon", "K. Korgaonkar", "S. Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=HZq-WzsAAAAJ&cstart=20&pagesize=80&citation_for_view=HZq-WzsAAAAJ:0EnyYjriUFMC", "title": "Granular Computing: Blending Terabit Network with Terabyte Main Memories", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["174", "8", "6"], "Since 2018": ["126", "6", "4"]}, "chart": {"2013": 10, "2014": 6, "2015": 13, "2016": 10, "2017": 7, "2018": 11, "2019": 16, "2020": 15, "2021": 28, "2022": 33, "2023": 23}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=CFyEBQIAAAAJ&hl=en", "name": "Sasikanth Manipatruni", "ext": "Kepler/Intel/Cornell"}, {"link": "https://scholar.google.com/citations?user=Ly1WbocAAAAJ&hl=en", "name": "Steven Swanson", "ext": "University of California, San Diego"}, {"link": "https://scholar.google.com/citations?user=pfG0_pEAAAAJ&hl=en", "name": "Kamakoti Veezhinathan", "ext": "Professor, Department of Computer Science, IIT Madras"}, {"link": "https://scholar.google.com/citations?user=6KHkduEAAAAJ&hl=en", "name": "Shahar Kvatinsky", "ext": "Technion - Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?user=DdgLjsoAAAAJ&hl=en", "name": "Ronny Ronen", "ext": "Technion, Haifa, Israel; EE department"}, {"link": "https://scholar.google.com/citations?user=TIt4ggwAAAAJ&hl=en", "name": "Anupam Chattopadhyay", "ext": "Associate Professor, SCSE, SPMS, NTU, Singapore"}, {"link": "https://scholar.google.com/citations?user=RJCmtBcAAAAJ&hl=en", "name": "Shivkumar Kalyanaraman", "ext": "Microsoft India"}, {"link": "https://scholar.google.com/citations?user=CtbBVS4AAAAJ&hl=en", "name": "Malolan Chetlur", "ext": "Researcher IBM India"}, {"link": "https://scholar.google.com/citations?user=Z_yWP_8AAAAJ&hl=en", "name": "Shankar Balachandran", "ext": "Associate Professor, Computer Science and Engineering, Indian Institute of Technology Madras"}, {"link": "https://scholar.google.com/citations?user=jsHfhqgAAAAJ&hl=en", "name": "Yeseong Kim", "ext": "Assistant Professor, DGIST"}, {"link": "https://scholar.google.com/citations?user=3smyfesAAAAJ&hl=en", "name": "Tajana Simunic Rosing", "ext": "UCSD"}, {"link": "https://scholar.google.com/citations?user=MDuCskIAAAAJ&hl=en", "name": "Jishen Zhao", "ext": "Associate Professor at University of California, San Diego"}, {"link": "https://scholar.google.com/citations?user=CtQUnFUAAAAJ&hl=en", "name": "Joe Izraelevitz", "ext": "University of Colorado, Boulder"}, {"link": "https://scholar.google.com/citations?user=tmCI-SkAAAAJ&hl=en", "name": "Ravi Kokku", "ext": "Merlyn Mind Inc."}, {"link": "https://scholar.google.com/citations?user=yS8ebMIAAAAJ&hl=en", "name": "Partha Dutta", "ext": "LinkedIn"}, {"link": "https://scholar.google.com/citations?user=4beZlD0AAAAJ&hl=en", "name": "Jayesh Gaur", "ext": "Intel"}, {"link": "https://scholar.google.com/citations?user=iajcC0kAAAAJ&hl=en", "name": "George Kurian", "ext": "Google Inc"}], "interests": ["Computer Systems", "Data-Centric Systems", "Quantum-Classical Systems", "21st Century Education"], "link": "https://scholar.google.com/citations?hl=en&user=HZq-WzsAAAAJ", "name": "Kunal Korgaonkar", "affiliates": [], "last_updated": "2023/10/31 20:28"}