<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM9X25 Software Package: libraries/libboard_sam9xx5-ek/source/board_memories.c Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">ATSAM9X25 Software Package 1.0</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_a6ce0f6ec275ca8f912c9908441ecb7a.html">libraries</a>      </li>
      <li><a class="el" href="dir_657dd539b8b68081cf29d830d898973c.html">libboard_sam9xx5-ek</a>      </li>
      <li><a class="el" href="dir_f251c6a91891381e692b510a8e980476.html">source</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>board_memories.c</h1>  </div>
</div>
<div class="contents">
<a href="board__memories_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ----------------------------------------------------------------------------</span>
<a name="l00002"></a>00002 <span class="comment"> *         ATMEL Microcontroller Software Support </span>
<a name="l00003"></a>00003 <span class="comment"> * ----------------------------------------------------------------------------</span>
<a name="l00004"></a>00004 <span class="comment"> * Copyright (c) 2011, Atmel Corporation</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * All rights reserved.</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00009"></a>00009 <span class="comment"> * modification, are permitted provided that the following conditions are met:</span>
<a name="l00010"></a>00010 <span class="comment"> *</span>
<a name="l00011"></a>00011 <span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span>
<a name="l00012"></a>00012 <span class="comment"> * this list of conditions and the disclaimer below.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span>
<a name="l00015"></a>00015 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span>
<a name="l00018"></a>00018 <span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a name="l00019"></a>00019 <span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span>
<a name="l00020"></a>00020 <span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00021"></a>00021 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span>
<a name="l00023"></a>00023 <span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span>
<a name="l00024"></a>00024 <span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span>
<a name="l00025"></a>00025 <span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span>
<a name="l00026"></a>00026 <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> * ----------------------------------------------------------------------------</span>
<a name="l00028"></a>00028 <span class="comment"> */</span>
<a name="l00029"></a>00029 <span class="comment"></span>
<a name="l00030"></a>00030 <span class="comment">/** \addtogroup ddrd_module </span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> * The DDR/SDR SDRAM Controller (DDRSDRC) is a multiport memory controller. It comprises</span>
<a name="l00033"></a>00033 <span class="comment"> * four slave AHB interfaces. All simultaneous accesses (four independent AHB ports) are interleaved</span>
<a name="l00034"></a>00034 <span class="comment"> * to maximize memory bandwidth and minimize transaction latency due to SDRAM protocol.</span>
<a name="l00035"></a>00035 <span class="comment"> * </span>
<a name="l00036"></a>00036 <span class="comment"> * \section ddr2 Configures DDR2</span>
<a name="l00037"></a>00037 <span class="comment"> *</span>
<a name="l00038"></a>00038 <span class="comment"> * The DDR2-SDRAM devices are initialized by the following sequence:</span>
<a name="l00039"></a>00039 <span class="comment"> * &lt;ul&gt;</span>
<a name="l00040"></a>00040 <span class="comment"> * &lt;li&gt; EBI Chip Select 1 is assigned to the DDR2SDR Controller, Enable DDR2 clock x2 in PMC.&lt;/li&gt;</span>
<a name="l00041"></a>00041 <span class="comment"> * &lt;li&gt; Step 1: Program the memory device type&lt;/li&gt;</span>
<a name="l00042"></a>00042 <span class="comment"> * &lt;li&gt; Step 2:</span>
<a name="l00043"></a>00043 <span class="comment"> *  -# Program the features of DDR2-SDRAM device into the Configuration Register.</span>
<a name="l00044"></a>00044 <span class="comment"> *  -# Program the features of DDR2-SDRAM device into the Timing Register HDDRSDRC2_T0PR.</span>
<a name="l00045"></a>00045 <span class="comment"> *  -# Program the features of DDR2-SDRAM device into the Timing Register HDDRSDRC2_T1PR.</span>
<a name="l00046"></a>00046 <span class="comment"> *  -# Program the features of DDR2-SDRAM device into the Timing Register HDDRSDRC2_T2PR. &lt;/li&gt;</span>
<a name="l00047"></a>00047 <span class="comment"> * &lt;li&gt; Step 3: An NOP command is issued to the DDR2-SDRAM to enable clock. &lt;/li&gt;</span>
<a name="l00048"></a>00048 <span class="comment"> * &lt;li&gt; Step 4:  An NOP command is issued to the DDR2-SDRAM &lt;/li&gt;</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;li&gt; Step 5: An all banks precharge command is issued to the DDR2-SDRAM. &lt;/li&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> * &lt;li&gt; Step 6: An Extended Mode Register set (EMRS2) cycle is  issued to chose between commercialor high  temperature operations.&lt;/li&gt;</span>
<a name="l00051"></a>00051 <span class="comment"> * &lt;li&gt; Step 7: An Extended Mode Register set (EMRS3) cycle is issued to set all registers to 0. &lt;/li&gt;</span>
<a name="l00052"></a>00052 <span class="comment"> * &lt;li&gt; Step 8:  An Extended Mode Register set (EMRS1) cycle is issued to enable DLL.&lt;/li&gt;</span>
<a name="l00053"></a>00053 <span class="comment"> * &lt;li&gt; Step 9:  Program DLL field into the Configuration Register.&lt;/li&gt;</span>
<a name="l00054"></a>00054 <span class="comment"> * &lt;li&gt; Step 10: A Mode Register set (MRS) cycle is issued to reset DLL.&lt;/li&gt;</span>
<a name="l00055"></a>00055 <span class="comment"> * &lt;li&gt; Step 11: An all banks precharge command is issued to the DDR2-SDRAM.&lt;/li&gt;</span>
<a name="l00056"></a>00056 <span class="comment"> * &lt;li&gt; Step 12: Two auto-refresh (CBR) cycles are provided. Program the auto refresh command (CBR) into the Mode Register.&lt;/li&gt;</span>
<a name="l00057"></a>00057 <span class="comment"> * &lt;li&gt; Step 13: Program DLL field into the Configuration Register to low(Disable DLL reset).&lt;/li&gt;</span>
<a name="l00058"></a>00058 <span class="comment"> * &lt;li&gt; Step 14: A Mode Register set (MRS) cycle is issued to program the parameters of the DDR2-SDRAM devices.&lt;/li&gt;</span>
<a name="l00059"></a>00059 <span class="comment"> * &lt;li&gt; Step 15: Program OCD field into the Configuration Register to high (OCD calibration default). &lt;/li&gt;</span>
<a name="l00060"></a>00060 <span class="comment"> * &lt;li&gt; Step 16: An Extended Mode Register set (EMRS1) cycle is issued to OCD default value.&lt;/li&gt;</span>
<a name="l00061"></a>00061 <span class="comment"> * &lt;li&gt; Step 17: Program OCD field into the Configuration Register to low (OCD calibration mode exit).&lt;/li&gt;</span>
<a name="l00062"></a>00062 <span class="comment"> * &lt;li&gt; Step 18: An Extended Mode Register set (EMRS1) cycle is issued to enable OCD exit.&lt;/li&gt;</span>
<a name="l00063"></a>00063 <span class="comment"> * &lt;li&gt; Step 19,20: A mode Normal command is provided. Program the Normal mode into Mode Register.&lt;/li&gt;</span>
<a name="l00064"></a>00064 <span class="comment"> * &lt;li&gt; Step 21: Write the refresh rate into the count field in the Refresh Timer register. The DDR2-SDRAM device requires a refresh every 15.625 or 7.81. &lt;/li&gt;</span>
<a name="l00065"></a>00065 <span class="comment"> * &lt;/ul&gt;</span>
<a name="l00066"></a>00066 <span class="comment">*/</span><span class="comment"></span>
<a name="l00067"></a>00067 <span class="comment">/*@{*/</span><span class="comment"></span>
<a name="l00068"></a>00068 <span class="comment">/*@}*/</span>
<a name="l00069"></a>00069 <span class="comment"></span>
<a name="l00070"></a>00070 <span class="comment">/** \addtogroup sdram_module</span>
<a name="l00071"></a>00071 <span class="comment"> *</span>
<a name="l00072"></a>00072 <span class="comment"> * \section sdram Configures SDRAM</span>
<a name="l00073"></a>00073 <span class="comment"> *</span>
<a name="l00074"></a>00074 <span class="comment"> * The SDR-SDRAM devices are initialized by the following sequence:</span>
<a name="l00075"></a>00075 <span class="comment"> * &lt;ul&gt;</span>
<a name="l00076"></a>00076 <span class="comment"> * &lt;li&gt; EBI Chip Select 1 is assigned to the DDR2SDR Controller, Enable DDR2 clock x2 in PMC.&lt;/li&gt;</span>
<a name="l00077"></a>00077 <span class="comment"> * &lt;li&gt; Step 1. Program the memory device type into the Memory Device Register&lt;/li&gt;</span>
<a name="l00078"></a>00078 <span class="comment"> * &lt;li&gt; Step 2. Program the features of the SDR-SDRAM device into the Timing Register and into the Configuration Register.&lt;/li&gt;</span>
<a name="l00079"></a>00079 <span class="comment"> * &lt;li&gt; Step 3. For low-power SDRAM, temperature-compensated self refresh (TCSR), drive strength (DS) and partial array self refresh (PASR) must be set in the Low-power Register.&lt;/li&gt;</span>
<a name="l00080"></a>00080 <span class="comment"> * &lt;li&gt; Step 4. A NOP command is issued to the SDR-SDRAM. Program NOP command into Mode Register, the application must </span>
<a name="l00081"></a>00081 <span class="comment"> * set Mode to 1 in the Mode Register. Perform a write access to any SDR-SDRAM address to acknowledge this command. </span>
<a name="l00082"></a>00082 <span class="comment"> * Now the clock which drives SDR-SDRAM device is enabled.&lt;/li&gt;</span>
<a name="l00083"></a>00083 <span class="comment"> * &lt;li&gt; Step 5. An all banks precharge command is issued to the SDR-SDRAM. Program all banks precharge command into Mode Register, the application must set Mode to 2 in the</span>
<a name="l00084"></a>00084 <span class="comment"> * Mode Register . Perform a write access to any SDRSDRAM address to acknowledge this command.&lt;/li&gt;</span>
<a name="l00085"></a>00085 <span class="comment"> * &lt;li&gt; Step 6. Eight auto-refresh (CBR) cycles are provided. Program the auto refresh command (CBR) into Mode Register, the application must set Mode to 4 in the Mode Register.</span>
<a name="l00086"></a>00086 <span class="comment"> * Once in the idle state, two AUTO REFRESH cycles must be performed.&lt;/li&gt;</span>
<a name="l00087"></a>00087 <span class="comment"> * &lt;li&gt; Step 7. A Mode Register set (MRS) cycle is issued to program the parameters of the SDRSDRAM</span>
<a name="l00088"></a>00088 <span class="comment"> * devices, in particular CAS latency and burst length. &lt;/li&gt;</span>
<a name="l00089"></a>00089 <span class="comment"> * &lt;li&gt; Step 8. For low-power SDR-SDRAM initialization, an Extended Mode Register set (EMRS) cycle is issued to program the SDR-SDRAM parameters (TCSR, PASR, DS). The write</span>
<a name="l00090"></a>00090 <span class="comment"> * address must be chosen so that BA[1] is set to 1 and BA[0] is set to 0 &lt;/li&gt;</span>
<a name="l00091"></a>00091 <span class="comment"> * &lt;li&gt; Step 9. The application must go into Normal Mode, setting Mode to 0 in the Mode Register and perform a write access at any location in the SDRAM to acknowledge this command.&lt;/li&gt;</span>
<a name="l00092"></a>00092 <span class="comment"> * &lt;li&gt; Step 10. Write the refresh rate into the count field in the DDRSDRC Refresh Timer register &lt;/li&gt;</span>
<a name="l00093"></a>00093 <span class="comment">* &lt;/ul&gt;</span>
<a name="l00094"></a>00094 <span class="comment">*/</span><span class="comment"></span>
<a name="l00095"></a>00095 <span class="comment">/*@{*/</span><span class="comment"></span>
<a name="l00096"></a>00096 <span class="comment">/*@}*/</span>
<a name="l00097"></a>00097 
<a name="l00098"></a>00098  
<a name="l00099"></a>00099  <span class="comment"></span>
<a name="l00100"></a>00100 <span class="comment">/**</span>
<a name="l00101"></a>00101 <span class="comment"> * \file</span>
<a name="l00102"></a>00102 <span class="comment"> *</span>
<a name="l00103"></a>00103 <span class="comment"> * Implementation of memories configuration on board.</span>
<a name="l00104"></a>00104 <span class="comment"> *</span>
<a name="l00105"></a>00105 <span class="comment"> */</span>
<a name="l00106"></a>00106 
<a name="l00107"></a>00107  
<a name="l00108"></a>00108 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00109"></a>00109 <span class="comment"> *        Headers</span>
<a name="l00110"></a>00110 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00111"></a>00111 <span class="preprocessor">#include &quot;<a class="code" href="board_8h.html">board.h</a>&quot;</span>
<a name="l00112"></a>00112 
<a name="l00113"></a>00113 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00114"></a>00114 <span class="comment"> *        Definiation</span>
<a name="l00115"></a>00115 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00116"></a>00116  
<a name="l00117"></a>00117 <span class="preprocessor">#define DDR2_SDRAM      0x06</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define NC_DDR10_SDR9   0x01</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define NR_ROW_BIT_12   0x01</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define NR_ROW_BIT_13   0x02</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define SDR_SDRAM       0x01</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00123"></a>00123 <span class="preprocessor">#define DDRC2_MODE_NORMAL_CMD       (0x0) // (HDDRSDRC2) Normal Mode</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define DDRC2_MODE_NOP_CMD          (0x1) // (HDDRSDRC2) Issue a NOP Command at every access</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define DDRC2_MODE_PRCGALL_CMD      (0x2) // (HDDRSDRC2) Issue a All Banks Precharge Command at every access</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define DDRC2_MODE_LMR_CMD          (0x3) // (HDDRSDRC2) Issue a Load Mode Register at every access</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define DDRC2_MODE_RFSH_CMD         (0x4) // (HDDRSDRC2) Issue a Refresh</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define DDRC2_MODE_EXT_LMR_CMD      (0x5) // (HDDRSDRC2) Issue an Extended Load Mode Register</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define DDRC2_MODE_DEEP_CMD         (0x6) // (HDDRSDRC2) Enter Deep Power Mode</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define DDRC2_MODE_Reserved         (0x7) // (HDDRSDRC2) Reserved value</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a>00132 <span class="preprocessor">#define ADDR_CCFG_EBICSA  (uint32_t *)(0xFFFFDE00 + 0x120)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>
<a name="l00134"></a>00134 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00135"></a>00135 <span class="comment"> *        Exported functions</span>
<a name="l00136"></a>00136 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00137"></a>00137 <span class="comment"></span>
<a name="l00138"></a>00138 <span class="comment">/**</span>
<a name="l00139"></a>00139 <span class="comment"> * \brief Changes the mapping of the chip so that the remap area mirrors the</span>
<a name="l00140"></a>00140 <span class="comment"> * internal ROM or the EBI CS0.</span>
<a name="l00141"></a>00141 <span class="comment"> */</span>
<a name="l00142"></a><a class="code" href="board__memories_8c.html#acc86caf951dffa9ce272bab521e27523">00142</a> <span class="keywordtype">void</span> <a class="code" href="board__memories_8h.html#acc86caf951dffa9ce272bab521e27523" title="Changes the mapping of the chip so that the remap area mirrors the internal ROM or the EBI CS0...">BOARD_RemapRom</a>( <span class="keywordtype">void</span> )
<a name="l00143"></a>00143 {
<a name="l00144"></a>00144     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gaf1d98fb728b5c7300f80dd782702d1dd" title="(MATRIX ) Base Address">MATRIX</a>-&gt;MATRIX_MRCR = 0;
<a name="l00145"></a>00145 }
<a name="l00146"></a>00146 <span class="comment"></span>
<a name="l00147"></a>00147 <span class="comment">/**</span>
<a name="l00148"></a>00148 <span class="comment"> * \brief Changes the mapping of the chip so that the remap area mirrors the</span>
<a name="l00149"></a>00149 <span class="comment"> * internal RAM.</span>
<a name="l00150"></a>00150 <span class="comment"> */</span>
<a name="l00151"></a>00151 
<a name="l00152"></a><a class="code" href="board__memories_8c.html#afbcc3953498d2182c0bc43d59f23797b">00152</a> <span class="keywordtype">void</span> <a class="code" href="board__memories_8h.html#afbcc3953498d2182c0bc43d59f23797b" title="Changes the mapping of the chip so that the remap area mirrors the internal RAM.">BOARD_RemapRam</a>( <span class="keywordtype">void</span> )
<a name="l00153"></a>00153 {
<a name="l00154"></a>00154     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gaf1d98fb728b5c7300f80dd782702d1dd" title="(MATRIX ) Base Address">MATRIX</a>-&gt;MATRIX_MRCR = <a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gaae81f6942c9b24e74a314efd1d72386a" title="(MATRIX_MRCR) Remap Command Bit for Master 0">MATRIX_MRCR_RCB0</a> | MATRIX_MRCR_RCB1;
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 <span class="comment"></span>
<a name="l00157"></a>00157 <span class="comment">/**</span>
<a name="l00158"></a>00158 <span class="comment"> * \brief Initialize Vdd EBI drive</span>
<a name="l00159"></a>00159 <span class="comment"> * \param 0: 1.8V 1: 3.3V</span>
<a name="l00160"></a>00160 <span class="comment"> */</span>
<a name="l00161"></a><a class="code" href="board__memories_8c.html#a3092caf78496faa9d298f041edce0a75">00161</a> <span class="keywordtype">void</span> <a class="code" href="board__memories_8h.html#a3092caf78496faa9d298f041edce0a75" title="Initialize Vdd EBI drive.">BOARD_ConfigureVddMemSel</a>( uint8_t VddMemSel )
<a name="l00162"></a>00162 {
<a name="l00163"></a>00163 
<a name="l00164"></a>00164     <span class="keywordflow">if</span> (VddMemSel == 1) {
<a name="l00165"></a>00165          *ADDR_CCFG_EBICSA |=  (1u &lt;&lt; 16);
<a name="l00166"></a>00166          *ADDR_CCFG_EBICSA &amp;= ~(1u &lt;&lt; 17);
<a name="l00167"></a>00167     }
<a name="l00168"></a>00168     <span class="keywordflow">else</span> {
<a name="l00169"></a>00169          *ADDR_CCFG_EBICSA &amp;= ~(1u &lt;&lt; 16);
<a name="l00170"></a>00170          *ADDR_CCFG_EBICSA &amp;= ~(1u &lt;&lt; 17);
<a name="l00171"></a>00171     }
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173  <span class="comment"></span>
<a name="l00174"></a>00174 <span class="comment">/**</span>
<a name="l00175"></a>00175 <span class="comment"> * \brief Configures DDR2 (MT47H64M16HR-3 128MB)</span>
<a name="l00176"></a>00176 <span class="comment"> MT47H64M16HR : 8 Meg x 16 x 8 banks</span>
<a name="l00177"></a>00177 <span class="comment"> Refresh count: 8K</span>
<a name="l00178"></a>00178 <span class="comment"> Row address: A[12:0] (8K)</span>
<a name="l00179"></a>00179 <span class="comment"> Column address A[9:0] (1K)</span>
<a name="l00180"></a>00180 <span class="comment"> Bank address BA[2:0] a(24,25) (8) </span>
<a name="l00181"></a>00181 <span class="comment"> */</span>
<a name="l00182"></a>00182 
<a name="l00183"></a><a class="code" href="board__memories_8c.html#af8e524a86577b87d2c02a4d1c3f89d51">00183</a> <span class="keywordtype">void</span> <a class="code" href="board__memories_8h.html#af8e524a86577b87d2c02a4d1c3f89d51" title="Configures DDR2 (MT47H64M16HR-3 128MB) MT47H64M16HR : 8 Meg x 16 x 8 banks Refresh count: 8K Row addr...">BOARD_ConfigureDdram</a>( <span class="keywordtype">void</span> )
<a name="l00184"></a>00184 {
<a name="l00185"></a>00185 <span class="preprocessor">#if 1</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>    <span class="keyword">volatile</span> uint8_t *pDdr = (uint8_t *) <a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gab69c6595da33615fbf71ef89100222a1">EBI_DDRSDRC_ADDR</a>;
<a name="l00187"></a>00187     uint32_t i;
<a name="l00188"></a>00188     <span class="keyword">volatile</span> uint32_t cr = 0;
<a name="l00189"></a>00189 
<a name="l00190"></a>00190  
<a name="l00191"></a>00191     *ADDR_CCFG_EBICSA = 0x01020002; <span class="comment">/* EBI Chip Select 1 is assigned to the DDR2SDR Controller */</span>
<a name="l00192"></a>00192 
<a name="l00193"></a>00193     <span class="comment">/* Enable DDR2 clock x2 in PMC */</span>
<a name="l00194"></a>00194     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SCER = PMC_SCER_DDRCK;
<a name="l00195"></a>00195     
<a name="l00196"></a>00196     <span class="comment">/* Disable anticipated read */</span>
<a name="l00197"></a>00197     i = <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_HS;
<a name="l00198"></a>00198     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_HS = i | DDRSDRC_HS_DIS_ANTICIP_READ;
<a name="l00199"></a>00199 
<a name="l00200"></a>00200     <span class="comment">/* Step 1: Program the memory device type */</span>
<a name="l00201"></a>00201 
<a name="l00202"></a>00202     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MD = DDRSDRC_MD_MD(DDR2_SDRAM) | DDRSDRC_MD_DBW;
<a name="l00203"></a>00203 
<a name="l00204"></a>00204     <span class="comment">/* Step 2:</span>
<a name="l00205"></a>00205 <span class="comment">       1. Program the features of DDR2-SDRAM device into the Configuration Register.</span>
<a name="l00206"></a>00206 <span class="comment">       2. Program the features of DDR2-SDRAM device into the Timing Register HDDRSDRC2_T0PR.</span>
<a name="l00207"></a>00207 <span class="comment">       3. Program the features of DDR2-SDRAM device into the Timing Register HDDRSDRC2_T1PR.</span>
<a name="l00208"></a>00208 <span class="comment">       4. Program the features of DDR2-SDRAM device into the Timing Register HDDRSDRC2_T2PR. */</span>
<a name="l00209"></a>00209 
<a name="l00210"></a>00210     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_CR = DDRSDRC_CR_NC(NC_DDR10_SDR9)  <span class="comment">// 10 column bits (1K) /</span>
<a name="l00211"></a>00211                         | DDRSDRC_CR_NR(NR_ROW_BIT_13)  <span class="comment">// 13 row bits    (8K)</span>
<a name="l00212"></a>00212                         | DDRSDRC_CR_CAS(3)             <span class="comment">// CAS Latency 3</span>
<a name="l00213"></a>00213                         | (0x1 &lt;&lt; 20);                  <span class="comment">// (DDRSDRC) DDR2 8 bank</span>
<a name="l00214"></a>00214 
<a name="l00215"></a>00215     <span class="comment">/* assume timings for 7.5ns min clock period */</span>
<a name="l00216"></a>00216 
<a name="l00217"></a>00217     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_TPR0 = DDRSDRC_TPR0_TRAS(6)    <span class="comment">//  6 * 7.5 = 45 ns</span>
<a name="l00218"></a>00218                           | DDRSDRC_TPR0_TRCD(2)    <span class="comment">//  2 * 7.5 = 15 ns</span>
<a name="l00219"></a>00219                           | DDRSDRC_TPR0_TWR(2)     <span class="comment">//  2 * 7.5 = 15 ns</span>
<a name="l00220"></a>00220                           | DDRSDRC_TPR0_TRC(8)     <span class="comment">//  8 * 7.5 = 60 ns</span>
<a name="l00221"></a>00221                           | DDRSDRC_TPR0_TRP(2)     <span class="comment">//  2 * 7.5 = 15 ns</span>
<a name="l00222"></a>00222                           | DDRSDRC_TPR0_TRRD(2)    <span class="comment">//  2 * 7.5 = 15 ns</span>
<a name="l00223"></a>00223                           | DDRSDRC_TPR0_TWTR(1)    <span class="comment">//  2 clock cycle</span>
<a name="l00224"></a>00224                           | DDRSDRC_TPR0_TMRD(2);   <span class="comment">//  2 clock cycles</span>
<a name="l00225"></a>00225 
<a name="l00226"></a>00226     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_TPR1 = DDRSDRC_TPR1_TRFC(18)   <span class="comment">// 18 * 7.5 = 135 ns (min 127.5 ns for 1Gb DDR)</span>
<a name="l00227"></a>00227                           | DDRSDRC_TPR1_TXSNR(19)  <span class="comment">// 19 * 7.5 &gt; 142.5ns TXSNR: Exit self refresh delay to non read command</span>
<a name="l00228"></a>00228                           | DDRSDRC_TPR1_TXSRD(200) <span class="comment">// min 200 clock cycles, TXSRD: Exit self refresh delay to Read command</span>
<a name="l00229"></a>00229                           | DDRSDRC_TPR1_TXP(2);    <span class="comment">//  2 * 7.5 = 15 ns</span>
<a name="l00230"></a>00230 
<a name="l00231"></a>00231     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_TPR2 = DDRSDRC_TPR2_TXARD(2)   <span class="comment">//  min 2 clock cycles</span>
<a name="l00232"></a>00232                           | DDRSDRC_TPR2_TXARDS(7)  <span class="comment">//  min 7 clock cycles</span>
<a name="l00233"></a>00233                           | DDRSDRC_TPR2_TRPA(3)    <span class="comment">//  min 18ns</span>
<a name="l00234"></a>00234                           | DDRSDRC_TPR2_TRTP(1) ;  <span class="comment">//  2 * 7.5 = 15 ns (min 7.5ns)</span>
<a name="l00235"></a>00235 
<a name="l00236"></a>00236     <span class="comment">/* Step 3: An NOP command is issued to the DDR2-SDRAM to enable clock. */</span>
<a name="l00237"></a>00237     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_NOP_CMD);
<a name="l00238"></a>00238     <span class="comment">/* Perform a write access to any DDR2-SDRAM address to acknowledge this command.*/</span>
<a name="l00239"></a>00239     *pDdr = 0;  <span class="comment">/* Now clocks which drive DDR2-SDRAM device are enabled.*/</span>
<a name="l00240"></a>00240     <span class="comment">/* A minimum pause of 200 ¦Ìs is provided to precede any signal toggle. (6 core cycles per iteration, core is at 396MHz: min 13200 loops) */</span>
<a name="l00241"></a>00241     <span class="keywordflow">for</span> (i = 0; i &lt; 13300; i++) {
<a name="l00242"></a>00242         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00243"></a>00243     }
<a name="l00244"></a>00244 
<a name="l00245"></a>00245     <span class="comment">/* Step 4:  An NOP command is issued to the DDR2-SDRAM */</span>
<a name="l00246"></a>00246     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_NOP_CMD);
<a name="l00247"></a>00247     <span class="comment">/* Perform a write access to any DDR2-SDRAM address to acknowledge this command.*/</span>
<a name="l00248"></a>00248     *pDdr = 0; <span class="comment">/* Now CKE is driven high.*/</span>
<a name="l00249"></a>00249     <span class="comment">/* wait 400 ns min */</span>
<a name="l00250"></a>00250     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00251"></a>00251         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00252"></a>00252     }
<a name="l00253"></a>00253 
<a name="l00254"></a>00254     <span class="comment">/* Step 5: An all banks precharge command is issued to the DDR2-SDRAM. */</span>
<a name="l00255"></a>00255     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_PRCGALL_CMD);
<a name="l00256"></a>00256     <span class="comment">/* Perform a write access to any DDR2-SDRAM address to acknowledge this command.*/</span>
<a name="l00257"></a>00257     *pDdr = 0;
<a name="l00258"></a>00258     <span class="comment">/* wait 400 ns min */</span>
<a name="l00259"></a>00259     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00260"></a>00260         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00261"></a>00261     }
<a name="l00262"></a>00262 
<a name="l00263"></a>00263     <span class="comment">/* Step 6: An Extended Mode Register set (EMRS2) cycle is  issued to chose between commercialor high  temperature operations. */</span>
<a name="l00264"></a>00264     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_EXT_LMR_CMD);
<a name="l00265"></a>00265      *((uint8_t *)(pDdr + 0x2000000)) = 0; <span class="comment">/* The write address must be chosen so that BA[1] is set to 1 and BA[0] is set to 0. */</span>
<a name="l00266"></a>00266     <span class="comment">/* wait 2 cycles min */</span>
<a name="l00267"></a>00267     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00268"></a>00268         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00269"></a>00269     }
<a name="l00270"></a>00270 
<a name="l00271"></a>00271     <span class="comment">/* Step 7: An Extended Mode Register set (EMRS3) cycle is issued to set all registers to 0. */</span>
<a name="l00272"></a>00272     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_EXT_LMR_CMD);
<a name="l00273"></a>00273     *((uint8_t *)(pDdr + 0x3000000)) = 0;  <span class="comment">/* The write address must be chosen so that BA[1] is set to 1 and BA[0] is set to 1.*/</span>
<a name="l00274"></a>00274     <span class="comment">/* wait 2 cycles min */</span>
<a name="l00275"></a>00275     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00276"></a>00276         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00277"></a>00277     }
<a name="l00278"></a>00278 
<a name="l00279"></a>00279     <span class="comment">/* Step 8:  An Extended Mode Register set (EMRS1) cycle is issued to enable DLL. */</span>
<a name="l00280"></a>00280     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_EXT_LMR_CMD);
<a name="l00281"></a>00281     *((uint8_t *)(pDdr + 0x1000000)) = 0;  <span class="comment">/* The write address must be chosen so that BA[1] is set to 0 and BA[0] is set to 1. */</span>
<a name="l00282"></a>00282     <span class="comment">/* An additional 200 cycles of clock are required for locking DLL */</span>
<a name="l00283"></a>00283     <span class="keywordflow">for</span> (i = 0; i &lt; 10000; i++) {
<a name="l00284"></a>00284         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00285"></a>00285     }
<a name="l00286"></a>00286 
<a name="l00287"></a>00287     <span class="comment">/* Step 9:  Program DLL field into the Configuration Register.*/</span>
<a name="l00288"></a>00288     cr = <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_CR;
<a name="l00289"></a>00289     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_CR = cr |  DDRSDRC_CR_DLL;
<a name="l00290"></a>00290 
<a name="l00291"></a>00291     <span class="comment">/* Step 10: A Mode Register set (MRS) cycle is issued to reset DLL. */</span>
<a name="l00292"></a>00292     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_LMR_CMD);
<a name="l00293"></a>00293     *(pDdr) = 0;  <span class="comment">/* The write address must be chosen so that BA[1:0] bits are set to 0. */</span>
<a name="l00294"></a>00294     <span class="comment">/* wait 2 cycles min */</span>
<a name="l00295"></a>00295     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00296"></a>00296         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00297"></a>00297     }
<a name="l00298"></a>00298 
<a name="l00299"></a>00299     <span class="comment">/* Step 11: An all banks precharge command is issued to the DDR2-SDRAM. */</span>
<a name="l00300"></a>00300     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_PRCGALL_CMD);
<a name="l00301"></a>00301     *(pDdr) = 0;  <span class="comment">/* Perform a write access to any DDR2-SDRAM address to acknowledge this command */</span>
<a name="l00302"></a>00302     <span class="comment">/* wait 2 cycles min */</span>
<a name="l00303"></a>00303     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00304"></a>00304         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00305"></a>00305     }
<a name="l00306"></a>00306 
<a name="l00307"></a>00307     <span class="comment">/* Step 12: Two auto-refresh (CBR) cycles are provided. Program the auto refresh command (CBR) into the Mode Register. */</span>
<a name="l00308"></a>00308     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_RFSH_CMD);
<a name="l00309"></a>00309     *(pDdr) = 0;  <span class="comment">/* Perform a write access to any DDR2-SDRAM address to acknowledge this command */</span>
<a name="l00310"></a>00310     <span class="comment">/* wait 2 cycles min */</span>
<a name="l00311"></a>00311     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00312"></a>00312         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00313"></a>00313     }
<a name="l00314"></a>00314     <span class="comment">/* Configure 2nd CBR. */</span>
<a name="l00315"></a>00315     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_RFSH_CMD);
<a name="l00316"></a>00316     *(pDdr) = 0;  <span class="comment">/* Perform a write access to any DDR2-SDRAM address to acknowledge this command */</span>
<a name="l00317"></a>00317     <span class="comment">/* wait 2 cycles min */</span>
<a name="l00318"></a>00318     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00319"></a>00319         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00320"></a>00320     }
<a name="l00321"></a>00321 
<a name="l00322"></a>00322     <span class="comment">/* Step 13: Program DLL field into the Configuration Register to low(Disable DLL reset). */</span>
<a name="l00323"></a>00323     cr = <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_CR;
<a name="l00324"></a>00324     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_CR = cr &amp; (~DDRSDRC_CR_DLL);
<a name="l00325"></a>00325 
<a name="l00326"></a>00326     <span class="comment">/* Step 14: A Mode Register set (MRS) cycle is issued to program the parameters of the DDR2-SDRAM devices. */</span>
<a name="l00327"></a>00327     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_LMR_CMD);
<a name="l00328"></a>00328     *(pDdr) = 0;  <span class="comment">/* The write address must be chosen so that BA[1:0] are set to 0. */</span>
<a name="l00329"></a>00329     <span class="comment">/* wait 2 cycles min */</span>
<a name="l00330"></a>00330     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00331"></a>00331         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00332"></a>00332     }
<a name="l00333"></a>00333    
<a name="l00334"></a>00334     <span class="comment">/* Step 15: Program OCD field into the Configuration Register to high (OCD calibration default). */</span>
<a name="l00335"></a>00335     cr = <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_CR;
<a name="l00336"></a>00336     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_CR = cr | DDRSDRC_CR_OCD(0x07);
<a name="l00337"></a>00337 
<a name="l00338"></a>00338     <span class="comment">/* Step 16: An Extended Mode Register set (EMRS1) cycle is issued to OCD default value. */</span>
<a name="l00339"></a>00339     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_EXT_LMR_CMD);
<a name="l00340"></a>00340     *((uint8_t *)(pDdr + 0x1000000)) = 0;  <span class="comment">/* The write address must be chosen so that BA[1] is set to 0 and BA[0] is set to 1.*/</span>
<a name="l00341"></a>00341     <span class="comment">/* wait 2 cycles min */</span>
<a name="l00342"></a>00342     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00343"></a>00343         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00344"></a>00344     }
<a name="l00345"></a>00345 
<a name="l00346"></a>00346     <span class="comment">/* Step 17: Program OCD field into the Configuration Register to low (OCD calibration mode exit). */</span>
<a name="l00347"></a>00347     cr = <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_CR;
<a name="l00348"></a>00348     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_CR = cr &amp; (~DDRSDRC_CR_OCD(0x00));
<a name="l00349"></a>00349 
<a name="l00350"></a>00350     <span class="comment">/* Step 18: An Extended Mode Register set (EMRS1) cycle is issued to enable OCD exit.*/</span>
<a name="l00351"></a>00351     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_EXT_LMR_CMD);
<a name="l00352"></a>00352     *((uint8_t *)(pDdr + 0x1000000)) = 0;  <span class="comment">/* The write address must be chosen so that BA[1] is set to 0 and BA[0] is set to 1.*/</span>
<a name="l00353"></a>00353     <span class="comment">/* wait 2 cycles min */</span>
<a name="l00354"></a>00354     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00355"></a>00355         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00356"></a>00356     }
<a name="l00357"></a>00357 
<a name="l00358"></a>00358     <span class="comment">/* Step 19,20: A mode Normal command is provided. Program the Normal mode into Mode Register. */</span>
<a name="l00359"></a>00359     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_NORMAL_CMD);       
<a name="l00360"></a>00360     *(pDdr) = 0;
<a name="l00361"></a>00361 
<a name="l00362"></a>00362     <span class="comment">/* Step 21: Write the refresh rate into the count field in the Refresh Timer register. The DDR2-SDRAM device requires a refresh every 15.625 ¦Ìs or 7.81 ¦Ìs. </span>
<a name="l00363"></a>00363 <span class="comment">    With a 100MHz frequency, the refresh timer count register must to be set with (15.625 /100 MHz) = 1562 i.e. 0x061A or (7.81 /100MHz) = 781 i.e. 0x030d. */</span>
<a name="l00364"></a>00364 
<a name="l00365"></a>00365     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_RTR = DDRSDRC_RTR_COUNT(0x00000411); <span class="comment">/* Set Refresh timer 7.8125 us*/</span>
<a name="l00366"></a>00366     <span class="comment">/* Read optimization&quot; shall be un-selected on this revision. */</span>
<a name="l00367"></a>00367     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_HS = 0x04;
<a name="l00368"></a>00368     <span class="comment">/* OK now we are ready to work on the DDRSDR */</span>
<a name="l00369"></a>00369     <span class="comment">/* wait for end of calibration */</span>
<a name="l00370"></a>00370     <span class="keywordflow">for</span> (i = 0; i &lt; 500; i++) {
<a name="l00371"></a>00371         <span class="keyword">asm</span>(<span class="stringliteral">&quot;    nop&quot;</span>);
<a name="l00372"></a>00372     }
<a name="l00373"></a>00373 <span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span>}
<a name="l00375"></a>00375 
<a name="l00376"></a>00376 <span class="comment"></span>
<a name="l00377"></a>00377 <span class="comment">/**</span>
<a name="l00378"></a>00378 <span class="comment"> * \brief Configures the EBI for Sdram (LPSDR Micron MT48H8M16) access.</span>
<a name="l00379"></a>00379 <span class="comment"> */</span>
<a name="l00380"></a><a class="code" href="board__memories_8c.html#a0e0e3f4ee2328faeb9f45c5fc591f8de">00380</a> <span class="keywordtype">void</span> <a class="code" href="board__memories_8h.html#a0e0e3f4ee2328faeb9f45c5fc591f8de" title="Configures the EBI for Sdram (LPSDR Micron MT48H8M16) access.">BOARD_ConfigureSdram</a>( <span class="keywordtype">void</span> )
<a name="l00381"></a>00381 {
<a name="l00382"></a>00382     <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="struct_pin.html">Pin</a> pinsSdram[] = {<a class="code" href="board_8h.html#a1ad8085deb960d2a5dd21169fc421a27">EBI_SDRAM_PINS</a>};
<a name="l00383"></a>00383     uint32_t i;
<a name="l00384"></a>00384 
<a name="l00385"></a>00385     <span class="comment">/* Configure PIO */</span>
<a name="l00386"></a>00386     <a class="code" href="pio_8h.html#a1bb66b931fa38004c2178936c269fa76" title="Configures a list of Pin instances, each of which can either hold a single pin or a group of pins...">PIO_Configure</a>(pinsSdram, 1);
<a name="l00387"></a>00387 
<a name="l00388"></a>00388     *ADDR_CCFG_EBICSA = 0x00020102; <span class="comment">/* EBI Chip Select 1 is assigned to the DDR2SDR Controller */</span>
<a name="l00389"></a>00389 
<a name="l00390"></a>00390     <span class="comment">/* Enable DDR2 clock x2 in PMC */</span>
<a name="l00391"></a>00391     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SCER = PMC_SCER_DDRCK;
<a name="l00392"></a>00392 
<a name="l00393"></a>00393     <span class="comment">/* The initialization sequence is generated by software. </span>
<a name="l00394"></a>00394 <span class="comment">    The low-power DDR1-SDRAM devices are initialized by the following sequence: */</span>
<a name="l00395"></a>00395 
<a name="l00396"></a>00396     <span class="comment">/* Step 1. Program the memory device type into the Memory Device Register */</span>
<a name="l00397"></a>00397     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MD = DDRSDRC_MD_MD(SDR_SDRAM);  
<a name="l00398"></a>00398   
<a name="l00399"></a>00399     <span class="comment">/* 2. Program the features of the SDR-SDRAM device into the Timing Register , </span>
<a name="l00400"></a>00400 <span class="comment">    and into the Configuration Register.*/</span>
<a name="l00401"></a>00401      <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_CR = DDRSDRC_CR_NC(NC_DDR10_SDR9)  <span class="comment">// 9 column bits </span>
<a name="l00402"></a>00402                         | DDRSDRC_CR_NR(NR_ROW_BIT_12)   <span class="comment">// 12 row bits (4K)</span>
<a name="l00403"></a>00403                         | DDRSDRC_CR_CAS(3)              <span class="comment">// CAS Latency 3</span>
<a name="l00404"></a>00404                         | <a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gae96538f1f9351c7aae9b2608f5b5d23d" title="(DDRSDRC_CR) Disable DLL">DDRSDRC_CR_DIS_DLL</a> 
<a name="l00405"></a>00405                         | <a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gac7f3bd6e917b542838efa0d666b8899d" title="(DDRSDRC_CR) Output Driver Impedance Control">DDRSDRC_CR_DS</a>
<a name="l00406"></a>00406                         | (0x0 &lt;&lt; 20);                   <span class="comment">// (DDRSDRC) 4 bank</span>
<a name="l00407"></a>00407 
<a name="l00408"></a>00408     <span class="comment">/* assume timings for 7.5ns min clock period */</span>
<a name="l00409"></a>00409 
<a name="l00410"></a>00410     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_TPR0 = DDRSDRC_TPR0_TRAS(6)    <span class="comment">//  6 * 7.5 = 45 ns ( min 45ns)</span>
<a name="l00411"></a>00411                           | DDRSDRC_TPR0_TRCD(4)    <span class="comment">//  4 * 7.5 = 30 ns (min 19.2 ns)</span>
<a name="l00412"></a>00412                           | DDRSDRC_TPR0_TWR(3)     <span class="comment">//  3 * 7.5 = 22.5 ns (min 15 ns)</span>
<a name="l00413"></a>00413                           | DDRSDRC_TPR0_TRC(10)    <span class="comment">//  10 * 7.5 = 75 ns (min 67.5 ns)</span>
<a name="l00414"></a>00414                           | DDRSDRC_TPR0_TRP(4)     <span class="comment">//  4 * 7.5 = 30 ns (min 19.2 ns)</span>
<a name="l00415"></a>00415                           | DDRSDRC_TPR0_TRRD(3)    <span class="comment">//  3 * 7.5 = 22.5 ns (min 15 ns)</span>
<a name="l00416"></a>00416                           | DDRSDRC_TPR0_TWTR(2)    <span class="comment">//  2 clock cycle</span>
<a name="l00417"></a>00417                           | DDRSDRC_TPR0_TMRD(3);   <span class="comment">//  3 clock cycles</span>
<a name="l00418"></a>00418 
<a name="l00419"></a>00419     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_TPR1 = DDRSDRC_TPR1_TRFC(11)   <span class="comment">// 11 * 7.5 = 82.5 ns (min 75 ns)</span>
<a name="l00420"></a>00420                           | DDRSDRC_TPR1_TXSNR(0)   <span class="comment">//  This field is unique to DDR-SDRAM devices</span>
<a name="l00421"></a>00421                           | DDRSDRC_TPR1_TXSRD(0)   <span class="comment">// This field is unique to DDR-SDRAM devices</span>
<a name="l00422"></a>00422                           | DDRSDRC_TPR1_TXP(0);    <span class="comment">// This field is unique to Low-power DDR-SDRAM devices and DDR2-SDRAM devices</span>
<a name="l00423"></a>00423 
<a name="l00424"></a>00424     <span class="comment">/* Step 3. For low-power SDRAM, temperature-compensated self refresh (TCSR), </span>
<a name="l00425"></a>00425 <span class="comment">    drive strength (DS) and partial array self refresh (PASR) must be set in the Low-power Register.*/</span>
<a name="l00426"></a>00426     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_LPR = 0;
<a name="l00427"></a>00427 
<a name="l00428"></a>00428     <span class="comment">/* A minimum pause of 200 ¦Ìs is provided to precede any signal toggle. (6 core cycles per iteration, core is at 396MHz: min 13200 loops) */</span>
<a name="l00429"></a>00429     <span class="keywordflow">for</span> (i = 0; i &lt; 13300; i++) {
<a name="l00430"></a>00430         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00431"></a>00431     }
<a name="l00432"></a>00432 
<a name="l00433"></a>00433     <span class="comment">/* Step 4. A NOP command is issued to the SDR-SDRAM. Program NOP command into Mode Register, the application must </span>
<a name="l00434"></a>00434 <span class="comment">    set Mode to 1 in the Mode Register. Perform a write access to any SDR-SDRAM address to acknowledge this command. </span>
<a name="l00435"></a>00435 <span class="comment">    Now the clock which drives SDR-SDRAM device is enabled.*/</span>
<a name="l00436"></a>00436     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_NOP_CMD);
<a name="l00437"></a>00437     *(uint32_t *)(<a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gab69c6595da33615fbf71ef89100222a1">EBI_DDRSDRC_ADDR</a>) = 0;
<a name="l00438"></a>00438     <span class="keywordflow">for</span> (i = 0; i &lt; 13302; i++) {
<a name="l00439"></a>00439         <span class="keyword">asm</span>(<span class="stringliteral">&quot;nop&quot;</span>);
<a name="l00440"></a>00440     }
<a name="l00441"></a>00441 
<a name="l00442"></a>00442     <span class="comment">/* Step 5. An all banks precharge command is issued to the SDR-SDRAM. Program all banks</span>
<a name="l00443"></a>00443 <span class="comment">       precharge command into Mode Register, the application must set Mode to 2 in the</span>
<a name="l00444"></a>00444 <span class="comment">       Mode Register . Perform a write access to any SDRSDRAM address to acknowledge this command. */</span>
<a name="l00445"></a>00445     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_PRCGALL_CMD);
<a name="l00446"></a>00446     *(uint32_t *)(<a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gab69c6595da33615fbf71ef89100222a1">EBI_DDRSDRC_ADDR</a> + 2) = 0x2;  
<a name="l00447"></a>00447    
<a name="l00448"></a>00448     <span class="comment">/* Step 6. Eight auto-refresh (CBR) cycles are provided. Program the auto refresh command</span>
<a name="l00449"></a>00449 <span class="comment">    (CBR) into Mode Register, the application must set Mode to 4 in the Mode Register.</span>
<a name="l00450"></a>00450 <span class="comment">    Once in the idle state, two AUTO REFRESH cycles must be performed. */</span>
<a name="l00451"></a>00451     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_RFSH_CMD);
<a name="l00452"></a>00452     *(uint32_t *)(<a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gab69c6595da33615fbf71ef89100222a1">EBI_DDRSDRC_ADDR</a> + 4 ) = 0x4; 
<a name="l00453"></a>00453   
<a name="l00454"></a>00454     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_RFSH_CMD);
<a name="l00455"></a>00455     *(uint32_t *)(<a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gab69c6595da33615fbf71ef89100222a1">EBI_DDRSDRC_ADDR</a> + 8 ) = 0x8; 
<a name="l00456"></a>00456   
<a name="l00457"></a>00457     <span class="comment">/* Step 7. A Mode Register set (MRS) cycle is issued to program the parameters of the SDRSDRAM</span>
<a name="l00458"></a>00458 <span class="comment">    devices, in particular CAS latency and burst length. */</span> 
<a name="l00459"></a>00459     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_LMR_CMD);
<a name="l00460"></a>00460     *(uint32_t *)(<a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gab69c6595da33615fbf71ef89100222a1">EBI_DDRSDRC_ADDR</a> + 0x10) = 0x10; 
<a name="l00461"></a>00461 
<a name="l00462"></a>00462     <span class="comment">/* Step 8. For low-power SDR-SDRAM initialization, an Extended Mode Register set (EMRS)</span>
<a name="l00463"></a>00463 <span class="comment">    cycle is issued to program the SDR-SDRAM parameters (TCSR, PASR, DS). The write</span>
<a name="l00464"></a>00464 <span class="comment">    address must be chosen so that BA[1] is set to 1 and BA[0] is set to 0 */</span> 
<a name="l00465"></a>00465     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_EXT_LMR_CMD);
<a name="l00466"></a>00466     *((uint32_t *)(<a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gab69c6595da33615fbf71ef89100222a1">EBI_DDRSDRC_ADDR</a> + 0x1000000)) = 0;  
<a name="l00467"></a>00467 
<a name="l00468"></a>00468     <span class="comment">/* Step 9. The application must go into Normal Mode, setting Mode to 0 in the Mode Register</span>
<a name="l00469"></a>00469 <span class="comment">    and perform a write access at any location in the SDRAM to acknowledge this command. */</span>
<a name="l00470"></a>00470     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_MR = DDRSDRC_MR_MODE(DDRC2_MODE_NORMAL_CMD); 
<a name="l00471"></a>00471     *(uint32_t *)(<a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gab69c6595da33615fbf71ef89100222a1">EBI_DDRSDRC_ADDR</a> + 0x12 ) = 0x12;
<a name="l00472"></a>00472 
<a name="l00473"></a>00473    <span class="comment">/* Step 10. Write the refresh rate into the count field in the DDRSDRC Refresh Timer register */</span>
<a name="l00474"></a>00474    <a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954" title="(DDRSDRC ) Base Address">DDRSDRC</a>-&gt;DDRSDRC_RTR = DDRSDRC_RTR_COUNT(1170); <span class="comment">/* Set Refresh timer 15.625 us*/</span>
<a name="l00475"></a>00475 }
<a name="l00476"></a>00476 <span class="comment"></span>
<a name="l00477"></a>00477 <span class="comment">/** \brief Configures the EBI for NandFlash access at 133Mhz.</span>
<a name="l00478"></a>00478 <span class="comment"> */</span>
<a name="l00479"></a><a class="code" href="board__memories_8c.html#a1af9e265dd52e47291811c55d17801ff">00479</a> <span class="keywordtype">void</span> <a class="code" href="board__memories_8h.html#a1af9e265dd52e47291811c55d17801ff" title="Configures the EBI for NandFlash access at 133Mhz.">BOARD_ConfigureNandFlash</a>( uint8_t busWidth )
<a name="l00480"></a>00480 {
<a name="l00481"></a>00481 <span class="preprocessor">#ifdef BOARD_REV_A_EK</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span>    *ADDR_CCFG_EBICSA &amp;= ~(3u &lt;&lt; 24);
<a name="l00483"></a>00483     *ADDR_CCFG_EBICSA |= (1 &lt;&lt; 3);  <span class="comment">/* EBI Chip Select 3 is assigned to the Static Memory Controller and the NAND Flash Logic is activated */</span>
<a name="l00484"></a>00484     
<a name="l00485"></a>00485 <span class="preprocessor">#endif</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="preprocessor">#ifdef BOARD_REV_A_VB</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span>    *ADDR_CCFG_EBICSA |= (1 &lt;&lt; 3)   <span class="comment">/* EBI Chip Select 3 is assigned to the Static Memory Controller and the NAND Flash Logic is activated */</span>
<a name="l00488"></a>00488                       | (1 &lt;&lt; 24);  <span class="comment">/* NAND Flash I/O are connected to D16-D31 in case VDDIOM do not equals VDDNF */</span>
<a name="l00489"></a>00489                    <span class="comment">// | (1 &lt;&lt; 25);  /* DDR Multi-port is enabled, performances are increased when using DDR2 (or LP-DDR) and 8-bit NAND Flash */</span>
<a name="l00490"></a>00490 <span class="preprocessor">#endif</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="preprocessor">#ifdef BOARD_REV_B_EK</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span>    *ADDR_CCFG_EBICSA |= (1 &lt;&lt; 3)   <span class="comment">/* EBI Chip Select 3 is assigned to the Static Memory Controller and the NAND Flash Logic is activated */</span>
<a name="l00493"></a>00493                       | (1 &lt;&lt; 24);  <span class="comment">/* NAND Flash I/O are connected to D16-D31 in case VDDIOM do not equals VDDNF */</span>
<a name="l00494"></a>00494                    <span class="comment">// | (1 &lt;&lt; 25);  /* DDR Multi-port is enabled, performances are increased when using DDR2 (or LP-DDR) and 8-bit NAND Flash */</span>
<a name="l00495"></a>00495 <span class="preprocessor">#endif</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span>    <a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga6667e81e5b32250febd3d46511d9309d" title="(SMC ) Base Address">SMC</a>-&gt;SMC_CS_NUMBER[3].SMC_SETUP = 0
<a name="l00497"></a>00497                     | SMC_SETUP_NWE_SETUP(1)
<a name="l00498"></a>00498                     | SMC_SETUP_NCS_WR_SETUP(0)
<a name="l00499"></a>00499                     | SMC_SETUP_NRD_SETUP(2)
<a name="l00500"></a>00500                     | SMC_SETUP_NCS_RD_SETUP(0);
<a name="l00501"></a>00501 
<a name="l00502"></a>00502     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga6667e81e5b32250febd3d46511d9309d" title="(SMC ) Base Address">SMC</a>-&gt;SMC_CS_NUMBER[3].SMC_PULSE = 0
<a name="l00503"></a>00503                     | SMC_PULSE_NWE_PULSE(3)
<a name="l00504"></a>00504                     | SMC_PULSE_NCS_WR_PULSE(5)
<a name="l00505"></a>00505                     | SMC_PULSE_NRD_PULSE(4)
<a name="l00506"></a>00506                     | SMC_PULSE_NCS_RD_PULSE(6);
<a name="l00507"></a>00507 
<a name="l00508"></a>00508     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga6667e81e5b32250febd3d46511d9309d" title="(SMC ) Base Address">SMC</a>-&gt;SMC_CS_NUMBER[3].SMC_CYCLE = 0
<a name="l00509"></a>00509                     | SMC_CYCLE_NWE_CYCLE(5)
<a name="l00510"></a>00510                     | SMC_CYCLE_NRD_CYCLE(7);
<a name="l00511"></a>00511     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga6667e81e5b32250febd3d46511d9309d" title="(SMC ) Base Address">SMC</a>-&gt;SMC_CS_NUMBER[3].SMC_MODE = <a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga9e8fd115f70eb14517933967763c259f" title="(SMC_MODE)">SMC_MODE_READ_MODE</a> | <a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gaa20e11672c3c90ffcc3799675b5b9b31" title="(SMC_MODE)">SMC_MODE_WRITE_MODE</a> | SMC_MODE_DBW(busWidth/16) | SMC_MODE_TDF_CYCLES(1);    
<a name="l00512"></a>00512 }
<a name="l00513"></a>00513 <span class="comment"></span>
<a name="l00514"></a>00514 <span class="comment">/**</span>
<a name="l00515"></a>00515 <span class="comment"> * \brief Configures the EBI for %NorFlash access.</span>
<a name="l00516"></a>00516 <span class="comment"> */</span>
<a name="l00517"></a><a class="code" href="board__memories_8c.html#af021890282747e573f623b64f1f320be">00517</a> <span class="keywordtype">void</span> <a class="code" href="board__memories_8h.html#af021890282747e573f623b64f1f320be" title="Configures the EBI for NorFlash access.">BOARD_ConfigureNorFlash</a>( <span class="keywordtype">void</span> )
<a name="l00518"></a>00518 {
<a name="l00519"></a>00519     <span class="comment">/* Configure SMC, NCS3 is assigned to a norflash */</span>
<a name="l00520"></a>00520     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga6667e81e5b32250febd3d46511d9309d" title="(SMC ) Base Address">SMC</a>-&gt;SMC_CS_NUMBER[3].SMC_SETUP = 0x00000002;
<a name="l00521"></a>00521     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga6667e81e5b32250febd3d46511d9309d" title="(SMC ) Base Address">SMC</a>-&gt;SMC_CS_NUMBER[3].SMC_PULSE = 0x0A0A0A06;
<a name="l00522"></a>00522     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga6667e81e5b32250febd3d46511d9309d" title="(SMC ) Base Address">SMC</a>-&gt;SMC_CS_NUMBER[3].SMC_CYCLE = 0x000A000A;
<a name="l00523"></a>00523     <a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga6667e81e5b32250febd3d46511d9309d" title="(SMC ) Base Address">SMC</a>-&gt;SMC_CS_NUMBER[3].SMC_MODE  = 
<a name="l00524"></a>00524                                    <a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gaa20e11672c3c90ffcc3799675b5b9b31" title="(SMC_MODE)">SMC_MODE_WRITE_MODE</a>
<a name="l00525"></a>00525                                   | SMC_MODE_DBW(0)
<a name="l00526"></a>00526                                   | SMC_MODE_EXNW_MODE(0)
<a name="l00527"></a>00527                                   | SMC_MODE_TDF_CYCLES(1);
<a name="l00528"></a>00528 }
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
