// Seed: 1813159711
module module_0;
  wire id_1 = id_1;
  always id_2 <= 1;
  assign module_2.type_2 = 0;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri id_4
);
  wire id_6;
  nor primCall (id_0, id_1, id_3, id_4, id_6);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    input wire id_3,
    input wire id_4
);
  wire id_6;
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_0.id_2 = 0;
  final id_14 <= 1'b0;
endmodule
