Classic Timing Analyzer report for AAA
Fri Nov 27 15:05:57 2020
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.450 ns    ; i_IN  ; State ; --         ; Ck       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.034 ns    ; State ; o_OUT ; Ck         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.804 ns    ; i_IN  ; o_OUT ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.211 ns   ; i_IN  ; State ; --         ; Ck       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Ck              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 2.450 ns   ; i_IN ; State ; Ck       ;
+-------+--------------+------------+------+-------+----------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+-------+-------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To    ; From Clock ;
+-------+--------------+------------+-------+-------+------------+
; N/A   ; None         ; 6.034 ns   ; State ; o_OUT ; Ck         ;
+-------+--------------+------------+-------+-------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 7.804 ns        ; i_IN ; o_OUT ;
+-------+-------------------+-----------------+------+-------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -2.211 ns ; i_IN ; State ; Ck       ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Fri Nov 27 15:05:56 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AAA -c AAA --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Ck" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Ck"
Info: tsu for register "State" (data pin = "i_IN", clock pin = "Ck") is 2.450 ns
    Info: + Longest pin to register delay is 5.198 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 2; PIN Node = 'i_IN'
        Info: 2: + IC(4.032 ns) + CELL(0.309 ns) = 5.198 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'
        Info: Total cell delay = 1.166 ns ( 22.43 % )
        Info: Total interconnect delay = 4.032 ns ( 77.57 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Ck" to destination register is 2.838 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 1; CLK Node = 'Ck'
        Info: 2: + IC(1.363 ns) + CELL(0.618 ns) = 2.838 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'
        Info: Total cell delay = 1.475 ns ( 51.97 % )
        Info: Total interconnect delay = 1.363 ns ( 48.03 % )
Info: tco from clock "Ck" to destination pin "o_OUT" through register "State" is 6.034 ns
    Info: + Longest clock path from clock "Ck" to source register is 2.838 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 1; CLK Node = 'Ck'
        Info: 2: + IC(1.363 ns) + CELL(0.618 ns) = 2.838 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'
        Info: Total cell delay = 1.475 ns ( 51.97 % )
        Info: Total interconnect delay = 1.363 ns ( 48.03 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X14_Y19_N8; Fanout = 1; COMB Node = 'o_OUT~7'
        Info: 3: + IC(0.889 ns) + CELL(1.972 ns) = 3.102 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'o_OUT'
        Info: Total cell delay = 2.213 ns ( 71.34 % )
        Info: Total interconnect delay = 0.889 ns ( 28.66 % )
Info: Longest tpd from source pin "i_IN" to destination pin "o_OUT" is 7.804 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 2; PIN Node = 'i_IN'
    Info: 2: + IC(4.033 ns) + CELL(0.053 ns) = 4.943 ns; Loc. = LCCOMB_X14_Y19_N8; Fanout = 1; COMB Node = 'o_OUT~7'
    Info: 3: + IC(0.889 ns) + CELL(1.972 ns) = 7.804 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'o_OUT'
    Info: Total cell delay = 2.882 ns ( 36.93 % )
    Info: Total interconnect delay = 4.922 ns ( 63.07 % )
Info: th for register "State" (data pin = "i_IN", clock pin = "Ck") is -2.211 ns
    Info: + Longest clock path from clock "Ck" to destination register is 2.838 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 1; CLK Node = 'Ck'
        Info: 2: + IC(1.363 ns) + CELL(0.618 ns) = 2.838 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'
        Info: Total cell delay = 1.475 ns ( 51.97 % )
        Info: Total interconnect delay = 1.363 ns ( 48.03 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.198 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 2; PIN Node = 'i_IN'
        Info: 2: + IC(4.032 ns) + CELL(0.309 ns) = 5.198 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'
        Info: Total cell delay = 1.166 ns ( 22.43 % )
        Info: Total interconnect delay = 4.032 ns ( 77.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 202 megabytes of memory during processing
    Info: Processing ended: Fri Nov 27 15:05:57 2020
    Info: Elapsed time: 00:00:01


