
*** Running vivado
    with args -log design_1_coproct_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_coproct_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_coproct_0_0.tcl -notrace
Command: synth_design -top design_1_coproct_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 360.363 ; gain = 106.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_coproct_0_0' [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_coproct_0_0/synth/design_1_coproct_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'coproct_v1_0' [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/5781/hdl/coproct_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'coproct_v1_0_S00_AXI' [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/5781/hdl/coproct_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/5781/hdl/coproct_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/5781/hdl/coproct_v1_0_S00_AXI.v:372]
INFO: [Synth 8-256] done synthesizing module 'coproct_v1_0_S00_AXI' (1#1) [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/5781/hdl/coproct_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'coproct_v1_0' (2#1) [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/5781/hdl/coproct_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_coproct_0_0' (3#1) [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_coproct_0_0/synth/design_1_coproct_0_0.v:57]
WARNING: [Synth 8-3331] design coproct_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design coproct_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design coproct_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design coproct_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design coproct_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design coproct_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 412.688 ; gain = 158.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 412.688 ; gain = 158.883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 760.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 760.672 ; gain = 506.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 760.672 ; gain = 506.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 760.672 ; gain = 506.867
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/5781/hdl/coproct_v1_0_S00_AXI.v:454]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.672 ; gain = 506.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module coproct_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/coproct_v1_0_S00_AXI_inst/counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/5781/hdl/coproct_v1_0_S00_AXI.v:454]
WARNING: [Synth 8-3331] design design_1_coproct_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_coproct_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_coproct_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_coproct_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_coproct_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_coproct_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[31]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[30]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[29]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[0]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[1]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[2]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[3]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[4]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[5]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[6]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[7]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[8]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[9]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[10]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[11]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[12]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[13]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[14]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[15]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[16]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[17]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[18]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[19]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[20]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[21]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[22]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[23]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[24]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[25]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[26]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[27]' (FDRE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28] )
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[31]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[30]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[29]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[0]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[1]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[2]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[3]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[4]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[5]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[6]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[7]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[8]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[9]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[10]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[11]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[12]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[13]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[14]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[15]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[16]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[17]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[18]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[19]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[20]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[21]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[22]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[23]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[24]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[25]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[26]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[27]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[31]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[30]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[29]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[0]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[1]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[2]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[3]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[4]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[5]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[6]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[7]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[8]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[9]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[10]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[11]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[12]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[13]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[14]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[15]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[16]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[17]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[18]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[19]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[20]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[21]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[22]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[23]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[24]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[25]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[26]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[27]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf3_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[31]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[30]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[29]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[0]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[1]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[2]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[3]' (FDE) to 'inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf2_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproct_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproct_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproct_v1_0_S00_AXI_inst/out_buf_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf5_reg[28]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[0]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[1]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[2]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[3]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[4]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[5]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[6]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[7]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[8]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[9]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[10]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[11]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[12]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[13]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[14]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[15]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[16]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[17]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[18]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[19]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[20]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[21]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[22]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[23]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[24]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[25]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[26]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[27]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/counter_reg[28]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/out_buf_reg[1]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_coproct_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproct_v1_0_S00_AXI_inst/slv_reg0_buf4_reg[28]) is unused and will be removed from module design_1_coproct_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 760.672 ; gain = 506.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 764.402 ; gain = 510.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 764.402 ; gain = 510.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 784.984 ; gain = 531.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 784.984 ; gain = 531.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 784.984 ; gain = 531.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 784.984 ; gain = 531.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 784.984 ; gain = 531.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 784.984 ; gain = 531.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 784.984 ; gain = 531.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   169|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   231|
|2     |  inst                        |coproct_v1_0         |   231|
|3     |    coproct_v1_0_S00_AXI_inst |coproct_v1_0_S00_AXI |   231|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 784.984 ; gain = 531.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 784.984 ; gain = 183.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 784.984 ; gain = 531.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 786.340 ; gain = 537.387
INFO: [Common 17-1381] The checkpoint 'D:/verilog/qos2/qos.runs/design_1_coproct_0_0_synth_1/design_1_coproct_0_0.dcp' has been generated.
