*** DATASET ALREADY EXIST; PLEASE REMOVE 'train' & 'test' SUBFOLDERS ***
(0/342) train vimp2_B_7T_ET
(1/342) train vimp2_C_3T_ET
(2/342) train vimp2_D_3T_ET
(3/342) train vimp2_D_7T_ET
(4/342) train vimp2_B_3T_ET
(5/342) train vimp2_C_7T_ET
(6/342) train vimp2_B_3T_ET_Aug0_Rot_2_sd0
(7/342) train vimp2_B_3T_ET_Aug0_Rot_2_sd2
(8/342) train vimp2_B_3T_ET_Aug0_Rot_4_sd1
(9/342) train vimp2_B_3T_ET_Aug1_Rot_-1_sd2
(10/342) train vimp2_B_3T_ET_Aug1_Rot_4_sd0
(11/342) train vimp2_B_3T_ET_Aug1_Rot_6_sd1
(12/342) train vimp2_B_3T_ET_Aug2_Rot_-3_sd2
(13/342) train vimp2_B_3T_ET_Aug2_Rot_-4_sd0
(14/342) train vimp2_B_3T_ET_Aug2_Rot_-7_sd1
(15/342) train vimp2_B_3T_ET_Aug3_Rot_1_sd2
(16/342) train vimp2_B_3T_ET_Aug3_Rot_3_sd0
(17/342) train vimp2_B_3T_ET_Aug3_Rot_-4_sd1
(18/342) train vimp2_B_3T_ET_Aug4_Rot_-1_sd2
(19/342) train vimp2_B_3T_ET_Aug4_Rot_-2_sd0
(20/342) train vimp2_B_3T_ET_Aug4_Rot_6_sd1
(21/342) train vimp2_B_3T_ET_Aug5_Rot_-3_sd0
(22/342) train vimp2_B_3T_ET_Aug5_Rot_4_sd1
(23/342) train vimp2_B_3T_ET_Aug5_Rot_7_sd2
(24/342) train vimp2_B_7T_ET_Aug0_Rot_2_sd1
(25/342) train vimp2_B_7T_ET_Aug0_Rot_-3_sd0
(26/342) train vimp2_B_7T_ET_Aug0_Rot_3_sd2
(27/342) train vimp2_B_7T_ET_Aug1_Rot_1_sd2
(28/342) train vimp2_B_7T_ET_Aug1_Rot_3_sd0
(29/342) train vimp2_B_7T_ET_Aug1_Rot_-3_sd1
(30/342) train vimp2_B_7T_ET_Aug2_Rot_1_sd0
(31/342) train vimp2_B_7T_ET_Aug2_Rot_2_sd2
(32/342) train vimp2_B_7T_ET_Aug2_Rot_4_sd1
(33/342) train vimp2_B_7T_ET_Aug3_Rot_4_sd1
(34/342) train vimp2_B_7T_ET_Aug3_Rot_-5_sd0
(35/342) train vimp2_B_7T_ET_Aug3_Rot_-5_sd2
(36/342) train vimp2_B_7T_ET_Aug4_Rot_-1_sd0
(37/342) train vimp2_B_7T_ET_Aug4_Rot_-4_sd1
(38/342) train vimp2_B_7T_ET_Aug4_Rot_5_sd2
(39/342) train vimp2_B_7T_ET_Aug5_Rot_2_sd2
(40/342) train vimp2_B_7T_ET_Aug5_Rot_-3_sd1
(41/342) train vimp2_B_7T_ET_Aug5_Rot_-4_sd0
(42/342) train vimp2_C_3T_ET_Aug0_Rot_4_sd2
(43/342) train vimp2_C_3T_ET_Aug0_Rot_-5_sd0
(44/342) train vimp2_C_3T_ET_Aug0_Rot_5_sd1
(45/342) train vimp2_C_3T_ET_Aug1_Rot_-3_sd2
(46/342) train vimp2_C_3T_ET_Aug1_Rot_6_sd1
(47/342) train vimp2_C_3T_ET_Aug1_Rot_-7_sd0
(48/342) train vimp2_C_3T_ET_Aug2_Rot_3_sd1
(49/342) train vimp2_C_3T_ET_Aug2_Rot_3_sd2
(50/342) train vimp2_C_3T_ET_Aug2_Rot_-7_sd0
(51/342) train vimp2_C_3T_ET_Aug3_Rot_1_sd0
(52/342) train vimp2_C_3T_ET_Aug3_Rot_1_sd2
(53/342) train vimp2_C_3T_ET_Aug3_Rot_2_sd1
(54/342) train vimp2_C_3T_ET_Aug4_Rot_-1_sd0
(55/342) train vimp2_C_3T_ET_Aug4_Rot_3_sd1
(56/342) train vimp2_C_3T_ET_Aug4_Rot_3_sd2
(57/342) train vimp2_C_3T_ET_Aug5_Rot_1_sd2
(58/342) train vimp2_C_3T_ET_Aug5_Rot_4_sd0
(59/342) train vimp2_C_3T_ET_Aug5_Rot_6_sd1
(60/342) train vimp2_C_7T_ET_Aug0_Rot_1_sd0
(61/342) train vimp2_C_7T_ET_Aug0_Rot_-5_sd1
(62/342) train vimp2_C_7T_ET_Aug0_Rot_-7_sd2
(63/342) train vimp2_C_7T_ET_Aug1_Rot_2_sd0
(64/342) train vimp2_C_7T_ET_Aug1_Rot_-4_sd2
(65/342) train vimp2_C_7T_ET_Aug1_Rot_-7_sd1
(66/342) train vimp2_C_7T_ET_Aug2_Rot_-1_sd0
(67/342) train vimp2_C_7T_ET_Aug2_Rot_-2_sd2
(68/342) train vimp2_C_7T_ET_Aug2_Rot_4_sd1
(69/342) train vimp2_C_7T_ET_Aug3_Rot_-5_sd0
(70/342) train vimp2_C_7T_ET_Aug3_Rot_5_sd1
(71/342) train vimp2_C_7T_ET_Aug3_Rot_-5_sd2
(72/342) train vimp2_C_7T_ET_Aug4_Rot_2_sd1
(73/342) train vimp2_C_7T_ET_Aug4_Rot_2_sd2
(74/342) train vimp2_C_7T_ET_Aug4_Rot_6_sd0
(75/342) train vimp2_C_7T_ET_Aug5_Rot_-2_sd2
(76/342) train vimp2_C_7T_ET_Aug5_Rot_-4_sd0
(77/342) train vimp2_C_7T_ET_Aug5_Rot_6_sd1
(78/342) train vimp2_D_3T_ET_Aug0_Rot_-3_sd2
(79/342) train vimp2_D_3T_ET_Aug0_Rot_-4_sd0
(80/342) train vimp2_D_3T_ET_Aug0_Rot_-7_sd1
(81/342) train vimp2_D_3T_ET_Aug1_Rot_1_sd1
(82/342) train vimp2_D_3T_ET_Aug1_Rot_5_sd0
(83/342) train vimp2_D_3T_ET_Aug1_Rot_-5_sd2
(84/342) train vimp2_D_3T_ET_Aug2_Rot_2_sd0
(85/342) train vimp2_D_3T_ET_Aug2_Rot_-2_sd2
(86/342) train vimp2_D_3T_ET_Aug2_Rot_5_sd1
(87/342) train vimp2_D_3T_ET_Aug3_Rot_-2_sd1
(88/342) train vimp2_D_3T_ET_Aug3_Rot_3_sd2
(89/342) train vimp2_D_3T_ET_Aug3_Rot_-5_sd0
(90/342) train vimp2_D_3T_ET_Aug4_Rot_4_sd0
(91/342) train vimp2_D_3T_ET_Aug4_Rot_-7_sd1
(92/342) train vimp2_D_3T_ET_Aug4_Rot_-7_sd2
(93/342) train vimp2_D_3T_ET_Aug5_Rot_2_sd0
(94/342) train vimp2_D_3T_ET_Aug5_Rot_4_sd2
(95/342) train vimp2_D_3T_ET_Aug5_Rot_5_sd1
(96/342) train vimp2_D_7T_ET_Aug0_Rot_-4_sd0
(97/342) train vimp2_D_7T_ET_Aug0_Rot_-5_sd1
(98/342) train vimp2_D_7T_ET_Aug0_Rot_7_sd2
(99/342) train vimp2_D_7T_ET_Aug1_Rot_2_sd0
(100/342) train vimp2_D_7T_ET_Aug1_Rot_-2_sd1
(101/342) train vimp2_D_7T_ET_Aug1_Rot_-4_sd2
(102/342) train vimp2_D_7T_ET_Aug2_Rot_-2_sd1
(103/342) train vimp2_D_7T_ET_Aug2_Rot_4_sd0
(104/342) train vimp2_D_7T_ET_Aug2_Rot_4_sd2
(105/342) train vimp2_D_7T_ET_Aug3_Rot_2_sd0
(106/342) train vimp2_D_7T_ET_Aug3_Rot_4_sd1
(107/342) train vimp2_D_7T_ET_Aug3_Rot_4_sd2
(108/342) train vimp2_D_7T_ET_Aug4_Rot_-1_sd2
(109/342) train vimp2_D_7T_ET_Aug4_Rot_4_sd0
(110/342) train vimp2_D_7T_ET_Aug4_Rot_-4_sd1
(111/342) train vimp2_D_7T_ET_Aug5_Rot_2_sd2
(112/342) train vimp2_D_7T_ET_Aug5_Rot_4_sd0
(113/342) train vimp2_D_7T_ET_Aug5_Rot_7_sd1
(114/342) train vimp2_F_7T_ET
(115/342) train vimp2_F_3T_ET
(116/342) train vimp2_H_3T_ET
(117/342) train vimp2_H_7T_ET
(118/342) train vimp2_I_3T_ET
(119/342) train vimp2_I_7T_ET
(120/342) train vimp2_F_3T_ET_Aug0_Rot_4_sd2
(121/342) train vimp2_F_3T_ET_Aug0_Rot_-5_sd0
(122/342) train vimp2_F_3T_ET_Aug0_Rot_-7_sd1
(123/342) train vimp2_F_3T_ET_Aug1_Rot_4_sd2
(124/342) train vimp2_F_3T_ET_Aug1_Rot_-5_sd1
(125/342) train vimp2_F_3T_ET_Aug1_Rot_-6_sd0
(126/342) train vimp2_F_3T_ET_Aug2_Rot_-2_sd0
(127/342) train vimp2_F_3T_ET_Aug2_Rot_-2_sd1
(128/342) train vimp2_F_3T_ET_Aug2_Rot_5_sd2
(129/342) train vimp2_F_3T_ET_Aug3_Rot_-1_sd0
(130/342) train vimp2_F_3T_ET_Aug3_Rot_-4_sd2
(131/342) train vimp2_F_3T_ET_Aug3_Rot_6_sd1
(132/342) train vimp2_F_3T_ET_Aug4_Rot_-3_sd2
(133/342) train vimp2_F_3T_ET_Aug4_Rot_5_sd0
(134/342) train vimp2_F_3T_ET_Aug4_Rot_7_sd1
(135/342) train vimp2_F_3T_ET_Aug5_Rot_-1_sd0
(136/342) train vimp2_F_3T_ET_Aug5_Rot_3_sd2
(137/342) train vimp2_F_3T_ET_Aug5_Rot_-4_sd1
(138/342) train vimp2_F_7T_ET_Aug0_Rot_3_sd1
(139/342) train vimp2_F_7T_ET_Aug0_Rot_6_sd0
(140/342) train vimp2_F_7T_ET_Aug0_Rot_-6_sd2
(141/342) train vimp2_F_7T_ET_Aug1_Rot_5_sd0
(142/342) train vimp2_F_7T_ET_Aug1_Rot_-6_sd1
(143/342) train vimp2_F_7T_ET_Aug1_Rot_6_sd2
(144/342) train vimp2_F_7T_ET_Aug2_Rot_-2_sd1
(145/342) train vimp2_F_7T_ET_Aug2_Rot_4_sd2
(146/342) train vimp2_F_7T_ET_Aug2_Rot_7_sd0
(147/342) train vimp2_F_7T_ET_Aug3_Rot_4_sd0
(148/342) train vimp2_F_7T_ET_Aug3_Rot_4_sd2
(149/342) train vimp2_F_7T_ET_Aug3_Rot_-7_sd1
(150/342) train vimp2_F_7T_ET_Aug4_Rot_1_sd0
(151/342) train vimp2_F_7T_ET_Aug4_Rot_-2_sd2
(152/342) train vimp2_F_7T_ET_Aug4_Rot_-5_sd1
(153/342) train vimp2_F_7T_ET_Aug5_Rot_-1_sd1
(154/342) train vimp2_F_7T_ET_Aug5_Rot_4_sd0
(155/342) train vimp2_F_7T_ET_Aug5_Rot_-4_sd2
(156/342) train vimp2_H_3T_ET_Aug0_Rot_-2_sd0
(157/342) train vimp2_H_3T_ET_Aug0_Rot_-4_sd1
(158/342) train vimp2_H_3T_ET_Aug0_Rot_5_sd2
(159/342) train vimp2_H_3T_ET_Aug1_Rot_2_sd2
(160/342) train vimp2_H_3T_ET_Aug1_Rot_-6_sd1
(161/342) train vimp2_H_3T_ET_Aug1_Rot_-7_sd0
(162/342) train vimp2_H_3T_ET_Aug2_Rot_1_sd2
(163/342) train vimp2_H_3T_ET_Aug2_Rot_4_sd1
(164/342) train vimp2_H_3T_ET_Aug2_Rot_-5_sd0
(165/342) train vimp2_H_3T_ET_Aug3_Rot_-1_sd2
(166/342) train vimp2_H_3T_ET_Aug3_Rot_3_sd0
(167/342) train vimp2_H_3T_ET_Aug3_Rot_5_sd1
(168/342) train vimp2_H_3T_ET_Aug4_Rot_2_sd0
(169/342) train vimp2_H_3T_ET_Aug4_Rot_-3_sd2
(170/342) train vimp2_H_3T_ET_Aug4_Rot_5_sd1
(171/342) train vimp2_H_3T_ET_Aug5_Rot_4_sd2
(172/342) train vimp2_H_3T_ET_Aug5_Rot_-5_sd0
(173/342) train vimp2_H_3T_ET_Aug5_Rot_7_sd1
(174/342) train vimp2_H_7T_ET_Aug0_Rot_3_sd0
(175/342) train vimp2_H_7T_ET_Aug0_Rot_-4_sd2
(176/342) train vimp2_H_7T_ET_Aug0_Rot_-6_sd1
(177/342) train vimp2_H_7T_ET_Aug1_Rot_3_sd1
(178/342) train vimp2_H_7T_ET_Aug1_Rot_4_sd2
(179/342) train vimp2_H_7T_ET_Aug1_Rot_-7_sd0
(180/342) train vimp2_H_7T_ET_Aug2_Rot_-2_sd0
(181/342) train vimp2_H_7T_ET_Aug2_Rot_-2_sd1
(182/342) train vimp2_H_7T_ET_Aug2_Rot_5_sd2
(183/342) train vimp2_H_7T_ET_Aug3_Rot_0_sd2
(184/342) train vimp2_H_7T_ET_Aug3_Rot_-2_sd0
(185/342)2019-07-01 22:34:23.728445: I tensorflow/core/platform/cpu_feature_guard.cc:141] Your CPU supports instructions that this TensorFlow binary was not compiled to use: AVX2 FMA
2019-07-01 22:34:24.125093: I tensorflow/core/common_runtime/gpu/gpu_device.cc:1392] Found device 0 with properties: 
name: Tesla P100-PCIE-16GB major: 6 minor: 0 memoryClockRate(GHz): 1.3285
pciBusID: 0000:85:00.0
totalMemory: 15.89GiB freeMemory: 11.41GiB
2019-07-01 22:34:24.125168: I tensorflow/core/common_runtime/gpu/gpu_device.cc:1471] Adding visible gpu devices: 0
2019-07-01 22:34:24.669792: I tensorflow/core/common_runtime/gpu/gpu_device.cc:952] Device interconnect StreamExecutor with strength 1 edge matrix:
2019-07-01 22:34:24.669887: I tensorflow/core/common_runtime/gpu/gpu_device.cc:958]      0 
2019-07-01 22:34:24.669902: I tensorflow/core/common_runtime/gpu/gpu_device.cc:971] 0:   N 
2019-07-01 22:34:24.670446: I tensorflow/core/common_runtime/gpu/gpu_device.cc:1084] Created TensorFlow device (/job:localhost/replica:0/task:0/device:GPU:0 with 11041 MB memory) -> physical GPU (device: 0, name: Tesla P100-PCIE-16GB, pci bus id: 0000:85:00.0, compute capability: 6.0)
mkdir: cannot create directory ‘/array/ssd/msmajdi/experiments/keras/exp6/results/sE12_Cascade_FM20_U-Net4_NL3_LS_MyBCE_US1_CSFn1_Init_Main_CV_a’: File exists
mkdir: cannot create directory ‘/array/ssd/msmajdi/experiments/keras/exp6/results/sE12_Cascade_FM20_U-Net4_NL3_LS_MyBCE_US1_CSFn1_Init_Main_CV_a’: File exists
 train vimp2_H_7T_ET_Aug3_Rot_-6_sd1
(186/342) train vimp2_H_7T_ET_Aug4_Rot_1_sd2
(187/342) train vimp2_H_7T_ET_Aug4_Rot_3_sd0
(188/342) train vimp2_H_7T_ET_Aug4_Rot_3_sd1
(189/342) train vimp2_H_7T_ET_Aug5_Rot_-1_sd1
(190/342) train vimp2_H_7T_ET_Aug5_Rot_1_sd2
(191/342) train vimp2_H_7T_ET_Aug5_Rot_-6_sd0
(192/342) train vimp2_I_3T_ET_Aug0_Rot_-3_sd1
(193/342) train vimp2_I_3T_ET_Aug0_Rot_-3_sd2
(194/342) train vimp2_I_3T_ET_Aug0_Rot_7_sd0
(195/342) train vimp2_I_3T_ET_Aug1_Rot_-2_sd0
(196/342) train vimp2_I_3T_ET_Aug1_Rot_-3_sd1
(197/342) train vimp2_I_3T_ET_Aug1_Rot_-3_sd2
(198/342) train vimp2_I_3T_ET_Aug2_Rot_2_sd0
(199/342) train vimp2_I_3T_ET_Aug2_Rot_3_sd1
(200/342) train vimp2_I_3T_ET_Aug2_Rot_-5_sd2
(201/342) train vimp2_I_3T_ET_Aug3_Rot_2_sd0
(202/342) train vimp2_I_3T_ET_Aug3_Rot_4_sd1
(203/342) train vimp2_I_3T_ET_Aug3_Rot_7_sd2
(204/342) train vimp2_I_3T_ET_Aug4_Rot_1_sd2
(205/342) train vimp2_I_3T_ET_Aug4_Rot_-2_sd1
(206/342) train vimp2_I_3T_ET_Aug4_Rot_-5_sd0
(207/342) train vimp2_I_3T_ET_Aug5_Rot_-3_sd1
(208/342) train vimp2_I_3T_ET_Aug5_Rot_4_sd0
(209/342) train vimp2_I_3T_ET_Aug5_Rot_7_sd2
(210/342) train vimp2_I_7T_ET_Aug0_Rot_7_sd2
(211/342) train vimp2_I_7T_ET_Aug0_Rot_-5_sd0
(212/342) train vimp2_I_7T_ET_Aug0_Rot_-7_sd1
(213/342) train vimp2_I_7T_ET_Aug1_Rot_-5_sd2
(214/342) train vimp2_I_7T_ET_Aug1_Rot_7_sd0
(215/342) train vimp2_I_7T_ET_Aug1_Rot_7_sd1
(216/342) train vimp2_I_7T_ET_Aug2_Rot_1_sd1
(217/342) train vimp2_I_7T_ET_Aug2_Rot_-4_sd0
(218/342) train vimp2_I_7T_ET_Aug2_Rot_7_sd2
(219/342) train vimp2_I_7T_ET_Aug3_Rot_-1_sd0
(220/342) train vimp2_I_7T_ET_Aug3_Rot_4_sd2
(221/342) train vimp2_I_7T_ET_Aug3_Rot_7_sd1
(222/342) train vimp2_I_7T_ET_Aug4_Rot_-1_sd0
(223/342) train vimp2_I_7T_ET_Aug4_Rot_-4_sd2
(224/342) train vimp2_I_7T_ET_Aug4_Rot_-7_sd1
(225/342) train vimp2_I_7T_ET_Aug5_Rot_-4_sd2
(226/342) train vimp2_I_7T_ET_Aug5_Rot_5_sd0
(227/342) train vimp2_I_7T_ET_Aug5_Rot_-5_sd1
(228/342) train vimp2_K_7T_ET
(229/342) train vimp2_K_3T_ET
(230/342) train vimp2_J_7T_ET
(231/342) train vimp2_L_3T_ET
(232/342) train vimp2_L_7T_ET
(233/342) train vimp2_J_3T_ET
(234/342) train vimp2_J_3T_ET_Aug0_Rot_4_sd2
(235/342) train vimp2_J_3T_ET_Aug0_Rot_5_sd0
(236/342) train vimp2_J_3T_ET_Aug0_Rot_-6_sd1
(237/342) train vimp2_J_3T_ET_Aug1_Rot_-2_sd2
(238/342) train vimp2_J_3T_ET_Aug1_Rot_3_sd0
(239/342) train vimp2_J_3T_ET_Aug1_Rot_-5_sd1
(240/342) train vimp2_J_3T_ET_Aug2_Rot_-5_sd1
(241/342) train vimp2_J_3T_ET_Aug2_Rot_6_sd2
(242/342) train vimp2_J_3T_ET_Aug2_Rot_-7_sd0
(243/342) train vimp2_J_3T_ET_Aug3_Rot_-2_sd0
(244/342) train vimp2_J_3T_ET_Aug3_Rot_4_sd1
(245/342) train vimp2_J_3T_ET_Aug3_Rot_-4_sd2
(246/342) train vimp2_J_3T_ET_Aug4_Rot_-2_sd1
(247/342) train vimp2_J_3T_ET_Aug4_Rot_-4_sd0
(248/342) train vimp2_J_3T_ET_Aug4_Rot_-5_sd2
(249/342) train vimp2_J_3T_ET_Aug5_Rot_2_sd0
(250/342) train vimp2_J_3T_ET_Aug5_Rot_4_sd2
(251/342) train vimp2_J_3T_ET_Aug5_Rot_-6_sd1
(252/342) train vimp2_J_7T_ET_Aug0_Rot_2_sd1
(253/342) train vimp2_J_7T_ET_Aug0_Rot_-4_sd0
(254/342) train vimp2_J_7T_ET_Aug0_Rot_7_sd2
(255/342) train vimp2_J_7T_ET_Aug1_Rot_-5_sd0
(256/342) train vimp2_J_7T_ET_Aug1_Rot_5_sd2
(257/342) train vimp2_J_7T_ET_Aug1_Rot_7_sd1
(258/342) train vimp2_J_7T_ET_Aug2_Rot_4_sd0
(259/342) train vimp2_J_7T_ET_Aug2_Rot_6_sd2
(260/342) train vimp2_J_7T_ET_Aug2_Rot_7_sd1
(261/342) train vimp2_J_7T_ET_Aug3_Rot_1_sd1
(262/342) train vimp2_J_7T_ET_Aug3_Rot_3_sd2
(263/342) train vimp2_J_7T_ET_Aug3_Rot_-5_sd0
(264/342) train vimp2_J_7T_ET_Aug4_Rot_2_sd0
(265/342) train vimp2_J_7T_ET_Aug4_Rot_3_sd1
(266/342) train vimp2_J_7T_ET_Aug4_Rot_-3_sd2
(267/342) train vimp2_J_7T_ET_Aug5_Rot_-5_sd0
(268/342) train vimp2_J_7T_ET_Aug5_Rot_6_sd1
(269/342) train vimp2_J_7T_ET_Aug5_Rot_6_sd2
(270/342) train vimp2_K_3T_ET_Aug0_Rot_-1_sd0
(271/342) train vimp2_K_3T_ET_Aug0_Rot_6_sd1
(272/342) train vimp2_K_3T_ET_Aug0_Rot_6_sd2
(273/342) train vimp2_K_3T_ET_Aug1_Rot_-1_sd1
(274/342) train vimp2_K_3T_ET_Aug1_Rot_6_sd0
(275/342) train vimp2_K_3T_ET_Aug1_Rot_-6_sd2
(276/342) train vimp2_K_3T_ET_Aug2_Rot_-1_sd0
(277/342) train vimp2_K_3T_ET_Aug2_Rot_-3_sd1
(278/342) train vimp2_K_3T_ET_Aug2_Rot_-5_sd2
(279/342) train vimp2_K_3T_ET_Aug3_Rot_2_sd1
(280/342) train vimp2_K_3T_ET_Aug3_Rot_5_sd0
(281/342) train vimp2_K_3T_ET_Aug3_Rot_7_sd2
(282/342) train vimp2_K_3T_ET_Aug4_Rot_-1_sd0
(283/342) train vimp2_K_3T_ET_Aug4_Rot_1_sd1
(284/342) train vimp2_K_3T_ET_Aug4_Rot_5_sd2
(285/342) train vimp2_K_3T_ET_Aug5_Rot_2_sd1
(286/342) train vimp2_K_3T_ET_Aug5_Rot_3_sd0
(287/342) train vimp2_K_3T_ET_Aug5_Rot_3_sd2
(288/342) train vimp2_K_7T_ET_Aug0_Rot_4_sd2
(289/342) train vimp2_K_7T_ET_Aug0_Rot_5_sd0
(290/342) train vimp2_K_7T_ET_Aug0_Rot_5_sd1
(291/342) train vimp2_K_7T_ET_Aug1_Rot_1_sd1
(292/342) train vimp2_K_7T_ET_Aug1_Rot_-4_sd0
(293/342) train vimp2_K_7T_ET_Aug1_Rot_4_sd2
(294/342) train vimp2_K_7T_ET_Aug2_Rot_-3_sd1
(295/342) train vimp2_K_7T_ET_Aug2_Rot_4_sd0
(296/342) train vimp2_K_7T_ET_Aug2_Rot_-6_sd2
(297/342) train vimp2_K_7T_ET_Aug3_Rot_-1_sd2
(298/342) train vimp2_K_7T_ET_Aug3_Rot_2_sd1
(299/342) train vimp2_K_7T_ET_Aug3_Rot_6_sd0
(300/342) train vimp2_K_7T_ET_Aug4_Rot_-1_sd0
(301/342) train vimp2_K_7T_ET_Aug4_Rot_-3_sd1
(302/342) train vimp2_K_7T_ET_Aug4_Rot_-4_sd2
(303/342) train vimp2_K_7T_ET_Aug5_Rot_-3_sd0
(304/342) train vimp2_K_7T_ET_Aug5_Rot_3_sd2
(305/342) train vimp2_K_7T_ET_Aug5_Rot_-4_sd1
(306/342) train vimp2_L_3T_ET_Aug0_Rot_-3_sd0
(307/342) train vimp2_L_3T_ET_Aug0_Rot_3_sd1
(308/342) train vimp2_L_3T_ET_Aug0_Rot_-6_sd2
(309/342) train vimp2_L_3T_ET_Aug1_Rot_4_sd0
(310/342) train vimp2_L_3T_ET_Aug1_Rot_6_sd1
(311/342) train vimp2_L_3T_ET_Aug1_Rot_-7_sd2
(312/342) train vimp2_L_3T_ET_Aug2_Rot_-2_sd0
(313/342) train vimp2_L_3T_ET_Aug2_Rot_-5_sd2
(314/342) train vimp2_L_3T_ET_Aug2_Rot_-7_sd1
(315/342) train vimp2_L_3T_ET_Aug3_Rot_1_sd1
(316/342) train vimp2_L_3T_ET_Aug3_Rot_-3_sd2
(317/342) train vimp2_L_3T_ET_Aug3_Rot_-5_sd0
(318/342) train vimp2_L_3T_ET_Aug4_Rot_2_sd1
(319/342) train vimp2_L_3T_ET_Aug4_Rot_5_sd0
(320/342) train vimp2_L_3T_ET_Aug4_Rot_-6_sd2
(321/342) train vimp2_L_3T_ET_Aug5_Rot_-4_sd0
(322/342) train vimp2_L_3T_ET_Aug5_Rot_4_sd2
(323/342) train vimp2_L_3T_ET_Aug5_Rot_7_sd1
(324/342) train vimp2_L_7T_ET_Aug0_Rot_-4_sd0
(325/342) train vimp2_L_7T_ET_Aug0_Rot_-7_sd1
(326/342) train vimp2_L_7T_ET_Aug0_Rot_7_sd2
(327/342) train vimp2_L_7T_ET_Aug1_Rot_2_sd1
(328/342) train vimp2_L_7T_ET_Aug1_Rot_-5_sd0
(329/342) train vimp2_L_7T_ET_Aug1_Rot_5_sd2
(330/342) train vimp2_L_7T_ET_Aug2_Rot_1_sd1
(331/342) train vimp2_L_7T_ET_Aug2_Rot_2_sd2
(332/342) train vimp2_L_7T_ET_Aug2_Rot_6_sd0
(333/342) train vimp2_L_7T_ET_Aug3_Rot_-1_sd1
(334/342) train vimp2_L_7T_ET_Aug3_Rot_3_sd0
(335/342) train vimp2_L_7T_ET_Aug3_Rot_-4_sd2
(336/342) train vimp2_L_7T_ET_Aug4_Rot_-6_sd0
(337/342) train vimp2_L_7T_ET_Aug4_Rot_6_sd1
(338/342) train vimp2_L_7T_ET_Aug4_Rot_-6_sd2
(339/342) train vimp2_L_7T_ET_Aug5_Rot_-2_sd0
(340/342) train vimp2_L_7T_ET_Aug5_Rot_6_sd1
(341/342) train vimp2_L_7T_ET_Aug5_Rot_6_sd2
(0/6) test vimp2_A_7T_ET
(1/6) test vimp2_A_3T_ET
(2/6) test vimp2_M_7T_ET
(3/6) test vimp2_G_3T_ET
(4/6) test vimp2_M_3T_ET
(5/6) test vimp2_G_7T_ET
---------------------- check Layers Step ------------------------------
 N: [1]  | GPU: 5  | SD 2  | Dropout 0.3  | LR 0.001  | NL 3  |  Cascade |  FM 20 |  Upsample 1

 #layer 3 #layers changed False
---------------------------------------------------------------
 Nucleus: [1]  | GPU: 5  | SD 2  | Dropout 0.3  | LR 0.001  | NL 3  |  Cascade |  FM 20 |  Upsample 1
Experiment: exp6
SubExperiment: sE12_Cascade_FM20_U-Net4_NL3_LS_MyBCE_US1_CSFn1_Init_Main_CV_a
---------------------------------------------------------------
---------------------------------------------------------------
 Nucleus: [1]  | GPU: 5  | SD 1  | Dropout 0.3  | LR 0.001  | NL 3  |  Cascade |  FM 20 |  Upsample 1
Experiment: exp6
SubExperiment: sE12_Cascade_FM20_U-Net4_NL3_LS_MyBCE_US1_CSFn1_Init_Main_CV_a
---------------------------------------------------------------
---------------------- check Layers Step ------------------------------
 N: [2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14]  | GPU: 5  | SD 1  | Dropout 0.3  | LR/array/ssd/msmajdi/anaconda3/envs/keras-gpu/lib/python3.6/importlib/_bootstrap.py:219: RuntimeWarning: numpy.dtype size changed, may indicate binary incompatibility. Expected 96, got 88
  return f(*args, **kwds)
/array/ssd/msmajdi/anaconda3/envs/keras-gpu/lib/python3.6/importlib/_bootstrap.py:219: RuntimeWarning: numpy.dtype size changed, may indicate binary incompatibility. Expected 96, got 88
  return f(*args, **kwds)
/array/ssd/msmajdi/anaconda3/envs/keras-gpu/lib/python3.6/importlib/_bootstrap.py:219: RuntimeWarning: numpy.dtype size changed, may indicate binary incompatibility. Expected 96, got 88
  return f(*args, **kwds)
Using TensorFlow backend.
Loading train:   0%|          | 0/311 [00:00<?, ?it/s]Loading train:   0%|          | 1/311 [00:18<1:35:59, 18.58s/it]Loading train:   1%|          | 2/311 [00:27<1:21:13, 15.77s/it]Loading train:   1%|          | 3/311 [00:39<1:14:27, 14.51s/it]Loading train:   1%|▏         | 4/311 [00:50<1:09:09, 13.52s/it]Loading train:   2%|▏         | 5/311 [01:01<1:04:38, 12.67s/it]Loading train:   2%|▏         | 6/311 [01:11<1:01:06, 12.02s/it]Loading train:   2%|▏         | 7/311 [01:23<1:00:55, 12.03s/it]Loading train:   3%|▎         | 8/311 [01:37<1:03:38, 12.60s/it]Loading train:   3%|▎         | 9/311 [01:50<1:03:21, 12.59s/it]Loading train:   3%|▎         | 10/311 [02:00<1:00:15, 12.01s/it]Loading train:   4%|▎         | 11/311 [02:14<1:03:04, 12.62s/it]Loading train:   4%|▍         | 12/311 [02:25<1:00:20, 12.11s/it]Loading train:   4%|▍         | 13/311 [02:37<58:37, 11.80s/it]  Loading train:   5%|▍         | 14/311 [02:50<1:00:54, 12.30s/it]Loading train:   5%|▍         | 15/311 [03:00<57:56, 11.75s/it]  Loading train:   5%|▌         | 16/311 [03:11<55:51, 11.36s/it]Loading train:   5%|▌         | 17/311 [03:23<57:27, 11.73s/it]Loading train:   6%|▌         | 18/311 [03:34<55:21, 11.34s/it]Loading train:   6%|▌         | 19/311 [03:45<54:41, 11.24s/it]Loading train:   6%|▋         | 20/311 [03:55<52:50, 10.89s/it]Loading train:   7%|▋         | 21/311 [04:05<51:54, 10.74s/it]Loading train:   7%|▋         | 22/311 [04:17<53:00, 11.01s/it]Loading train:   7%|▋         | 23/311 [04:28<52:46, 11.00s/it]Loading train:   8%|▊         | 24/311 [04:38<51:43, 10.81s/it]Loading train:   8%|▊         | 25/311 [04:52<55:24, 11.62s/it]Loading train:   8%|▊         | 26/311 [05:05<57:12, 12.04s/it]Loading train:   9%|▊         | 27/311 [05:18<58:52, 12.44s/it]Loading train:   9%|▉         | 28/311 [05:32<59:49, 12.68s/it]Loading train:   9%|▉         | 29/311 [05:45<1:01:21, 13.06s/it]