#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 19 13:59:30 2022
# Process ID: 22200
# Current directory: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25376 C:\Users\lenovo\Desktop\Computer Organization Lab\Lab5\Pipeline_Soc\SOC\SOC.xpr
# Log file: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/vivado.log
# Journal file: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 833.426 ; gain = 108.039
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/stall/stall.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/stall/stall.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
ipx::package_project -root_dir {c:/users/lenovo/desktop/computer organization lab/lab5/ip/vga/vga.srcs/sources_1} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1'
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'VGA_0' is locked:
* IP definition 'VGA_v1_0 (1.0)' for IP 'VGA_0' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:VGA:1.0 [get_ips  VGA_0] -log ip_upgrade.log
Upgrading 'VGA_0'
INFO: [IP_Flow 19-3422] Upgraded VGA_0 (VGA_v1_0 1.0) from revision 2 to revision 3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'VGA_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'VGA_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'VGA_0'...
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu May 19 14:04:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/synth_1/runme.log
[Thu May 19 14:04:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 19 14:09:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 920.125 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1513.875 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
ipx::package_project -root_dir {c:/users/lenovo/desktop/computer organization lab/lab5/ip/vga/vga.srcs/sources_1} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1'
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'VGA_0' is locked:
* IP definition 'VGA_v1_0 (1.0)' for IP 'VGA_0' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1526.051 ; gain = 1.770
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:VGA:1.0 [get_ips  VGA_0] -log ip_upgrade.log
Upgrading 'VGA_0'
INFO: [IP_Flow 19-3422] Upgraded VGA_0 (VGA_v1_0 1.0) from revision 3 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'VGA_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'VGA_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'VGA_0'...
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF'.)
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
INFO: [Common 17-344] 'open_project' was cancelled
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/PC/PC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/PC/PC.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
ipx::package_project -root_dir {c:/users/lenovo/desktop/computer organization lab/lab5/ip/pc/pc.srcs/sources_1/new} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]
set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/PC/PC.srcs/sources_1/new}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/PC/PC.srcs/sources_1/new'
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'REG32_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:REG32:1.0 [get_ips  REG32_0] -log ip_upgrade.log
Upgrading 'REG32_0'
INFO: [IP_Flow 19-1972] Upgraded REG32_0 from REG32_v1_0 1.0 to REG32_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dis'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'REG32_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'REG32_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'REG32_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips REG32_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.srcs/sources_1/ip/REG32_0/REG32_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'REG32_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'REG32_0'...
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.srcs/sources_1/ip/REG32_0/REG32_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.srcs/sources_1/ip/REG32_0/REG32_0.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_IF/Pipeline_IF.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir {c:/users/lenovo/desktop/computer organization lab/lab5/ip/pipeline_if/pipeline_if.srcs/sources_1} -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'Pipeline_IF_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
* IP 'Pipeline_IF_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
ipx::package_project -root_dir {c:/users/lenovo/desktop/computer organization lab/lab5/ip/pipeline_cpu/pipeline_cpu.srcs/sources_1} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]
set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'Pipeline_CPU_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
* IP 'Pipeline_CPU_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  Pipeline_CPU_0] -log ip_upgrade.log
Upgrading 'Pipeline_CPU_0'
INFO: [IP_Flow 19-1972] Upgraded Pipeline_CPU_0 from Pipeline_CPU_v1_0 1.0 to Pipeline_CPU_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dis'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Pipeline_CPU_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Pipeline_CPU_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Pipeline_CPU_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Pipeline_CPU_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/Pipeline_CPU_0/Pipeline_CPU_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Pipeline_CPU_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Pipeline_CPU_0'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.270 ; gain = 40.828
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/Pipeline_CPU_0/Pipeline_CPU_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/Pipeline_CPU_0/Pipeline_CPU_0.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu May 19 14:36:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/synth_1/runme.log
[Thu May 19 14:36:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 19 14:41:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.055 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1606.055 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
current_project SOC
close_project
update_compile_order -fileset sources_1
ipx::package_project -root_dir {c:/users/lenovo/desktop/computer organization lab/lab5/ip/vga/vga.srcs/sources_1} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1'
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'VGA_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:VGA:1.0 [get_ips  VGA_0] -log ip_upgrade.log
Upgrading 'VGA_0'
INFO: [IP_Flow 19-1972] Upgraded VGA_0 from VGA_v1_0 1.0 to VGA_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'VGA_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'VGA_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'VGA_0'...
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu May 19 14:48:58 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/synth_1/runme.log
[Thu May 19 14:48:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 19 14:53:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.477 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00000000000000
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/IF_reg_ID/IF_reg_ID.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/IF_reg_ID/IF_reg_ID.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
current_project SOC
close_project
update_compile_order -fileset sources_1
ipx::package_project -root_dir {c:/users/lenovo/desktop/computer organization lab/lab5/ip/if_reg_id/if_reg_id.srcs/sources_1/new} -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/IF_reg_ID/IF_reg_ID.srcs/sources_1/new}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/IF_reg_ID/IF_reg_ID.srcs/sources_1/new'
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'IF_reg_ID_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'Pipeline_IF_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
* IP 'Pipeline_IF_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
ipx::package_project -root_dir {c:/users/lenovo/desktop/computer organization lab/lab5/ip/pipeline_cpu/pipeline_cpu.srcs/sources_1} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]
set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'Pipeline_CPU_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
* IP 'Pipeline_CPU_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1752.500 ; gain = 0.000
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  Pipeline_CPU_0] -log ip_upgrade.log
Upgrading 'Pipeline_CPU_0'
INFO: [IP_Flow 19-1972] Upgraded Pipeline_CPU_0 from Pipeline_CPU_v1_0 1.0 to Pipeline_CPU_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dis_ID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Pipeline_CPU_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Pipeline_CPU_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Pipeline_CPU_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Pipeline_CPU_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/Pipeline_CPU_0/Pipeline_CPU_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Pipeline_CPU_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Pipeline_CPU_0'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.500 ; gain = 0.000
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/Pipeline_CPU_0/Pipeline_CPU_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/Pipeline_CPU_0/Pipeline_CPU_0.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu May 19 15:10:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/synth_1/runme.log
[Thu May 19 15:10:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 19 15:16:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1757.625 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.625 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
ipx::package_project -root_dir {c:/users/lenovo/desktop/computer organization lab/lab5/ip/vga/vga.srcs/sources_1} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/VGA/VGA.srcs/sources_1'
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'VGA_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1760.305 ; gain = 0.000
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:VGA:1.0 [get_ips  VGA_0] -log ip_upgrade.log
Upgrading 'VGA_0'
INFO: [IP_Flow 19-1972] Upgraded VGA_0 from VGA_v1_0 1.0 to VGA_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'VGA_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'VGA_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'VGA_0'...
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.srcs/sources_1/ip/VGA_0/VGA_0.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu May 19 15:22:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/synth_1/runme.log
[Thu May 19 15:22:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 19 15:27:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1760.305 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00000000000000
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu May 19 16:09:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/synth_1/runme.log
[Thu May 19 16:09:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 19 16:15:01 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/Pipeline_Soc/SOC/SOC.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 19 16:27:33 2022...
