<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smartlock: DMA Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smartlock
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DMA Register Masks<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a___peripheral___access___layer.html">DMA Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabc06993280d6aa648616aab30d60f98c"><td class="memItemLeft" align="right" valign="top"><a id="gabc06993280d6aa648616aab30d60f98c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SAR_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gabc06993280d6aa648616aab30d60f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3609c6bba6a46aa22a3d96a2bc24338a"><td class="memItemLeft" align="right" valign="top"><a id="ga3609c6bba6a46aa22a3d96a2bc24338a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DAR_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3609c6bba6a46aa22a3d96a2bc24338a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3897ed1e783e35016fe929f0daec2c06"><td class="memItemLeft" align="right" valign="top"><a id="ga3897ed1e783e35016fe929f0daec2c06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3897ed1e783e35016fe929f0daec2c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e0ebd6a3892d90b1771598edec2799"><td class="memItemLeft" align="right" valign="top"><a id="ga53e0ebd6a3892d90b1771598edec2799"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga53e0ebd6a3892d90b1771598edec2799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14084a16e05484453842dac03dec13fd"><td class="memItemLeft" align="right" valign="top"><a id="ga14084a16e05484453842dac03dec13fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga14084a16e05484453842dac03dec13fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SAR - Source Address Register</h2></td></tr>
<tr class="memitem:ga990e3ca99cc1d75f5942432959953048"><td class="memItemLeft" align="right" valign="top"><a id="ga990e3ca99cc1d75f5942432959953048"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SAR_SAR_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga990e3ca99cc1d75f5942432959953048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869308e6de564860ede4d607b19bce31"><td class="memItemLeft" align="right" valign="top"><a id="ga869308e6de564860ede4d607b19bce31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SAR_SAR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga869308e6de564860ede4d607b19bce31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e0d9de2ef332cbd1a302d177a29848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga68e0d9de2ef332cbd1a302d177a29848">DMA_SAR_SAR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_SAR_SAR_SHIFT)) &amp; DMA_SAR_SAR_MASK)</td></tr>
<tr class="separator:ga68e0d9de2ef332cbd1a302d177a29848"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DAR - Destination Address Register</h2></td></tr>
<tr class="memitem:gad24e68800bcb03e0d2ffad9b026d5c28"><td class="memItemLeft" align="right" valign="top"><a id="gad24e68800bcb03e0d2ffad9b026d5c28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DAR_DAR_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gad24e68800bcb03e0d2ffad9b026d5c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc575769385f559893116dabe37a002"><td class="memItemLeft" align="right" valign="top"><a id="ga6dc575769385f559893116dabe37a002"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DAR_DAR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6dc575769385f559893116dabe37a002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f5171a3627441884096a69a3f33ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga61f5171a3627441884096a69a3f33ca5">DMA_DAR_DAR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DAR_DAR_SHIFT)) &amp; DMA_DAR_DAR_MASK)</td></tr>
<tr class="separator:ga61f5171a3627441884096a69a3f33ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DSR_BCR - DMA Status Register / Byte Count Register</h2></td></tr>
<tr class="memitem:ga51f1a407dbca889f0b21bb1eeaa1c5d0"><td class="memItemLeft" align="right" valign="top"><a id="ga51f1a407dbca889f0b21bb1eeaa1c5d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_BCR_MASK</b>&#160;&#160;&#160;(0xFFFFFFU)</td></tr>
<tr class="separator:ga51f1a407dbca889f0b21bb1eeaa1c5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb36602370f4118640f57d51913ff89"><td class="memItemLeft" align="right" valign="top"><a id="ga7eb36602370f4118640f57d51913ff89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_BCR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7eb36602370f4118640f57d51913ff89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f47d8804ae4a1f26265869b29a3a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gaa1f47d8804ae4a1f26265869b29a3a36">DMA_DSR_BCR_BCR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BCR_SHIFT)) &amp; DMA_DSR_BCR_BCR_MASK)</td></tr>
<tr class="separator:gaa1f47d8804ae4a1f26265869b29a3a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa733d9c65fb074a9e836b8abaa8173f"><td class="memItemLeft" align="right" valign="top"><a id="gaaa733d9c65fb074a9e836b8abaa8173f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_DONE_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gaaa733d9c65fb074a9e836b8abaa8173f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9063734a56a62385b42210acedc3144"><td class="memItemLeft" align="right" valign="top"><a id="gaa9063734a56a62385b42210acedc3144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_DONE_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaa9063734a56a62385b42210acedc3144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce1208a3f9255c41fa7cbabdd2c4469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gabce1208a3f9255c41fa7cbabdd2c4469">DMA_DSR_BCR_DONE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_DONE_SHIFT)) &amp; DMA_DSR_BCR_DONE_MASK)</td></tr>
<tr class="separator:gabce1208a3f9255c41fa7cbabdd2c4469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517e206a9b5422e95b875d13973d6888"><td class="memItemLeft" align="right" valign="top"><a id="ga517e206a9b5422e95b875d13973d6888"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_BSY_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga517e206a9b5422e95b875d13973d6888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f53140b5fb6fbbf7cae9d4190bac47"><td class="memItemLeft" align="right" valign="top"><a id="gaa9f53140b5fb6fbbf7cae9d4190bac47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_BSY_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa9f53140b5fb6fbbf7cae9d4190bac47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4547c9bbe3b978b4b7e7154b68b416b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gaa4547c9bbe3b978b4b7e7154b68b416b">DMA_DSR_BCR_BSY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BSY_SHIFT)) &amp; DMA_DSR_BCR_BSY_MASK)</td></tr>
<tr class="separator:gaa4547c9bbe3b978b4b7e7154b68b416b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c6d2ae6aa7b472b69e357ef0729902"><td class="memItemLeft" align="right" valign="top"><a id="ga24c6d2ae6aa7b472b69e357ef0729902"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_REQ_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga24c6d2ae6aa7b472b69e357ef0729902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04420d59dbb4e54831ac0ddb67d6f74"><td class="memItemLeft" align="right" valign="top"><a id="gae04420d59dbb4e54831ac0ddb67d6f74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_REQ_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gae04420d59dbb4e54831ac0ddb67d6f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d940be4f5f290d9dedfe7d68ba9c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga00d940be4f5f290d9dedfe7d68ba9c4c">DMA_DSR_BCR_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_REQ_SHIFT)) &amp; DMA_DSR_BCR_REQ_MASK)</td></tr>
<tr class="separator:ga00d940be4f5f290d9dedfe7d68ba9c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958e11f5f7fed3d90bdb94d1c1ff4179"><td class="memItemLeft" align="right" valign="top"><a id="ga958e11f5f7fed3d90bdb94d1c1ff4179"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_BED_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga958e11f5f7fed3d90bdb94d1c1ff4179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7219c99c1ea8c8a5c029fc998753606b"><td class="memItemLeft" align="right" valign="top"><a id="ga7219c99c1ea8c8a5c029fc998753606b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_BED_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga7219c99c1ea8c8a5c029fc998753606b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea6e06351bf5e63cd8aa00cc94ad5fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga6ea6e06351bf5e63cd8aa00cc94ad5fe">DMA_DSR_BCR_BED</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BED_SHIFT)) &amp; DMA_DSR_BCR_BED_MASK)</td></tr>
<tr class="separator:ga6ea6e06351bf5e63cd8aa00cc94ad5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64861328d89d08de32a89fb60eee1f78"><td class="memItemLeft" align="right" valign="top"><a id="ga64861328d89d08de32a89fb60eee1f78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_BES_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga64861328d89d08de32a89fb60eee1f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1def5f4a93f7f0ed1d7c5d854471358"><td class="memItemLeft" align="right" valign="top"><a id="gab1def5f4a93f7f0ed1d7c5d854471358"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_BES_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gab1def5f4a93f7f0ed1d7c5d854471358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6257b11e599a213bf9ed81660cd56b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga6257b11e599a213bf9ed81660cd56b17">DMA_DSR_BCR_BES</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BES_SHIFT)) &amp; DMA_DSR_BCR_BES_MASK)</td></tr>
<tr class="separator:ga6257b11e599a213bf9ed81660cd56b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13eeb687ddb49b15676a60ddfbddee0d"><td class="memItemLeft" align="right" valign="top"><a id="ga13eeb687ddb49b15676a60ddfbddee0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_CE_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga13eeb687ddb49b15676a60ddfbddee0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7b8188826674cd34c5add3421efa36"><td class="memItemLeft" align="right" valign="top"><a id="gace7b8188826674cd34c5add3421efa36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DSR_BCR_CE_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gace7b8188826674cd34c5add3421efa36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf926778a7d3d3a8e31f96037f9ab0d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gaf926778a7d3d3a8e31f96037f9ab0d0e">DMA_DSR_BCR_CE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_CE_SHIFT)) &amp; DMA_DSR_BCR_CE_MASK)</td></tr>
<tr class="separator:gaf926778a7d3d3a8e31f96037f9ab0d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DCR - DMA Control Register</h2></td></tr>
<tr class="memitem:ga1e5f344c33c6cb40d3c1e0761a18569f"><td class="memItemLeft" align="right" valign="top"><a id="ga1e5f344c33c6cb40d3c1e0761a18569f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_LCH2_MASK</b>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:ga1e5f344c33c6cb40d3c1e0761a18569f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa245f27d90146588583445b590c8da"><td class="memItemLeft" align="right" valign="top"><a id="ga4fa245f27d90146588583445b590c8da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_LCH2_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4fa245f27d90146588583445b590c8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d528487ff453ad561f9c879a2bc853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga80d528487ff453ad561f9c879a2bc853">DMA_DCR_LCH2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_LCH2_SHIFT)) &amp; DMA_DCR_LCH2_MASK)</td></tr>
<tr class="separator:ga80d528487ff453ad561f9c879a2bc853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1ad8ec1d2dbb188583222b1a4d0442"><td class="memItemLeft" align="right" valign="top"><a id="ga8d1ad8ec1d2dbb188583222b1a4d0442"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_LCH1_MASK</b>&#160;&#160;&#160;(0xCU)</td></tr>
<tr class="separator:ga8d1ad8ec1d2dbb188583222b1a4d0442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7794ccc91b5f4ebe6e45a26f6dacb13b"><td class="memItemLeft" align="right" valign="top"><a id="ga7794ccc91b5f4ebe6e45a26f6dacb13b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_LCH1_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7794ccc91b5f4ebe6e45a26f6dacb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae057fb5ad2e80bffc35fe684e8892661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gae057fb5ad2e80bffc35fe684e8892661">DMA_DCR_LCH1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_LCH1_SHIFT)) &amp; DMA_DCR_LCH1_MASK)</td></tr>
<tr class="separator:gae057fb5ad2e80bffc35fe684e8892661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b016be181c05a161edb3cf1659c85e"><td class="memItemLeft" align="right" valign="top"><a id="ga87b016be181c05a161edb3cf1659c85e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_LINKCC_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga87b016be181c05a161edb3cf1659c85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a09d071e57c1cb8b3a89f102c5bd53"><td class="memItemLeft" align="right" valign="top"><a id="gac1a09d071e57c1cb8b3a89f102c5bd53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_LINKCC_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac1a09d071e57c1cb8b3a89f102c5bd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c5a682d0096224948bdc2e887a4bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gad9c5a682d0096224948bdc2e887a4bc3">DMA_DCR_LINKCC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_LINKCC_SHIFT)) &amp; DMA_DCR_LINKCC_MASK)</td></tr>
<tr class="separator:gad9c5a682d0096224948bdc2e887a4bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac0ee4daba5e6b55e3dacf8850c6d85"><td class="memItemLeft" align="right" valign="top"><a id="ga8ac0ee4daba5e6b55e3dacf8850c6d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_D_REQ_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga8ac0ee4daba5e6b55e3dacf8850c6d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d98a83ee41a26845e41b7cd8917479a"><td class="memItemLeft" align="right" valign="top"><a id="ga9d98a83ee41a26845e41b7cd8917479a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_D_REQ_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga9d98a83ee41a26845e41b7cd8917479a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476c8df5ed90b6fcb6a965e58d15c979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga476c8df5ed90b6fcb6a965e58d15c979">DMA_DCR_D_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_D_REQ_SHIFT)) &amp; DMA_DCR_D_REQ_MASK)</td></tr>
<tr class="separator:ga476c8df5ed90b6fcb6a965e58d15c979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d30381585aa7d7a13a3b5d349187781"><td class="memItemLeft" align="right" valign="top"><a id="ga0d30381585aa7d7a13a3b5d349187781"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_DMOD_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ga0d30381585aa7d7a13a3b5d349187781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83936f94b10ed7a680004a898274875c"><td class="memItemLeft" align="right" valign="top"><a id="ga83936f94b10ed7a680004a898274875c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_DMOD_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga83936f94b10ed7a680004a898274875c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9c13671b43c6561c6ee77e0158665d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gabb9c13671b43c6561c6ee77e0158665d">DMA_DCR_DMOD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_DMOD_SHIFT)) &amp; DMA_DCR_DMOD_MASK)</td></tr>
<tr class="separator:gabb9c13671b43c6561c6ee77e0158665d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1240160400703410f467f172117850f"><td class="memItemLeft" align="right" valign="top"><a id="gac1240160400703410f467f172117850f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_SMOD_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:gac1240160400703410f467f172117850f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bcd718d03993e1f6faaef56f87c317"><td class="memItemLeft" align="right" valign="top"><a id="ga72bcd718d03993e1f6faaef56f87c317"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_SMOD_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga72bcd718d03993e1f6faaef56f87c317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae478a83c676d7a843fa9e25f029def9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gae478a83c676d7a843fa9e25f029def9c">DMA_DCR_SMOD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_SMOD_SHIFT)) &amp; DMA_DCR_SMOD_MASK)</td></tr>
<tr class="separator:gae478a83c676d7a843fa9e25f029def9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaca42eb6474221a4e91f687194fafd6"><td class="memItemLeft" align="right" valign="top"><a id="gaaaca42eb6474221a4e91f687194fafd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_START_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gaaaca42eb6474221a4e91f687194fafd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b820fe50e65e5c67d14ba4d3d36c6c"><td class="memItemLeft" align="right" valign="top"><a id="ga86b820fe50e65e5c67d14ba4d3d36c6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_START_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga86b820fe50e65e5c67d14ba4d3d36c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66b6bed7583d0953f62bcf9739f5b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gac66b6bed7583d0953f62bcf9739f5b48">DMA_DCR_START</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_START_SHIFT)) &amp; DMA_DCR_START_MASK)</td></tr>
<tr class="separator:gac66b6bed7583d0953f62bcf9739f5b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7bfbe2aea8f1b41a42795ff78c4fd5"><td class="memItemLeft" align="right" valign="top"><a id="ga2b7bfbe2aea8f1b41a42795ff78c4fd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_DSIZE_MASK</b>&#160;&#160;&#160;(0x60000U)</td></tr>
<tr class="separator:ga2b7bfbe2aea8f1b41a42795ff78c4fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b04b13ff50c5d9247f9a12dd582d511"><td class="memItemLeft" align="right" valign="top"><a id="ga6b04b13ff50c5d9247f9a12dd582d511"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_DSIZE_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga6b04b13ff50c5d9247f9a12dd582d511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf044df6bf3889f7166fafff5ceab4f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gaf044df6bf3889f7166fafff5ceab4f67">DMA_DCR_DSIZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_DSIZE_SHIFT)) &amp; DMA_DCR_DSIZE_MASK)</td></tr>
<tr class="separator:gaf044df6bf3889f7166fafff5ceab4f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad93bc8cb86ddeb7a40d9cd80011f8ee7"><td class="memItemLeft" align="right" valign="top"><a id="gad93bc8cb86ddeb7a40d9cd80011f8ee7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_DINC_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gad93bc8cb86ddeb7a40d9cd80011f8ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4a7d49cd76a2821e2cf192d3a49fcd"><td class="memItemLeft" align="right" valign="top"><a id="ga9a4a7d49cd76a2821e2cf192d3a49fcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_DINC_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9a4a7d49cd76a2821e2cf192d3a49fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b9cb449f4a082b9151c4d2c3bbea8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga65b9cb449f4a082b9151c4d2c3bbea8a">DMA_DCR_DINC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_DINC_SHIFT)) &amp; DMA_DCR_DINC_MASK)</td></tr>
<tr class="separator:ga65b9cb449f4a082b9151c4d2c3bbea8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be9c16cc5eddfdd04e7820f698cd401"><td class="memItemLeft" align="right" valign="top"><a id="ga5be9c16cc5eddfdd04e7820f698cd401"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_SSIZE_MASK</b>&#160;&#160;&#160;(0x300000U)</td></tr>
<tr class="separator:ga5be9c16cc5eddfdd04e7820f698cd401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4229a9ea2db9960308edf51034836083"><td class="memItemLeft" align="right" valign="top"><a id="ga4229a9ea2db9960308edf51034836083"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_SSIZE_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga4229a9ea2db9960308edf51034836083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99e697c8ad0a82435cbf3ccce099886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gac99e697c8ad0a82435cbf3ccce099886">DMA_DCR_SSIZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_SSIZE_SHIFT)) &amp; DMA_DCR_SSIZE_MASK)</td></tr>
<tr class="separator:gac99e697c8ad0a82435cbf3ccce099886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fff4a843815ef45cffdc31104379644"><td class="memItemLeft" align="right" valign="top"><a id="ga5fff4a843815ef45cffdc31104379644"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_SINC_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga5fff4a843815ef45cffdc31104379644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73f08f2770d56b3d6fd8bf6b9ff1cb9"><td class="memItemLeft" align="right" valign="top"><a id="gad73f08f2770d56b3d6fd8bf6b9ff1cb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_SINC_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gad73f08f2770d56b3d6fd8bf6b9ff1cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4cca7ebdd28fafc626c23e579227c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga3c4cca7ebdd28fafc626c23e579227c5">DMA_DCR_SINC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_SINC_SHIFT)) &amp; DMA_DCR_SINC_MASK)</td></tr>
<tr class="separator:ga3c4cca7ebdd28fafc626c23e579227c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c12559da76c7de9d21298f3a8815f4"><td class="memItemLeft" align="right" valign="top"><a id="ga69c12559da76c7de9d21298f3a8815f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_EADREQ_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga69c12559da76c7de9d21298f3a8815f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11bbaa46006b670a6e2dcd34bd28dde"><td class="memItemLeft" align="right" valign="top"><a id="gac11bbaa46006b670a6e2dcd34bd28dde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_EADREQ_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gac11bbaa46006b670a6e2dcd34bd28dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca26d27641e4233d06613d520653944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga5ca26d27641e4233d06613d520653944">DMA_DCR_EADREQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_EADREQ_SHIFT)) &amp; DMA_DCR_EADREQ_MASK)</td></tr>
<tr class="separator:ga5ca26d27641e4233d06613d520653944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a92e7768984e640413eea5ef5da08b"><td class="memItemLeft" align="right" valign="top"><a id="gaa6a92e7768984e640413eea5ef5da08b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_AA_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:gaa6a92e7768984e640413eea5ef5da08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe71d9df8ce9ecf93c694cd325f50309"><td class="memItemLeft" align="right" valign="top"><a id="gafe71d9df8ce9ecf93c694cd325f50309"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_AA_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gafe71d9df8ce9ecf93c694cd325f50309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10824b0ee56446dfb75588739985ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gad10824b0ee56446dfb75588739985ee7">DMA_DCR_AA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_AA_SHIFT)) &amp; DMA_DCR_AA_MASK)</td></tr>
<tr class="separator:gad10824b0ee56446dfb75588739985ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0beb03627ee2982c2fd1d332118d7f"><td class="memItemLeft" align="right" valign="top"><a id="ga3c0beb03627ee2982c2fd1d332118d7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_CS_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga3c0beb03627ee2982c2fd1d332118d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa453b5d53f87d5534ca546c4c6bef60f"><td class="memItemLeft" align="right" valign="top"><a id="gaa453b5d53f87d5534ca546c4c6bef60f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_CS_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaa453b5d53f87d5534ca546c4c6bef60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0abb59f2ee7db3100b218c5e8425918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#gae0abb59f2ee7db3100b218c5e8425918">DMA_DCR_CS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_CS_SHIFT)) &amp; DMA_DCR_CS_MASK)</td></tr>
<tr class="separator:gae0abb59f2ee7db3100b218c5e8425918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a7b51a343f7ce8a595f528aae583be"><td class="memItemLeft" align="right" valign="top"><a id="gaf7a7b51a343f7ce8a595f528aae583be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_ERQ_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gaf7a7b51a343f7ce8a595f528aae583be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3838d15550b818d421a160ea57a247"><td class="memItemLeft" align="right" valign="top"><a id="gafc3838d15550b818d421a160ea57a247"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_ERQ_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gafc3838d15550b818d421a160ea57a247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5679f508c1d116a1caeac40591e72a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga5679f508c1d116a1caeac40591e72a19">DMA_DCR_ERQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_ERQ_SHIFT)) &amp; DMA_DCR_ERQ_MASK)</td></tr>
<tr class="separator:ga5679f508c1d116a1caeac40591e72a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5427564104425fdb45a492386cf05e7"><td class="memItemLeft" align="right" valign="top"><a id="gac5427564104425fdb45a492386cf05e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_EINT_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gac5427564104425fdb45a492386cf05e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee74e1c480eec935c3864d892445db29"><td class="memItemLeft" align="right" valign="top"><a id="gaee74e1c480eec935c3864d892445db29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCR_EINT_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaee74e1c480eec935c3864d892445db29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715e71ce79ff150e5b9be7fc61a7bb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html#ga715e71ce79ff150e5b9be7fc61a7bb8f">DMA_DCR_EINT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_EINT_SHIFT)) &amp; DMA_DCR_EINT_MASK)</td></tr>
<tr class="separator:ga715e71ce79ff150e5b9be7fc61a7bb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga61f5171a3627441884096a69a3f33ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61f5171a3627441884096a69a3f33ca5">&#9670;&nbsp;</a></span>DMA_DAR_DAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DAR_DAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DAR_DAR_SHIFT)) &amp; DMA_DAR_DAR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAR - DAR </p>

</div>
</div>
<a id="gad10824b0ee56446dfb75588739985ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10824b0ee56446dfb75588739985ee7">&#9670;&nbsp;</a></span>DMA_DCR_AA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_AA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_AA_SHIFT)) &amp; DMA_DCR_AA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AA - Auto-align 0b0..Auto-align disabled 0b1..If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC. </p>

</div>
</div>
<a id="gae0abb59f2ee7db3100b218c5e8425918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0abb59f2ee7db3100b218c5e8425918">&#9670;&nbsp;</a></span>DMA_DCR_CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_CS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_CS_SHIFT)) &amp; DMA_DCR_CS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CS - Cycle Steal 0b0..DMA continuously makes read/write transfers until the BCR decrements to 0. 0b1..Forces a single read/write transfer per request. </p>

</div>
</div>
<a id="ga476c8df5ed90b6fcb6a965e58d15c979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476c8df5ed90b6fcb6a965e58d15c979">&#9670;&nbsp;</a></span>DMA_DCR_D_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_D_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_D_REQ_SHIFT)) &amp; DMA_DCR_D_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>D_REQ - Disable Request 0b0..ERQ bit is not affected. 0b1..ERQ bit is cleared when the BCR is exhausted. </p>

</div>
</div>
<a id="ga65b9cb449f4a082b9151c4d2c3bbea8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65b9cb449f4a082b9151c4d2c3bbea8a">&#9670;&nbsp;</a></span>DMA_DCR_DINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_DINC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_DINC_SHIFT)) &amp; DMA_DCR_DINC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DINC - Destination Increment 0b0..No change to the DAR after a successful transfer. 0b1..The DAR increments by 1, 2, 4 depending upon the size of the transfer. </p>

</div>
</div>
<a id="gabb9c13671b43c6561c6ee77e0158665d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb9c13671b43c6561c6ee77e0158665d">&#9670;&nbsp;</a></span>DMA_DCR_DMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_DMOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_DMOD_SHIFT)) &amp; DMA_DCR_DMOD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMOD - Destination Address Modulo 0b0000..Buffer disabled 0b0001..Circular buffer size is 16 bytes 0b0010..Circular buffer size is 32 bytes 0b0011..Circular buffer size is 64 bytes 0b0100..Circular buffer size is 128 bytes 0b0101..Circular buffer size is 256 bytes 0b0110..Circular buffer size is 512 bytes 0b0111..Circular buffer size is 1 KB 0b1000..Circular buffer size is 2 KB 0b1001..Circular buffer size is 4 KB 0b1010..Circular buffer size is 8 KB 0b1011..Circular buffer size is 16 KB 0b1100..Circular buffer size is 32 KB 0b1101..Circular buffer size is 64 KB 0b1110..Circular buffer size is 128 KB 0b1111..Circular buffer size is 256 KB </p>

</div>
</div>
<a id="gaf044df6bf3889f7166fafff5ceab4f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf044df6bf3889f7166fafff5ceab4f67">&#9670;&nbsp;</a></span>DMA_DCR_DSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_DSIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_DSIZE_SHIFT)) &amp; DMA_DCR_DSIZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSIZE - Destination Size 0b00..32-bit 0b01..8-bit 0b10..16-bit 0b11..Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation) </p>

</div>
</div>
<a id="ga5ca26d27641e4233d06613d520653944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ca26d27641e4233d06613d520653944">&#9670;&nbsp;</a></span>DMA_DCR_EADREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_EADREQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_EADREQ_SHIFT)) &amp; DMA_DCR_EADREQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EADREQ - Enable asynchronous DMA requests 0b0..Disabled 0b1..Enabled </p>

</div>
</div>
<a id="ga715e71ce79ff150e5b9be7fc61a7bb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga715e71ce79ff150e5b9be7fc61a7bb8f">&#9670;&nbsp;</a></span>DMA_DCR_EINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_EINT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_EINT_SHIFT)) &amp; DMA_DCR_EINT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EINT - Enable Interrupt on Completion of Transfer 0b0..No interrupt is generated. 0b1..Interrupt signal is enabled. </p>

</div>
</div>
<a id="ga5679f508c1d116a1caeac40591e72a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5679f508c1d116a1caeac40591e72a19">&#9670;&nbsp;</a></span>DMA_DCR_ERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_ERQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_ERQ_SHIFT)) &amp; DMA_DCR_ERQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ - Enable Peripheral Request 0b0..Peripheral request is ignored. 0b1..Enables peripheral request to initiate transfer. A software-initiated request (setting START) is always enabled. </p>

</div>
</div>
<a id="gae057fb5ad2e80bffc35fe684e8892661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae057fb5ad2e80bffc35fe684e8892661">&#9670;&nbsp;</a></span>DMA_DCR_LCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_LCH1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_LCH1_SHIFT)) &amp; DMA_DCR_LCH1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCH1 - Link Channel 1 0b00..DMA Channel 0 0b01..DMA Channel 1 0b10..DMA Channel 2 0b11..DMA Channel 3 </p>

</div>
</div>
<a id="ga80d528487ff453ad561f9c879a2bc853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80d528487ff453ad561f9c879a2bc853">&#9670;&nbsp;</a></span>DMA_DCR_LCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_LCH2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_LCH2_SHIFT)) &amp; DMA_DCR_LCH2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCH2 - Link Channel 2 0b00..DMA Channel 0 0b01..DMA Channel 1 0b10..DMA Channel 2 0b11..DMA Channel 3 </p>

</div>
</div>
<a id="gad9c5a682d0096224948bdc2e887a4bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9c5a682d0096224948bdc2e887a4bc3">&#9670;&nbsp;</a></span>DMA_DCR_LINKCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_LINKCC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_LINKCC_SHIFT)) &amp; DMA_DCR_LINKCC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LINKCC - Link Channel Control 0b00..No channel-to-channel linking 0b01..Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to 0. 0b10..Perform a link to channel LCH1 after each cycle-steal transfer 0b11..Perform a link to channel LCH1 after the BCR decrements to 0. </p>

</div>
</div>
<a id="ga3c4cca7ebdd28fafc626c23e579227c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c4cca7ebdd28fafc626c23e579227c5">&#9670;&nbsp;</a></span>DMA_DCR_SINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_SINC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_SINC_SHIFT)) &amp; DMA_DCR_SINC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SINC - Source Increment 0b0..No change to SAR after a successful transfer. 0b1..The SAR increments by 1, 2, 4 as determined by the transfer size. </p>

</div>
</div>
<a id="gae478a83c676d7a843fa9e25f029def9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae478a83c676d7a843fa9e25f029def9c">&#9670;&nbsp;</a></span>DMA_DCR_SMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_SMOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_SMOD_SHIFT)) &amp; DMA_DCR_SMOD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMOD - Source Address Modulo 0b0000..Buffer disabled 0b0001..Circular buffer size is 16 bytes. 0b0010..Circular buffer size is 32 bytes. 0b0011..Circular buffer size is 64 bytes. 0b0100..Circular buffer size is 128 bytes. 0b0101..Circular buffer size is 256 bytes. 0b0110..Circular buffer size is 512 bytes. 0b0111..Circular buffer size is 1 KB. 0b1000..Circular buffer size is 2 KB. 0b1001..Circular buffer size is 4 KB. 0b1010..Circular buffer size is 8 KB. 0b1011..Circular buffer size is 16 KB. 0b1100..Circular buffer size is 32 KB. 0b1101..Circular buffer size is 64 KB. 0b1110..Circular buffer size is 128 KB. 0b1111..Circular buffer size is 256 KB. </p>

</div>
</div>
<a id="gac99e697c8ad0a82435cbf3ccce099886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac99e697c8ad0a82435cbf3ccce099886">&#9670;&nbsp;</a></span>DMA_DCR_SSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_SSIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_SSIZE_SHIFT)) &amp; DMA_DCR_SSIZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSIZE - Source Size 0b00..32-bit 0b01..8-bit 0b10..16-bit 0b11..Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation) </p>

</div>
</div>
<a id="gac66b6bed7583d0953f62bcf9739f5b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac66b6bed7583d0953f62bcf9739f5b48">&#9670;&nbsp;</a></span>DMA_DCR_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCR_START</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DCR_START_SHIFT)) &amp; DMA_DCR_START_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>START - Start Transfer 0b0..DMA inactive 0b1..The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0. </p>

</div>
</div>
<a id="gaa1f47d8804ae4a1f26265869b29a3a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1f47d8804ae4a1f26265869b29a3a36">&#9670;&nbsp;</a></span>DMA_DSR_BCR_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR_BCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BCR_SHIFT)) &amp; DMA_DSR_BCR_BCR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BCR - BCR </p>

</div>
</div>
<a id="ga6ea6e06351bf5e63cd8aa00cc94ad5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea6e06351bf5e63cd8aa00cc94ad5fe">&#9670;&nbsp;</a></span>DMA_DSR_BCR_BED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR_BED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BED_SHIFT)) &amp; DMA_DSR_BCR_BED_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BED - Bus Error on Destination 0b0..No bus error occurred. 0b1..The DMA channel terminated with a bus error during the write portion of a transfer. </p>

</div>
</div>
<a id="ga6257b11e599a213bf9ed81660cd56b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6257b11e599a213bf9ed81660cd56b17">&#9670;&nbsp;</a></span>DMA_DSR_BCR_BES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR_BES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BES_SHIFT)) &amp; DMA_DSR_BCR_BES_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BES - Bus Error on Source 0b0..No bus error occurred. 0b1..The DMA channel terminated with a bus error during the read portion of a transfer. </p>

</div>
</div>
<a id="gaa4547c9bbe3b978b4b7e7154b68b416b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4547c9bbe3b978b4b7e7154b68b416b">&#9670;&nbsp;</a></span>DMA_DSR_BCR_BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR_BSY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_BSY_SHIFT)) &amp; DMA_DSR_BCR_BSY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BSY - Busy 0b0..DMA channel is inactive. Cleared when the DMA has finished the last transaction. 0b1..BSY is set the first time the channel is enabled after a transfer is initiated. </p>

</div>
</div>
<a id="gaf926778a7d3d3a8e31f96037f9ab0d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf926778a7d3d3a8e31f96037f9ab0d0e">&#9670;&nbsp;</a></span>DMA_DSR_BCR_CE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR_CE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_CE_SHIFT)) &amp; DMA_DSR_BCR_CE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CE - Configuration Error 0b0..No configuration error exists. 0b1..A configuration error has occurred. </p>

</div>
</div>
<a id="gabce1208a3f9255c41fa7cbabdd2c4469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabce1208a3f9255c41fa7cbabdd2c4469">&#9670;&nbsp;</a></span>DMA_DSR_BCR_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR_DONE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_DONE_SHIFT)) &amp; DMA_DSR_BCR_DONE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DONE - Transactions Done 0b0..DMA transfer is not yet complete. Writing a 0 has no effect. 0b1..DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits. </p>

</div>
</div>
<a id="ga00d940be4f5f290d9dedfe7d68ba9c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00d940be4f5f290d9dedfe7d68ba9c4c">&#9670;&nbsp;</a></span>DMA_DSR_BCR_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DSR_BCR_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DSR_BCR_REQ_SHIFT)) &amp; DMA_DSR_BCR_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ - Request 0b0..No request is pending or the channel is currently active. Cleared when the channel is selected. 0b1..The DMA channel has a transfer remaining and the channel is not selected. </p>

</div>
</div>
<a id="ga68e0d9de2ef332cbd1a302d177a29848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68e0d9de2ef332cbd1a302d177a29848">&#9670;&nbsp;</a></span>DMA_SAR_SAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SAR_SAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_SAR_SAR_SHIFT)) &amp; DMA_SAR_SAR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAR - SAR </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
