INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rudi/Desktop/GitHub/Adder/Adder/Adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rudi/Desktop/GitHub/Adder/Adder/Adder.srcs/sim_1/new/add_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sim
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/Rudi/Desktop/GitHub/Adder/Adder/Adder.srcs/sim_1/new/add_sim.v:33]
