

================================================================
== Vivado HLS Report for 'maxpool_4'
================================================================
* Date:           Thu Nov  8 11:27:53 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.465|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7393|  7393|  7393|  7393|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  7392|  7392|       462|          -|          -|    16|    no    |
        | + Loop 1.1              |   460|   460|        92|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |    90|    90|        18|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1      |    16|    16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     6|     6|         3|          -|          -|     2|    no    |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    342|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    107|
|Register         |        -|      -|     177|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     243|    688|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |conv1_fcmp_32ns_3dEe_U54  |conv1_fcmp_32ns_3dEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_178_p2          |     +    |      0|  0|  15|           5|           1|
    |h_1_fu_242_p2          |     +    |      0|  0|  12|           3|           1|
    |i_11_fu_313_p2         |     +    |      0|  0|  10|           2|           1|
    |j_7_fu_383_p2          |     +    |      0|  0|  10|           2|           1|
    |tmp_2_fu_319_p2        |     +    |      0|  0|  13|           4|           4|
    |tmp_41_fu_212_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_43_fu_230_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp_44_fu_260_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp_45_fu_277_p2       |     +    |      0|  0|  14|          10|          10|
    |tmp_46_fu_363_p2       |     +    |      0|  0|  14|          10|          10|
    |tmp_47_fu_328_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_48_fu_353_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_49_fu_398_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_4_fu_389_p2        |     +    |      0|  0|  13|           4|           4|
    |w_1_fu_289_p2          |     +    |      0|  0|  12|           3|           1|
    |tmp_18_fu_479_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp_20_fu_485_p2       |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_307_p2    |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_283_p2    |   icmp   |      0|  0|   9|           3|           3|
    |exitcond3_fu_236_p2    |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_fu_172_p2    |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_377_p2     |   icmp   |      0|  0|   9|           2|           3|
    |notlhs6_fu_461_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_443_p2       |   icmp   |      0|  0|  11|           8|           2|
    |notrhs7_fu_467_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_449_p2       |   icmp   |      0|  0|  18|          23|           1|
    |tmp_16_fu_455_p2       |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_473_p2       |    or    |      0|  0|   2|           1|           1|
    |max_value_2_fu_491_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 342|         183|         151|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |c_reg_86             |   9|          2|    5|         10|
    |h_reg_97             |   9|          2|    3|          6|
    |i_reg_133            |   9|          2|    2|          4|
    |j_reg_156            |   9|          2|    2|          4|
    |max_value_1_reg_144  |   9|          2|   32|         64|
    |max_value_reg_120    |   9|          2|   32|         64|
    |w_reg_108            |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 107|         23|   80|        167|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_1_reg_501          |   5|   0|    5|          0|
    |c_reg_86             |   5|   0|    5|          0|
    |h_1_reg_519          |   3|   0|    3|          0|
    |h_reg_97             |   3|   0|    3|          0|
    |i_11_reg_550         |   2|   0|    2|          0|
    |i_reg_133            |   2|   0|    2|          0|
    |input_load_reg_573   |  32|   0|   32|          0|
    |j_7_reg_563          |   2|   0|    2|          0|
    |j_reg_156            |   2|   0|    2|          0|
    |max_value_1_reg_144  |  32|   0|   32|          0|
    |max_value_reg_120    |  32|   0|   32|          0|
    |tmp_41_reg_506       |   8|   0|    9|          1|
    |tmp_43_reg_511       |   8|   0|    8|          0|
    |tmp_45_reg_529       |  10|   0|   10|          0|
    |tmp_48_reg_555       |  11|   0|   12|          1|
    |tmp_9_reg_542        |   3|   0|    4|          1|
    |tmp_s_reg_524        |   3|   0|    4|          1|
    |w_1_reg_537          |   3|   0|    3|          0|
    |w_reg_108            |   3|   0|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 177|   0|  181|          4|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   maxpool_4  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   maxpool_4  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   maxpool_4  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   maxpool_4  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   maxpool_4  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   maxpool_4  | return value |
|input_r_address0   | out |   11|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    9|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:197]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%c = phi i5 [ 0, %0 ], [ %c_1, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %c, -16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:197]   --->   Operation 11 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%c_1 = add i5 %c, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:197]   --->   Operation 13 'add' 'c_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %2, label %.preheader7.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:197]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %c to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:197]   --->   Operation 15 'zext' 'tmp_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %c, i3 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:197]   --->   Operation 16 'bitconcatenate' 'tmp_39' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %tmp_39 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:197]   --->   Operation 17 'zext' 'p_shl1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_40 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %c, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:197]   --->   Operation 18 'bitconcatenate' 'tmp_40' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i6 %tmp_40 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 19 'zext' 'p_shl2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.91ns)   --->   "%tmp_41 = add i9 %p_shl2_cast, %p_shl1_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 20 'add' 'tmp_41' <Predicate = (!exitcond4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_42 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %c, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:197]   --->   Operation 21 'bitconcatenate' 'tmp_42' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %tmp_42 to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 22 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.87ns)   --->   "%tmp_43 = add i8 %tmp_cast, %p_shl_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 23 'add' 'tmp_43' <Predicate = (!exitcond4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:198]   --->   Operation 24 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:209]   --->   Operation 25 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%h = phi i3 [ 0, %.preheader7.preheader ], [ %h_1, %.preheader7.loopexit ]"   --->   Operation 26 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %h, -3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:198]   --->   Operation 27 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 28 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.65ns)   --->   "%h_1 = add i3 %h, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:198]   --->   Operation 29 'add' 'h_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:198]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i3 %h to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 32 'zext' 'tmp_8_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.91ns)   --->   "%tmp_44 = add i8 %tmp_8_cast, %tmp_43" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 33 'add' 'tmp_44' <Predicate = (!exitcond3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i8 %tmp_44 to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 34 'zext' 'tmp_62_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_44, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 35 'bitconcatenate' 'p_shl3_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.73ns)   --->   "%tmp_45 = add i10 %p_shl3_cast, %tmp_62_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 36 'add' 'tmp_45' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:199]   --->   Operation 37 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 38 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%w = phi i3 [ %w_1, %1 ], [ 0, %.preheader6.preheader ]"   --->   Operation 39 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %w, -3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:199]   --->   Operation 40 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 41 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.65ns)   --->   "%w_1 = add i3 %w, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:199]   --->   Operation 42 'add' 'w_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:199]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 44 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:202]   --->   Operation 45 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 46 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.10>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%max_value = phi float [ 0xC26D1A94A0000000, %.preheader5.preheader ], [ %max_value_1, %.preheader5.loopexit ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 47 'phi' 'max_value' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %.preheader5.preheader ], [ %i_11, %.preheader5.loopexit ]"   --->   Operation 48 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i_cast2 = zext i2 %i to i4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:202]   --->   Operation 49 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i, -2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:202]   --->   Operation 50 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 51 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.56ns)   --->   "%i_11 = add i2 %i, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:202]   --->   Operation 52 'add' 'i_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %.preheader.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:202]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.73ns)   --->   "%tmp_2 = add i4 %tmp_s, %i_cast2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 54 'add' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i4 %tmp_2 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 55 'zext' 'tmp_3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.82ns)   --->   "%tmp_47 = add i9 %tmp_3_cast, %tmp_41" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 56 'add' 'tmp_47' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_47, i3 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 57 'bitconcatenate' 'p_shl4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_47, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 58 'bitconcatenate' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %tmp to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 59 'zext' 'p_shl5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.54ns)   --->   "%tmp_48 = add i12 %p_shl4_cast, %p_shl5_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 60 'add' 'tmp_48' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:204]   --->   Operation 61 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i3 %w to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 62 'zext' 'tmp_1_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.73ns)   --->   "%tmp_46 = add i10 %tmp_45, %tmp_1_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 63 'add' 'tmp_46' <Predicate = (exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_65_cast = zext i10 %tmp_46 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 64 'zext' 'tmp_65_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [400 x float]* %output_r, i64 0, i64 %tmp_65_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 65 'getelementptr' 'output_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.25ns)   --->   "store float %max_value, float* %output_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:207]   --->   Operation 66 'store' <Predicate = (exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:199]   --->   Operation 67 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.53>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%max_value_1 = phi float [ %max_value_2, %._crit_edge ], [ %max_value, %.preheader.preheader ]"   --->   Operation 68 'phi' 'max_value_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%j = phi i2 [ %j_7, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%j_cast1 = zext i2 %j to i4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:204]   --->   Operation 70 'zext' 'j_cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %j, -2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:204]   --->   Operation 71 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 72 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.56ns)   --->   "%j_7 = add i2 %j, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:204]   --->   Operation 73 'add' 'j_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %._crit_edge" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:204]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.73ns)   --->   "%tmp_4 = add i4 %j_cast1, %tmp_9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 75 'add' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i4 %tmp_4 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 76 'zext' 'tmp_5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.54ns)   --->   "%tmp_49 = add i12 %tmp_48, %tmp_5_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 77 'add' 'tmp_49' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i12 %tmp_49 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 78 'zext' 'tmp_70_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1600 x float]* %input_r, i64 0, i64 %tmp_70_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 79 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 80 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 81 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 82 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 82 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 8.46>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%max_value_1_to_int = bitcast float %max_value_1 to i32" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 83 'bitcast' 'max_value_1_to_int' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_value_1_to_int, i32 23, i32 30)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 84 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i32 %max_value_1_to_int to i23" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 85 'trunc' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%input_load_to_int = bitcast float %input_load to i32" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 86 'bitcast' 'input_load_to_int' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_to_int, i32 23, i32 30)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 87 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %input_load_to_int to i23" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 88 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_12, -1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 89 'icmp' 'notlhs' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_22, 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 90 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_16 = or i1 %notrhs, %notlhs" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 91 'or' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (1.55ns)   --->   "%notlhs6 = icmp ne i8 %tmp_14, -1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 92 'icmp' 'notlhs6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (2.44ns)   --->   "%notrhs7 = icmp eq i23 %tmp_23, 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 93 'icmp' 'notrhs7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_17 = or i1 %notrhs7, %notlhs6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 94 'or' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_18 = and i1 %tmp_16, %tmp_17" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 95 'and' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ogt float %max_value_1, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 96 'fcmp' 'tmp_19' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_20 = and i1 %tmp_18, %tmp_19" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 97 'and' 'tmp_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_value_2 = select i1 %tmp_20, float %max_value_1, float %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:205]   --->   Operation 98 'select' 'max_value_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:204]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9         (br               ) [ 011111111]
c                  (phi              ) [ 001000000]
exitcond4          (icmp             ) [ 001111111]
empty              (speclooptripcount) [ 000000000]
c_1                (add              ) [ 011111111]
StgValue_14        (br               ) [ 000000000]
tmp_cast           (zext             ) [ 000000000]
tmp_39             (bitconcatenate   ) [ 000000000]
p_shl1_cast        (zext             ) [ 000000000]
tmp_40             (bitconcatenate   ) [ 000000000]
p_shl2_cast        (zext             ) [ 000000000]
tmp_41             (add              ) [ 000111111]
tmp_42             (bitconcatenate   ) [ 000000000]
p_shl_cast         (zext             ) [ 000000000]
tmp_43             (add              ) [ 000111111]
StgValue_24        (br               ) [ 001111111]
StgValue_25        (ret              ) [ 000000000]
h                  (phi              ) [ 000100000]
exitcond3          (icmp             ) [ 001111111]
empty_18           (speclooptripcount) [ 000000000]
h_1                (add              ) [ 001111111]
StgValue_30        (br               ) [ 000000000]
tmp_s              (bitconcatenate   ) [ 000011111]
tmp_8_cast         (zext             ) [ 000000000]
tmp_44             (add              ) [ 000000000]
tmp_62_cast        (zext             ) [ 000000000]
p_shl3_cast        (bitconcatenate   ) [ 000000000]
tmp_45             (add              ) [ 000011111]
StgValue_37        (br               ) [ 001111111]
StgValue_38        (br               ) [ 011111111]
w                  (phi              ) [ 000011111]
exitcond2          (icmp             ) [ 001111111]
empty_19           (speclooptripcount) [ 000000000]
w_1                (add              ) [ 001111111]
StgValue_43        (br               ) [ 000000000]
tmp_9              (bitconcatenate   ) [ 000001111]
StgValue_45        (br               ) [ 001111111]
StgValue_46        (br               ) [ 001111111]
max_value          (phi              ) [ 000001111]
i                  (phi              ) [ 000001000]
i_cast2            (zext             ) [ 000000000]
exitcond1          (icmp             ) [ 001111111]
empty_20           (speclooptripcount) [ 000000000]
i_11               (add              ) [ 001111111]
StgValue_53        (br               ) [ 000000000]
tmp_2              (add              ) [ 000000000]
tmp_3_cast         (zext             ) [ 000000000]
tmp_47             (add              ) [ 000000000]
p_shl4_cast        (bitconcatenate   ) [ 000000000]
tmp                (bitconcatenate   ) [ 000000000]
p_shl5_cast        (zext             ) [ 000000000]
tmp_48             (add              ) [ 000000111]
StgValue_61        (br               ) [ 001111111]
tmp_1_cast         (zext             ) [ 000000000]
tmp_46             (add              ) [ 000000000]
tmp_65_cast        (zext             ) [ 000000000]
output_addr        (getelementptr    ) [ 000000000]
StgValue_66        (store            ) [ 000000000]
StgValue_67        (br               ) [ 001111111]
max_value_1        (phi              ) [ 001111111]
j                  (phi              ) [ 000000100]
j_cast1            (zext             ) [ 000000000]
exitcond           (icmp             ) [ 001111111]
empty_21           (speclooptripcount) [ 000000000]
j_7                (add              ) [ 001111111]
StgValue_74        (br               ) [ 000000000]
tmp_4              (add              ) [ 000000000]
tmp_5_cast         (zext             ) [ 000000000]
tmp_49             (add              ) [ 000000000]
tmp_70_cast        (zext             ) [ 000000000]
input_addr         (getelementptr    ) [ 000000010]
StgValue_81        (br               ) [ 001111111]
input_load         (load             ) [ 000000001]
max_value_1_to_int (bitcast          ) [ 000000000]
tmp_12             (partselect       ) [ 000000000]
tmp_22             (trunc            ) [ 000000000]
input_load_to_int  (bitcast          ) [ 000000000]
tmp_14             (partselect       ) [ 000000000]
tmp_23             (trunc            ) [ 000000000]
notlhs             (icmp             ) [ 000000000]
notrhs             (icmp             ) [ 000000000]
tmp_16             (or               ) [ 000000000]
notlhs6            (icmp             ) [ 000000000]
notrhs7            (icmp             ) [ 000000000]
tmp_17             (or               ) [ 000000000]
tmp_18             (and              ) [ 000000000]
tmp_19             (fcmp             ) [ 000000000]
tmp_20             (and              ) [ 000000000]
max_value_2        (select           ) [ 001111111]
StgValue_99        (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="output_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="10" slack="0"/>
<pin id="64" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="StgValue_66_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="9" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="12" slack="0"/>
<pin id="77" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="86" class="1005" name="c_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="1"/>
<pin id="88" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="c_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="h_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="1"/>
<pin id="99" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="h_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="w_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="w_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="120" class="1005" name="max_value_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="max_value_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="32" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_value/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="1"/>
<pin id="135" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="2" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="max_value_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value_1 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="max_value_1_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_value_1/6 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="1"/>
<pin id="158" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_19_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exitcond4_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="c_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_39_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_shl1_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_40_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_shl2_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_41_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_42_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_shl_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_43_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="h_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_8_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_44_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="1"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_62_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_shl3_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_45_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="exitcond2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="w_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_1/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_9_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_cast2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="exitcond1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_11_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="2"/>
<pin id="321" dir="0" index="1" bw="2" slack="0"/>
<pin id="322" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_3_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_47_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="3"/>
<pin id="331" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_shl4_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="9" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_shl5_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_48_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="0"/>
<pin id="356" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_1_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="1"/>
<pin id="361" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_46_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="2"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_65_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_cast/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="j_cast1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="exitcond_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="0" index="1" bw="2" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="j_7_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="2"/>
<pin id="392" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_5_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_49_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="1"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_70_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="max_value_1_to_int_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_value_1_to_int/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_12_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="0" index="3" bw="6" slack="0"/>
<pin id="417" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_22_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="input_load_to_int_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_load_to_int/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_14_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="0" index="3" bw="6" slack="0"/>
<pin id="434" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_23_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="notlhs_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="notrhs_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="23" slack="0"/>
<pin id="451" dir="0" index="1" bw="23" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_16_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="notlhs6_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="notrhs7_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="23" slack="0"/>
<pin id="469" dir="0" index="1" bw="23" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs7/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_17_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_18_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_20_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="max_value_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="2"/>
<pin id="494" dir="0" index="2" bw="32" slack="1"/>
<pin id="495" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value_2/8 "/>
</bind>
</comp>

<comp id="501" class="1005" name="c_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_41_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="3"/>
<pin id="508" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_43_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="519" class="1005" name="h_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_s_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="2"/>
<pin id="526" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_45_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="2"/>
<pin id="531" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="537" class="1005" name="w_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="0"/>
<pin id="539" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_9_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="2"/>
<pin id="544" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="550" class="1005" name="i_11_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_48_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="1"/>
<pin id="557" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="563" class="1005" name="j_7_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="568" class="1005" name="input_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="1"/>
<pin id="570" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="573" class="1005" name="input_load_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="580" class="1005" name="max_value_2_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="48" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="48" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="67" pin=1"/></net>

<net id="132"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="154"><net_src comp="120" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="144" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="90" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="90" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="90" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="90" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="90" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="196" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="90" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="184" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="101" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="101" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="101" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="101" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="260" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="265" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="112" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="112" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="112" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="137" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="137" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="137" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="303" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="44" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="16" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="46" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="328" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="20" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="341" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="333" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="108" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="376"><net_src comp="160" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="160" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="160" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="42" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="373" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="411"><net_src comp="144" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="425"><net_src comp="408" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="435"><net_src comp="50" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="52" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="54" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="426" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="412" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="56" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="422" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="58" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="443" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="429" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="56" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="439" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="58" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="461" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="455" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="167" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="144" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="504"><net_src comp="178" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="509"><net_src comp="212" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="514"><net_src comp="230" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="522"><net_src comp="242" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="527"><net_src comp="248" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="532"><net_src comp="277" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="540"><net_src comp="289" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="545"><net_src comp="295" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="553"><net_src comp="313" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="558"><net_src comp="353" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="566"><net_src comp="383" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="571"><net_src comp="73" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="576"><net_src comp="80" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="579"><net_src comp="573" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="583"><net_src comp="491" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: maxpool_4 : input_r | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		c_1 : 1
		StgValue_14 : 2
		tmp_cast : 1
		tmp_39 : 1
		p_shl1_cast : 2
		tmp_40 : 1
		p_shl2_cast : 2
		tmp_41 : 3
		tmp_42 : 1
		p_shl_cast : 2
		tmp_43 : 3
	State 3
		exitcond3 : 1
		h_1 : 1
		StgValue_30 : 2
		tmp_s : 1
		tmp_8_cast : 1
		tmp_44 : 2
		tmp_62_cast : 3
		p_shl3_cast : 3
		tmp_45 : 4
	State 4
		exitcond2 : 1
		w_1 : 1
		StgValue_43 : 2
		tmp_9 : 1
	State 5
		i_cast2 : 1
		exitcond1 : 1
		i_11 : 1
		StgValue_53 : 2
		tmp_2 : 2
		tmp_3_cast : 3
		tmp_47 : 4
		p_shl4_cast : 5
		tmp : 5
		p_shl5_cast : 6
		tmp_48 : 7
		tmp_46 : 1
		tmp_65_cast : 2
		output_addr : 3
		StgValue_66 : 4
	State 6
		j_cast1 : 1
		exitcond : 1
		j_7 : 1
		StgValue_74 : 2
		tmp_4 : 2
		tmp_5_cast : 3
		tmp_49 : 4
		tmp_70_cast : 5
		input_addr : 6
		input_load : 7
	State 7
	State 8
		tmp_12 : 1
		tmp_22 : 1
		tmp_14 : 1
		tmp_23 : 1
		notlhs : 2
		notrhs : 2
		tmp_16 : 3
		notlhs6 : 2
		notrhs7 : 2
		tmp_17 : 3
		tmp_18 : 3
		tmp_20 : 3
		max_value_2 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |    tmp_19_fu_167   |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |     c_1_fu_178     |    0    |    0    |    15   |
|          |    tmp_41_fu_212   |    0    |    0    |    15   |
|          |    tmp_43_fu_230   |    0    |    0    |    15   |
|          |     h_1_fu_242     |    0    |    0    |    12   |
|          |    tmp_44_fu_260   |    0    |    0    |    15   |
|          |    tmp_45_fu_277   |    0    |    0    |    14   |
|          |     w_1_fu_289     |    0    |    0    |    12   |
|    add   |     i_11_fu_313    |    0    |    0    |    10   |
|          |    tmp_2_fu_319    |    0    |    0    |    13   |
|          |    tmp_47_fu_328   |    0    |    0    |    15   |
|          |    tmp_48_fu_353   |    0    |    0    |    12   |
|          |    tmp_46_fu_363   |    0    |    0    |    14   |
|          |     j_7_fu_383     |    0    |    0    |    10   |
|          |    tmp_4_fu_389    |    0    |    0    |    13   |
|          |    tmp_49_fu_398   |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond4_fu_172  |    0    |    0    |    11   |
|          |  exitcond3_fu_236  |    0    |    0    |    9    |
|          |  exitcond2_fu_283  |    0    |    0    |    9    |
|          |  exitcond1_fu_307  |    0    |    0    |    8    |
|   icmp   |   exitcond_fu_377  |    0    |    0    |    8    |
|          |    notlhs_fu_443   |    0    |    0    |    11   |
|          |    notrhs_fu_449   |    0    |    0    |    18   |
|          |   notlhs6_fu_461   |    0    |    0    |    11   |
|          |   notrhs7_fu_467   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  select  | max_value_2_fu_491 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    or    |    tmp_16_fu_455   |    0    |    0    |    2    |
|          |    tmp_17_fu_473   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |    tmp_18_fu_479   |    0    |    0    |    2    |
|          |    tmp_20_fu_485   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |   tmp_cast_fu_184  |    0    |    0    |    0    |
|          | p_shl1_cast_fu_196 |    0    |    0    |    0    |
|          | p_shl2_cast_fu_208 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_226 |    0    |    0    |    0    |
|          |  tmp_8_cast_fu_256 |    0    |    0    |    0    |
|          | tmp_62_cast_fu_265 |    0    |    0    |    0    |
|   zext   |   i_cast2_fu_303   |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_324 |    0    |    0    |    0    |
|          | p_shl5_cast_fu_349 |    0    |    0    |    0    |
|          |  tmp_1_cast_fu_359 |    0    |    0    |    0    |
|          | tmp_65_cast_fu_368 |    0    |    0    |    0    |
|          |   j_cast1_fu_373   |    0    |    0    |    0    |
|          |  tmp_5_cast_fu_394 |    0    |    0    |    0    |
|          | tmp_70_cast_fu_403 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_39_fu_188   |    0    |    0    |    0    |
|          |    tmp_40_fu_200   |    0    |    0    |    0    |
|          |    tmp_42_fu_218   |    0    |    0    |    0    |
|bitconcatenate|    tmp_s_fu_248    |    0    |    0    |    0    |
|          | p_shl3_cast_fu_269 |    0    |    0    |    0    |
|          |    tmp_9_fu_295    |    0    |    0    |    0    |
|          | p_shl4_cast_fu_333 |    0    |    0    |    0    |
|          |     tmp_fu_341     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_12_fu_412   |    0    |    0    |    0    |
|          |    tmp_14_fu_429   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_22_fu_422   |    0    |    0    |    0    |
|          |    tmp_23_fu_439   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |    66   |   579   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    c_1_reg_501    |    5   |
|      c_reg_86     |    5   |
|    h_1_reg_519    |    3   |
|      h_reg_97     |    3   |
|    i_11_reg_550   |    2   |
|     i_reg_133     |    2   |
| input_addr_reg_568|   11   |
| input_load_reg_573|   32   |
|    j_7_reg_563    |    2   |
|     j_reg_156     |    2   |
|max_value_1_reg_144|   32   |
|max_value_2_reg_580|   32   |
| max_value_reg_120 |   32   |
|   tmp_41_reg_506  |    9   |
|   tmp_43_reg_511  |    8   |
|   tmp_45_reg_529  |   10   |
|   tmp_48_reg_555  |   12   |
|   tmp_9_reg_542   |    4   |
|   tmp_s_reg_524   |    4   |
|    w_1_reg_537    |    3   |
|     w_reg_108     |    3   |
+-------------------+--------+
|       Total       |   216  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_80 |  p0  |   2  |  11  |   22   ||    9    |
|     w_reg_108     |  p0  |   2  |   3  |    6   ||    9    |
| max_value_reg_120 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   92   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   579  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   282  |   606  |
+-----------+--------+--------+--------+--------+
