// Seed: 2846521116
module module_0 (
    access,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  assign module_1.id_1 = 0;
  inout wire id_3;
  output tri0 id_2;
  inout wire id_1;
  assign id_2 = 1 == 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd91,
    parameter id_10 = 32'd77
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5
  );
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire _id_1;
  parameter id_7 = (1 & -1);
  assign {1, 1, -1 == id_5, 1, 1, id_5, -1} = -1;
  wire  id_8;
  uwire id_9;
  wire  _id_10;
  assign id_9 = 1 > (id_3);
  parameter id_11 = -1'b0;
  assign id_3[-1&&-1'h0] = id_7;
  logic [-1  ==  -1 'b0 : id_10  ==  1] id_12;
  ;
  logic [-1 : -1] id_13;
  wire id_14;
  logic [-1 'b0 : id_1] id_15;
endmodule
