
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _0989_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.006666    0.023571    0.005618    2.005618 ^ rst_n (in)
                                                         rst_n (net)
                      0.023572    0.000000    2.005618 ^ input6/A (sg13g2_buf_1)
     1    0.004985    0.029732    0.063449    2.069067 ^ input6/X (sg13g2_buf_1)
                                                         net6 (net)
                      0.029732    0.000161    2.069228 ^ fanout86/A (sg13g2_buf_1)
     4    0.042293    0.177451    0.171603    2.240830 ^ fanout86/X (sg13g2_buf_1)
                                                         net86 (net)
                      0.177458    0.000911    2.241741 ^ fanout82/A (sg13g2_buf_1)
     7    0.061097    0.253869    0.270336    2.512077 ^ fanout82/X (sg13g2_buf_1)
                                                         net82 (net)
                      0.253891    0.001985    2.514062 ^ fanout81/A (sg13g2_buf_1)
     8    0.061237    0.253967    0.290404    2.804466 ^ fanout81/X (sg13g2_buf_1)
                                                         net81 (net)
                      0.253969    0.000644    2.805110 ^ fanout80/A (sg13g2_buf_1)
     8    0.061519    0.255006    0.291826    3.096936 ^ fanout80/X (sg13g2_buf_1)
                                                         net80 (net)
                      0.255046    0.002673    3.099608 ^ _0989_/RESET_B (sg13g2_dfrbpq_1)
                                              3.099608   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.033368    0.047861    0.029974   10.029975 ^ clk (in)
                                                         clk (net)
                      0.048672    0.000000   10.029975 ^ clkbuf_0_clk/A (sg13g2_buf_16)
     8    0.177181    0.057687    0.094404   10.124378 ^ clkbuf_0_clk/X (sg13g2_buf_16)
                                                         clknet_0_clk (net)
                      0.065797    0.016009   10.140388 ^ clkbuf_3_0__f_clk/A (sg13g2_buf_16)
     6    0.032331    0.023931    0.084767   10.225154 ^ clkbuf_3_0__f_clk/X (sg13g2_buf_16)
                                                         clknet_3_0__leaf_clk (net)
                      0.023938    0.000751   10.225904 ^ _0989_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.975904   clock uncertainty
                                  0.000000    9.975904   clock reconvergence pessimism
                                 -0.191206    9.784698   library recovery time
                                              9.784698   data required time
---------------------------------------------------------------------------------------------
                                              9.784698   data required time
                                             -3.099608   data arrival time
---------------------------------------------------------------------------------------------
                                              6.685090   slack (MET)


Startpoint: x_int4[2] (input port clocked by clk)
Endpoint: _1007_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.004966    0.022038    0.004161    2.004161 ^ x_int4[2] (in)
                                                         x_int4[2] (net)
                      0.022038    0.000000    2.004161 ^ input17/A (sg13g2_buf_1)
     1    0.006313    0.034715    0.066646    2.070807 ^ input17/X (sg13g2_buf_1)
                                                         net17 (net)
                      0.034716    0.000253    2.071060 ^ fanout89/A (sg13g2_buf_1)
     8    0.039293    0.165383    0.165597    2.236658 ^ fanout89/X (sg13g2_buf_1)
                                                         net89 (net)
                      0.165426    0.002219    2.238877 ^ fanout88/A (sg13g2_buf_1)
     8    0.038455    0.162575    0.209099    2.447976 ^ fanout88/X (sg13g2_buf_1)
                                                         net88 (net)
                      0.162597    0.001553    2.449529 ^ _0603_/A (sg13g2_nand2_1)
     2    0.012270    0.102991    0.130155    2.579684 v _0603_/Y (sg13g2_nand2_1)
                                                         _0147_ (net)
                      0.102991    0.000199    2.579883 v _0606_/B (sg13g2_xnor2_1)
     1    0.008164    0.076985    0.135547    2.715430 v _0606_/Y (sg13g2_xnor2_1)
                                                         _0150_ (net)
                      0.076985    0.000302    2.715731 v _0607_/B (sg13g2_xnor2_1)
     2    0.010865    0.123926    0.129298    2.845029 ^ _0607_/Y (sg13g2_xnor2_1)
                                                         _0151_ (net)
                      0.123926    0.000367    2.845397 ^ _0609_/B (sg13g2_xnor2_1)
     2    0.012232    0.137065    0.155009    3.000406 ^ _0609_/Y (sg13g2_xnor2_1)
                                                         _0153_ (net)
                      0.137067    0.000408    3.000814 ^ _0610_/B (sg13g2_xor2_1)
     2    0.011873    0.122703    0.180562    3.181376 ^ _0610_/X (sg13g2_xor2_1)
                                                         _0154_ (net)
                      0.122705    0.000388    3.181763 ^ _0612_/B (sg13g2_xnor2_1)
     2    0.012273    0.137188    0.154899    3.336662 ^ _0612_/Y (sg13g2_xnor2_1)
                                                         _0156_ (net)
                      0.137189    0.000303    3.336965 ^ _0613_/B (sg13g2_xor2_1)
     3    0.013695    0.145066    0.191256    3.528221 ^ _0613_/X (sg13g2_xor2_1)
                                                         _0157_ (net)
                      0.145066    0.000284    3.528505 ^ _0617_/A (sg13g2_xnor2_1)
     3    0.015444    0.170445    0.184779    3.713284 ^ _0617_/Y (sg13g2_xnor2_1)
                                                         _0161_ (net)
                      0.170498    0.000430    3.713714 ^ _0624_/A2 (sg13g2_o21ai_1)
     3    0.013297    0.102251    0.141121    3.854836 v _0624_/Y (sg13g2_o21ai_1)
                                                         _0167_ (net)
                      0.102252    0.000484    3.855319 v _0680_/A2 (sg13g2_o21ai_1)
     2    0.012598    0.160030    0.174568    4.029888 ^ _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.160035    0.000677    4.030564 ^ _0682_/A (sg13g2_nand2_1)
     4    0.018755    0.141488    0.167123    4.197688 v _0682_/Y (sg13g2_nand2_1)
                                                         _0223_ (net)
                      0.141490    0.000657    4.198344 v _0838_/B2 (sg13g2_a221oi_1)
     4    0.025268    0.369094    0.368887    4.567232 ^ _0838_/Y (sg13g2_a221oi_1)
                                                         _0371_ (net)
                      0.369100    0.001275    4.568507 ^ _0868_/A1 (sg13g2_o21ai_1)
     3    0.013920    0.139440    0.200490    4.768997 v _0868_/Y (sg13g2_o21ai_1)
                                                         _0399_ (net)
                      0.139440    0.000583    4.769579 v _0882_/A1 (sg13g2_a21oi_1)
     1    0.007961    0.095009    0.125637    4.895217 ^ _0882_/Y (sg13g2_a21oi_1)
                                                         _0412_ (net)
                      0.095009    0.000262    4.895479 ^ _0888_/A (sg13g2_xnor2_1)
     1    0.006210    0.060055    0.100508    4.995988 v _0888_/Y (sg13g2_xnor2_1)
                                                         _0418_ (net)
                      0.060060    0.000211    4.996199 v _0890_/A2 (sg13g2_o21ai_1)
     1    0.003039    0.101183    0.088779    5.084979 ^ _0890_/Y (sg13g2_o21ai_1)
                                                         _0019_ (net)
                      0.101183    0.000063    5.085041 ^ _1007_/D (sg13g2_dfrbpq_1)
                                              5.085041   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.033368    0.047861    0.029974   10.029975 ^ clk (in)
                                                         clk (net)
                      0.048672    0.000000   10.029975 ^ clkbuf_0_clk/A (sg13g2_buf_16)
     8    0.177181    0.057687    0.094404   10.124378 ^ clkbuf_0_clk/X (sg13g2_buf_16)
                                                         clknet_0_clk (net)
                      0.059446    0.007724   10.132103 ^ clkbuf_3_1__f_clk/A (sg13g2_buf_16)
     6    0.036737    0.024608    0.082570   10.214673 ^ clkbuf_3_1__f_clk/X (sg13g2_buf_16)
                                                         clknet_3_1__leaf_clk (net)
                      0.024613    0.000739   10.215412 ^ _1007_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.965412   clock uncertainty
                                  0.000000    9.965412   clock reconvergence pessimism
                                 -0.138420    9.826992   library setup time
                                              9.826992   data required time
---------------------------------------------------------------------------------------------
                                              9.826992   data required time
                                             -5.085041   data arrival time
---------------------------------------------------------------------------------------------
                                              4.741951   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
 clkload3/Y
 clkload4/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
