Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.35 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\Practicos Arquitectura\Practico5_UART\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "F:\Practicos Arquitectura\Practico5_UART\uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "F:\Practicos Arquitectura\Practico5_UART\mod_m_counter.v" into library work
Parsing module <mod_m_counter>.
Analyzing Verilog file "F:\Practicos Arquitectura\Practico5_UART\fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "F:\Practicos Arquitectura\Practico5_UART\uart.v" into library work
Parsing module <uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart>.

Elaborating module <mod_m_counter(M=326,N=9)>.
WARNING:HDLCompiler:413 - "F:\Practicos Arquitectura\Practico5_UART\mod_m_counter.v" Line 18: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <uart_rx(DBIT=8,SB_TICK=16)>.
WARNING:HDLCompiler:413 - "F:\Practicos Arquitectura\Practico5_UART\uart_rx.v" Line 72: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "F:\Practicos Arquitectura\Practico5_UART\uart_rx.v" Line 83: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "F:\Practicos Arquitectura\Practico5_UART\uart_rx.v" Line 87: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "F:\Practicos Arquitectura\Practico5_UART\uart_rx.v" Line 98: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <fifo(B=9,W=2)>.
WARNING:HDLCompiler:413 - "F:\Practicos Arquitectura\Practico5_UART\fifo.v" Line 47: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "F:\Practicos Arquitectura\Practico5_UART\fifo.v" Line 48: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:189 - "F:\Practicos Arquitectura\Practico5_UART\uart.v" Line 33: Size mismatch in connection of port <w_data>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "F:\Practicos Arquitectura\Practico5_UART\uart.v" Line 34: Size mismatch in connection of port <r_data>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "F:\Practicos Arquitectura\Practico5_UART\uart.v" Line 38: Size mismatch in connection of port <w_data>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "F:\Practicos Arquitectura\Practico5_UART\uart.v" Line 39: Size mismatch in connection of port <r_data>. Formal port size is 9-bit while actual signal size is 8-bit.

Elaborating module <uart_tx(DBIT=8,SB_TICK=16)>.
WARNING:HDLCompiler:413 - "F:\Practicos Arquitectura\Practico5_UART\uart_tx.v" Line 83: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "F:\Practicos Arquitectura\Practico5_UART\uart_tx.v" Line 97: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "F:\Practicos Arquitectura\Practico5_UART\uart_tx.v" Line 101: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "F:\Practicos Arquitectura\Practico5_UART\uart_tx.v" Line 115: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart>.
    Related source file is "F:\Practicos Arquitectura\Practico5_UART\uart.v".
        DBIT = 8
        SB_TICK = 16
        DVSR = 326
        DVSR_BIT = 9
        FIFO_W = 2
INFO:Xst:3210 - "F:\Practicos Arquitectura\Practico5_UART\uart.v" line 24: Output port <q> of the instance <baud_gen_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Practicos Arquitectura\Practico5_UART\uart.v" line 31: Output port <full> of the instance <fifo_rx_unit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <mod_m_counter>.
    Related source file is "F:\Practicos Arquitectura\Practico5_UART\mod_m_counter.v".
        N = 9
        M = 326
    Found 9-bit register for signal <r_reg>.
    Found 10-bit adder for signal <n0013[9:0]> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "F:\Practicos Arquitectura\Practico5_UART\uart_rx.v".
        DBIT = 8
        SB_TICK = 16
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_3_o_add_16_OUT> created at line 83.
    Found 4-bit adder for signal <s_reg[3]_GND_3_o_add_29_OUT> created at line 98.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "F:\Practicos Arquitectura\Practico5_UART\fifo.v".
        B = 9
        W = 2
    Found 4x9-bit dual-port RAM <Mram_array_reg> for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit adder for signal <w_ptr_succ> created at line 47.
    Found 2-bit adder for signal <r_ptr_succ> created at line 48.
    Found 2-bit comparator not equal for signal <r_ptr_reg[1]_w_ptr_reg[1]_equal_8_o> created at line 62
    Found 2-bit comparator not equal for signal <w_ptr_reg[1]_r_ptr_reg[1]_equal_10_o> created at line 72
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <fifo> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "F:\Practicos Arquitectura\Practico5_UART\uart_tx.v".
        DBIT = 8
        SB_TICK = 16
    Found 1-bit register for signal <tx_reg>.
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_6_o_add_17_OUT> created at line 97.
    Found 4-bit adder for signal <s_reg[3]_GND_6_o_add_30_OUT> created at line 115.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 59.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x9-bit dual-port RAM                                 : 2
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 1
 2-bit adder                                           : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
# Registers                                            : 16
 1-bit register                                        : 5
 2-bit register                                        : 4
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 4
 2-bit comparator not equal                            : 4
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <r_ptr_reg>: 1 register on signal <r_ptr_reg>.
The following registers are absorbed into counter <w_ptr_reg>: 1 register on signal <w_ptr_reg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_array_reg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <w_ptr_reg>     |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     addrB          | connected to signal <r_ptr_reg>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x9-bit dual-port distributed RAM                     : 2
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 1
 2-bit adder                                           : 4
 4-bit adder                                           : 2
# Counters                                             : 6
 2-bit up counter                                      : 4
 3-bit up counter                                      : 2
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 4
 2-bit comparator not equal                            : 4
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_rx_unit/FSM_0> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_tx_unit/FSM_1> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <uart> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <uart_rx> ...

Optimizing unit <fifo> ...

Optimizing unit <uart_tx> ...
WARNING:Xst:2677 - Node <fifo_tx_unit/Mram_array_reg23> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <fifo_rx_unit/Mram_array_reg23> of sequential type is unconnected in block <uart>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 1.
FlipFlop baud_gen_unit/r_reg_2 has been replicated 1 time(s)
FlipFlop baud_gen_unit/r_reg_5 has been replicated 1 time(s)
FlipFlop baud_gen_unit/r_reg_6 has been replicated 1 time(s)
FlipFlop baud_gen_unit/r_reg_8 has been replicated 1 time(s)
FlipFlop uart_rx_unit/s_reg_3 has been replicated 1 time(s)
FlipFlop uart_rx_unit/state_reg_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 160
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 9
#      LUT3                        : 31
#      LUT4                        : 21
#      LUT5                        : 27
#      LUT6                        : 66
#      MUXF7                       : 4
# FlipFlops/Latches                : 62
#      FDC                         : 49
#      FDCE                        : 10
#      FDP                         : 3
# RAMS                             : 6
#      RAM16X1D                    : 4
#      RAM32M                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 12
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  18224     0%  
 Number of Slice LUTs:                  171  out of   9112     1%  
    Number used as Logic:               155  out of   9112     1%  
    Number used as Memory:               16  out of   2176     0%  
       Number used as RAM:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    176
   Number with an unused Flip Flop:     114  out of    176    64%  
   Number with an unused LUT:             5  out of    176     2%  
   Number of fully used LUT-FF pairs:    57  out of    176    32%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 68    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.501ns (Maximum Frequency: 222.173MHz)
   Minimum input arrival time before clock: 5.022ns
   Maximum output required time after clock: 5.360ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.501ns (frequency: 222.173MHz)
  Total number of paths / destination ports: 1266 / 106
-------------------------------------------------------------------------
Delay:               4.501ns (Levels of Logic = 3)
  Source:            uart_rx_unit/s_reg_0 (FF)
  Destination:       uart_rx_unit/n_reg_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uart_rx_unit/s_reg_0 to uart_rx_unit/n_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   1.117  uart_rx_unit/s_reg_0 (uart_rx_unit/s_reg_0)
     LUT4:I0->O           16   0.254   1.182  baud_gen_unit/max_tick<8>_SW1 (N26)
     LUT5:I4->O            5   0.254   0.841  uart_rx_unit/_n0121_inv1_cepot_rstpot (uart_rx_unit/_n0121_inv1_cepot_rstpot)
     LUT3:I2->O            1   0.254   0.000  fifo_rx_unit/w_ptr_reg_0_dpot (fifo_rx_unit/w_ptr_reg_0_dpot)
     FDCE:D                    0.074          fifo_rx_unit/w_ptr_reg_0
    ----------------------------------------
    Total                      4.501ns (1.361ns logic, 3.140ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 106 / 93
-------------------------------------------------------------------------
Offset:              5.022ns (Levels of Logic = 4)
  Source:            rx (PAD)
  Destination:       uart_rx_unit/b_reg_7 (FF)
  Destination Clock: clk rising

  Data Path: rx to uart_rx_unit/b_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.494  rx_IBUF (rx_IBUF)
     LUT6:I0->O            1   0.254   0.682  uart_rx_unit/Mmux_s_next411_SW10_F (N127)
     LUT3:I2->O            1   0.254   0.682  uart_rx_unit/Mmux_s_next411_SW101 (N81)
     LUT6:I5->O            1   0.254   0.000  uart_rx_unit/b_reg_7_rstpot (uart_rx_unit/b_reg_7_rstpot)
     FDC:D                     0.074          uart_rx_unit/b_reg_7
    ----------------------------------------
    Total                      5.022ns (2.164ns logic, 2.858ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 11
-------------------------------------------------------------------------
Offset:              5.360ns (Levels of Logic = 2)
  Source:            fifo_rx_unit/r_ptr_reg_0 (FF)
  Destination:       r_data<7> (PAD)
  Source Clock:      clk rising

  Data Path: fifo_rx_unit/r_ptr_reg_0 to r_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.007  fifo_rx_unit/r_ptr_reg_0 (fifo_rx_unit/r_ptr_reg_0)
     RAM16X1D:DPRA0->DPO    1   0.235   0.681  fifo_rx_unit/Mram_array_reg21 (r_data_6_OBUF)
     OBUF:I->O                 2.912          r_data_6_OBUF (r_data<6>)
    ----------------------------------------
    Total                      5.360ns (3.672ns logic, 1.688ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.501|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.39 secs
 
--> 

Total memory usage is 257120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    3 (   0 filtered)

