Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Aug 24 16:39:53 2022
| Host         : sim-ro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.801        0.000                      0                 1193        0.120        0.000                      0                 1193        3.000        0.000                       0                   628  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.910        0.000                      0                  534        0.206        0.000                      0                  534        3.000        0.000                       0                   244  
  clk_out1_clk_wiz_0        3.801        0.000                      0                  659        0.120        0.000                      0                  659        4.130        0.000                       0                   381  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.042ns (24.106%)  route 3.281ns (75.894%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.561     5.082    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/Q
                         net (fo=2, routed)           0.644     6.245    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[5]
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.369 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.590     6.959    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.083 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.550     7.633    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.648     8.405    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.152     8.557 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.848     9.405    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.443    14.784    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                         clock pessimism              0.298    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X12Y16         FDRE (Setup_fdre_C_R)       -0.732    14.315    Inst_btn_debounce/sig_cntrs_ary_reg[2][4]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.042ns (24.106%)  route 3.281ns (75.894%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.561     5.082    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/Q
                         net (fo=2, routed)           0.644     6.245    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[5]
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.369 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.590     6.959    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.083 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.550     7.633    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.648     8.405    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.152     8.557 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.848     9.405    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.443    14.784    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                         clock pessimism              0.298    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X12Y16         FDRE (Setup_fdre_C_R)       -0.732    14.315    Inst_btn_debounce/sig_cntrs_ary_reg[2][5]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.042ns (24.106%)  route 3.281ns (75.894%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.561     5.082    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/Q
                         net (fo=2, routed)           0.644     6.245    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[5]
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.369 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.590     6.959    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.083 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.550     7.633    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.648     8.405    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.152     8.557 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.848     9.405    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.443    14.784    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/C
                         clock pessimism              0.298    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X12Y16         FDRE (Setup_fdre_C_R)       -0.732    14.315    Inst_btn_debounce/sig_cntrs_ary_reg[2][6]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.042ns (24.106%)  route 3.281ns (75.894%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.561     5.082    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/Q
                         net (fo=2, routed)           0.644     6.245    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[5]
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.369 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.590     6.959    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.083 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.550     7.633    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.648     8.405    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.152     8.557 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.848     9.405    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.443    14.784    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/C
                         clock pessimism              0.298    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X12Y16         FDRE (Setup_fdre_C_R)       -0.732    14.315    Inst_btn_debounce/sig_cntrs_ary_reg[2][7]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.042ns (24.396%)  route 3.229ns (75.604%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.561     5.082    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/Q
                         net (fo=2, routed)           0.644     6.245    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[5]
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.369 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.590     6.959    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.083 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.550     7.633    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.648     8.405    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.152     8.557 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.796     9.353    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.444    14.785    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][0]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.732    14.292    Inst_btn_debounce/sig_cntrs_ary_reg[2][0]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.042ns (24.396%)  route 3.229ns (75.604%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.561     5.082    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/Q
                         net (fo=2, routed)           0.644     6.245    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[5]
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.369 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.590     6.959    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.083 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.550     7.633    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.648     8.405    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.152     8.557 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.796     9.353    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.444    14.785    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][1]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.732    14.292    Inst_btn_debounce/sig_cntrs_ary_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.042ns (24.396%)  route 3.229ns (75.604%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.561     5.082    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/Q
                         net (fo=2, routed)           0.644     6.245    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[5]
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.369 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.590     6.959    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.083 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.550     7.633    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.648     8.405    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.152     8.557 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.796     9.353    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.444    14.785    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][2]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.732    14.292    Inst_btn_debounce/sig_cntrs_ary_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.042ns (24.396%)  route 3.229ns (75.604%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.561     5.082    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/Q
                         net (fo=2, routed)           0.644     6.245    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[5]
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.369 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.590     6.959    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.083 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.550     7.633    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.648     8.405    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.152     8.557 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.796     9.353    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.444    14.785    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][3]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.732    14.292    Inst_btn_debounce/sig_cntrs_ary_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.042ns (24.912%)  route 3.141ns (75.088%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.561     5.082    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/Q
                         net (fo=2, routed)           0.644     6.245    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[5]
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.369 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.590     6.959    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.083 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.550     7.633    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.648     8.405    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.152     8.557 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.708     9.265    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.442    14.783    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.732    14.290    Inst_btn_debounce/sig_cntrs_ary_reg[2][10]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.042ns (24.912%)  route 3.141ns (75.088%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.561     5.082    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/Q
                         net (fo=2, routed)           0.644     6.245    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[5]
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.369 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.590     6.959    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.083 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.550     7.633    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.757 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.648     8.405    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.152     8.557 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.708     9.265    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.442    14.783    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.732    14.290    Inst_btn_debounce/sig_cntrs_ary_reg[2][11]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.128     1.576 r  uartSend_reg/Q
                         net (fo=8, routed)           0.070     1.646    Inst_UART_TX_CTRL/E[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.099     1.745 r  Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.745    Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X11Y8          FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.835     1.962    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y8          FDRE (Hold_fdre_C_D)         0.091     1.539    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uartData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.297%)  route 0.169ns (50.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X12Y5          FDRE                                         r  uartData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uartData_reg[6]/Q
                         net (fo=1, routed)           0.169     1.782    Inst_UART_TX_CTRL/Q[6]
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.075     1.560    Inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uartData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  uartData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  uartData_reg[4]/Q
                         net (fo=1, routed)           0.168     1.780    Inst_UART_TX_CTRL/Q[4]
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.072     1.557    Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 strIndex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.231ns (61.703%)  route 0.143ns (38.297%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  strIndex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  strIndex_reg[4]/Q
                         net (fo=9, routed)           0.143     1.734    strIndex_reg[4]
    SLICE_X12Y5          MUXF7 (Prop_muxf7_S_O)       0.090     1.824 r  uartData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.824    uartData_reg[3]_i_1_n_0
    SLICE_X12Y5          FDRE                                         r  uartData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X12Y5          FDRE                                         r  uartData_reg[3]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X12Y5          FDRE (Hold_fdre_C_D)         0.134     1.599    uartData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.963%)  route 0.171ns (51.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X12Y5          FDRE                                         r  uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uartData_reg[3]/Q
                         net (fo=1, routed)           0.171     1.784    Inst_UART_TX_CTRL/Q[3]
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.070     1.555    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uartData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.060%)  route 0.194ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  uartData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uartData_reg[1]/Q
                         net (fo=1, routed)           0.194     1.784    Inst_UART_TX_CTRL/Q[1]
    SLICE_X11Y4          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.070     1.555    Inst_UART_TX_CTRL/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X12Y6          FDRE                                         r  uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uartData_reg[2]/Q
                         net (fo=1, routed)           0.168     1.781    Inst_UART_TX_CTRL/Q[2]
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.066     1.551    Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 strIndex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.231ns (60.700%)  route 0.150ns (39.300%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  strIndex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  strIndex_reg[4]/Q
                         net (fo=9, routed)           0.150     1.740    strIndex_reg[4]
    SLICE_X12Y4          MUXF7 (Prop_muxf7_S_O)       0.090     1.830 r  uartData_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    uartData_reg[5]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  uartData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  uartData_reg[5]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.134     1.599    uartData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uartData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.963%)  route 0.171ns (51.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  uartData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uartData_reg[5]/Q
                         net (fo=1, routed)           0.171     1.784    Inst_UART_TX_CTRL/Q[5]
    SLICE_X11Y4          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.066     1.551    Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.024%)  route 0.164ns (49.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X12Y6          FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.164     1.777    Inst_UART_TX_CTRL/Q[0]
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.046     1.531    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y12     FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y12     FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y12     FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y13     btnReg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y19     btnReg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y19     btnReg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y13     btnReg_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y12      reset_cntr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y13     btnReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y13     btnReg_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y12     FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y13     btnReg_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y13     btnReg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 2.671ns (48.889%)  route 2.792ns (51.111%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.557     5.078    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.059     6.655    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.779    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.816     8.498    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[10]
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.302     8.800 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.800    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.292 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.918    10.210    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.332    10.542 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.542    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.439    14.040    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.298    14.338    
                         clock uncertainty           -0.072    14.265    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)        0.077    14.342    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 2.671ns (48.916%)  route 2.789ns (51.084%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.557     5.078    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.059     6.655    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.779    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.816     8.498    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[10]
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.302     8.800 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.800    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.292 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.915    10.207    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.332    10.539 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.539    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.439    14.040    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.298    14.338    
                         clock uncertainty           -0.072    14.265    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)        0.081    14.346    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 2.671ns (49.652%)  route 2.708ns (50.348%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.557     5.078    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.059     6.655    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.779    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.816     8.498    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[10]
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.302     8.800 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.800    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.292 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.834    10.126    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.332    10.458 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.458    Inst_vga_ctrl/Inst_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.439    14.040    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.298    14.338    
                         clock uncertainty           -0.072    14.265    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)        0.079    14.344    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.671ns (52.147%)  route 2.451ns (47.853%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.557     5.078    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.059     6.655    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.779    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.816     8.498    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[10]
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.302     8.800 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.800    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.292 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.576     9.868    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.332    10.200 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.200    Inst_vga_ctrl/Inst_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.440    14.041    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y31          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.029    14.257    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 2.671ns (52.177%)  route 2.448ns (47.823%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.557     5.078    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.059     6.655    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.779    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.816     8.498    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[10]
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.302     8.800 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.800    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.292 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.573     9.865    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.332    10.197 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.197    Inst_vga_ctrl/Inst_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.440    14.041    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y31          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.031    14.259    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 2.671ns (53.100%)  route 2.359ns (46.900%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.557     5.078    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.059     6.655    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.779    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.816     8.498    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[10]
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.302     8.800 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.800    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.292 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.484     9.776    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.332    10.108 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.108    Inst_vga_ctrl/Inst_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.440    14.041    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y31          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.031    14.259    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 2.671ns (53.111%)  route 2.358ns (46.889%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.557     5.078    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.059     6.655    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.779    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.816     8.498    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[10]
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.302     8.800 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.800    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.292 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.483     9.775    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.332    10.107 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.107    Inst_vga_ctrl/Inst_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.440    14.041    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y31          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.032    14.260    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 2.671ns (53.171%)  route 2.352ns (46.829%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.557     5.078    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.059     6.655    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.779    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.816     8.498    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[10]
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.302     8.800 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.800    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.292 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.478     9.770    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.332    10.102 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    10.102    Inst_vga_ctrl/Inst_MouseCtl/x_pos[8]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.442    14.043    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.031    14.261    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 2.671ns (53.214%)  route 2.348ns (46.786%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.557     5.078    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.059     6.655    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.779    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.816     8.498    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[10]
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.302     8.800 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.800    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.292 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.474     9.766    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X9Y32          LUT5 (Prop_lut5_I3_O)        0.332    10.098 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.098    Inst_vga_ctrl/Inst_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.442    14.043    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.029    14.259    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 2.671ns (53.333%)  route 2.337ns (46.667%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.557     5.078    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y30         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.059     6.655    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.779    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.816     8.498    Inst_vga_ctrl/Inst_MouseCtl/plusOp10[10]
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.302     8.800 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.800    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.292 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.462     9.754    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.332    10.086 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.086    Inst_vga_ctrl/Inst_MouseCtl/x_pos[9]_i_1_n_0
    SLICE_X11Y33         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.444    14.045    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X11Y33         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X11Y33         FDRE (Setup_fdre_C_D)        0.029    14.261    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.562     1.445    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X13Y36         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.067     1.653    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.698 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.698    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.831     1.958    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y36         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.120     1.578    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.556     1.439    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X13Y27         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[32]/Q
                         net (fo=4, routed)           0.076     1.656    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[32]_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.701 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[33]_i_1/O
                         net (fo=1, routed)           0.000     1.701    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_20
    SLICE_X12Y27         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.823     1.950    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y27         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[33]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.121     1.573    Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.587     1.470    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[4]/Q
                         net (fo=1, routed)           0.087     1.698    Inst_vga_ctrl/ypos[4]
    SLICE_X5Y32          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.856     1.983    Inst_vga_ctrl/pxl_clk
    SLICE_X5Y32          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[4]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.055     1.538    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.561     1.444    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X13Y33         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.109     1.694    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[14]
    SLICE_X12Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.739 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.739    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1_n_0
    SLICE_X12Y33         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.829     1.956    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y33         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.120     1.577    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.587     1.470    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X7Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           0.110     1.721    Inst_vga_ctrl/xpos[3]
    SLICE_X7Y33          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.857     1.984    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y33          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.070     1.555    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.564     1.447    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y39         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.067     1.678    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X12Y39         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.834     1.961    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y39         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.060     1.507    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.587     1.470    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X7Y32          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[2]/Q
                         net (fo=1, routed)           0.116     1.727    Inst_vga_ctrl/xpos[2]
    SLICE_X7Y34          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.858     1.985    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y34          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.070     1.556    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/y_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.701%)  route 0.126ns (40.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.556     1.439    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X11Y28         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Inst_vga_ctrl/Inst_MouseCtl/y_sign_reg/Q
                         net (fo=11, routed)          0.126     1.706    Inst_vga_ctrl/Inst_MouseCtl/y_sign
    SLICE_X10Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.751 r  Inst_vga_ctrl/Inst_MouseCtl/y_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     1.751    Inst_vga_ctrl/Inst_MouseCtl/y_pos[10]_i_1_n_0
    SLICE_X10Y28         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.824     1.951    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X10Y28         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[10]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.121     1.573    Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/reset_periodic_check_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.540%)  route 0.075ns (26.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.554     1.437    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y26         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[29]/Q
                         net (fo=6, routed)           0.075     1.676    Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg_n_0_[29]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.721 r  Inst_vga_ctrl/Inst_MouseCtl/reset_periodic_check_cnt_i_1/O
                         net (fo=1, routed)           0.000     1.721    Inst_vga_ctrl/Inst_MouseCtl/reset_periodic_check_cnt_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/reset_periodic_check_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.821     1.948    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X13Y26         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/reset_periodic_check_cnt_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.092     1.542    Inst_vga_ctrl/Inst_MouseCtl/reset_periodic_check_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.565     1.448    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X13Y40         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=6, routed)           0.131     1.720    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_inter
    SLICE_X12Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X12Y40         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.835     1.962    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X12Y40         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.120     1.581    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y36      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y34      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y33      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y33      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y36      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y36      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y34      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y34      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y36      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y36      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y35      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y34      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y34      Inst_vga_ctrl/MOUSE_X_POS_REG_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



