// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_B_IO_L2_in_0_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_B_B_IO_L2_in_0_x012_dout,
        fifo_B_B_IO_L2_in_0_x012_empty_n,
        fifo_B_B_IO_L2_in_0_x012_read,
        fifo_B_B_IO_L2_in_1_x013_din,
        fifo_B_B_IO_L2_in_1_x013_full_n,
        fifo_B_B_IO_L2_in_1_x013_write,
        fifo_B_PE_0_0_x092_din,
        fifo_B_PE_0_0_x092_full_n,
        fifo_B_PE_0_0_x092_write
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_state9 = 22'd256;
parameter    ap_ST_fsm_state10 = 22'd512;
parameter    ap_ST_fsm_state11 = 22'd1024;
parameter    ap_ST_fsm_state12 = 22'd2048;
parameter    ap_ST_fsm_state13 = 22'd4096;
parameter    ap_ST_fsm_state14 = 22'd8192;
parameter    ap_ST_fsm_state15 = 22'd16384;
parameter    ap_ST_fsm_state16 = 22'd32768;
parameter    ap_ST_fsm_state17 = 22'd65536;
parameter    ap_ST_fsm_state18 = 22'd131072;
parameter    ap_ST_fsm_state19 = 22'd262144;
parameter    ap_ST_fsm_state20 = 22'd524288;
parameter    ap_ST_fsm_state21 = 22'd1048576;
parameter    ap_ST_fsm_state22 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_B_B_IO_L2_in_0_x012_dout;
input   fifo_B_B_IO_L2_in_0_x012_empty_n;
output   fifo_B_B_IO_L2_in_0_x012_read;
output  [511:0] fifo_B_B_IO_L2_in_1_x013_din;
input   fifo_B_B_IO_L2_in_1_x013_full_n;
output   fifo_B_B_IO_L2_in_1_x013_write;
output  [511:0] fifo_B_PE_0_0_x092_din;
input   fifo_B_PE_0_0_x092_full_n;
output   fifo_B_PE_0_0_x092_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_B_B_IO_L2_in_0_x012_read;
reg fifo_B_B_IO_L2_in_1_x013_write;
reg[511:0] fifo_B_PE_0_0_x092_din;
reg fifo_B_PE_0_0_x092_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_B_B_IO_L2_in_0_x012_blk_n;
wire    ap_CS_fsm_state9;
reg   [0:0] icmp_ln870_7_reg_647;
reg   [0:0] icmp_ln890_750_reg_664;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state17;
reg   [0:0] icmp_ln870_reg_715;
reg   [0:0] icmp_ln890_747_reg_732;
wire    ap_CS_fsm_state15;
reg    fifo_B_B_IO_L2_in_1_x013_blk_n;
reg    fifo_B_PE_0_0_x092_blk_n;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln890_753_fu_521_p2;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln890_752_fu_580_p2;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln890_742_fu_609_p2;
wire   [511:0] local_B_ping_V_0_q0;
reg   [511:0] reg_387;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state21;
wire   [4:0] add_ln691_fu_392_p2;
reg   [4:0] add_ln691_reg_615;
wire    ap_CS_fsm_state2;
wire   [4:0] add_ln691_746_fu_404_p2;
reg   [4:0] add_ln691_746_reg_623;
wire    ap_CS_fsm_state3;
wire   [5:0] add_ln691_751_fu_416_p2;
reg   [5:0] add_ln691_751_reg_631;
wire    ap_CS_fsm_state4;
wire   [3:0] add_ln691_753_fu_428_p2;
reg   [3:0] add_ln691_753_reg_639;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln870_7_fu_440_p2;
wire   [0:0] icmp_ln890_745_fu_434_p2;
wire   [3:0] add_ln691_750_fu_446_p2;
reg   [3:0] add_ln691_750_reg_651;
wire    ap_CS_fsm_state6;
wire   [3:0] add_ln691_749_fu_458_p2;
reg   [3:0] add_ln691_749_reg_659;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln890_750_fu_464_p2;
wire   [3:0] add_ln691_756_fu_475_p2;
reg   [3:0] add_ln691_756_reg_668;
wire    ap_CS_fsm_state10;
reg   [0:0] arb_8_reg_241;
reg   [0:0] intra_trans_en_16_reg_228;
wire   [0:0] icmp_ln890_749_fu_486_p2;
wire   [3:0] add_ln691_754_fu_492_p2;
reg   [3:0] add_ln691_754_reg_681;
wire   [0:0] icmp_ln890_746_fu_503_p2;
wire   [0:0] arb_fu_509_p2;
wire   [3:0] add_ln691_757_fu_515_p2;
reg    ap_block_state12;
wire   [3:0] add_ln691_752_fu_527_p2;
reg   [3:0] add_ln691_752_reg_707;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln870_fu_539_p2;
wire   [0:0] icmp_ln890_744_fu_533_p2;
wire   [3:0] add_ln691_748_fu_545_p2;
reg   [3:0] add_ln691_748_reg_719;
wire    ap_CS_fsm_state14;
wire   [3:0] add_ln691_747_fu_557_p2;
reg   [3:0] add_ln691_747_reg_727;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln890_747_fu_563_p2;
wire   [511:0] local_B_pong_V_0_q0;
reg   [511:0] local_B_pong_V_0_load_reg_736;
wire    ap_CS_fsm_state18;
wire   [3:0] add_ln691_755_fu_574_p2;
reg    ap_block_state19;
wire   [3:0] add_ln691_744_fu_586_p2;
reg   [3:0] add_ln691_744_reg_749;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln890_740_fu_597_p2;
wire   [3:0] add_ln691_745_fu_603_p2;
reg    ap_block_state22;
reg   [2:0] local_B_ping_V_0_address0;
reg    local_B_ping_V_0_ce0;
reg    local_B_ping_V_0_we0;
reg   [2:0] local_B_pong_V_0_address0;
reg    local_B_pong_V_0_ce0;
reg    local_B_pong_V_0_we0;
reg   [4:0] c0_V_reg_168;
wire   [0:0] icmp_ln890_741_fu_410_p2;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_179;
reg   [4:0] c1_V_reg_193;
wire   [0:0] icmp_ln890_743_fu_422_p2;
wire   [0:0] icmp_ln890_fu_398_p2;
reg   [0:0] intra_trans_en_15_reg_204;
reg   [5:0] c2_V_reg_217;
wire   [0:0] ap_phi_mux_arb_8_phi_fu_245_p4;
reg   [3:0] c3_V_7_reg_253;
reg    ap_predicate_op91_read_state9;
reg    ap_block_state9;
reg   [3:0] c4_V_29_reg_264;
reg    ap_block_state7;
reg   [3:0] c4_V_28_reg_275;
reg   [3:0] c6_V_16_reg_287;
reg   [3:0] c6_V_15_reg_298;
reg   [3:0] c7_V_16_reg_309;
reg   [3:0] c3_V_reg_320;
reg    ap_predicate_op158_read_state17;
reg    ap_block_state17;
reg   [3:0] c4_V_27_reg_331;
reg    ap_block_state15;
reg   [3:0] c4_V_reg_342;
reg   [3:0] c7_V_15_reg_354;
reg   [3:0] c6_V_reg_365;
reg   [3:0] c7_V_reg_376;
wire   [63:0] zext_ln890_96_fu_470_p1;
wire   [63:0] zext_ln890_95_fu_481_p1;
wire   [63:0] zext_ln890_93_fu_498_p1;
wire   [63:0] zext_ln890_94_fu_569_p1;
wire   [63:0] zext_ln890_fu_592_p1;
wire   [0:0] icmp_ln890_751_fu_452_p2;
wire   [0:0] icmp_ln890_748_fu_551_p2;
reg   [21:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 22'd1;
end

top_A_IO_L2_in_boundary_x0_local_A_ping_V_0 #(
    .DataWidth( 512 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
local_B_ping_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_ping_V_0_address0),
    .ce0(local_B_ping_V_0_ce0),
    .we0(local_B_ping_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_0_x012_dout),
    .q0(local_B_ping_V_0_q0)
);

top_A_IO_L2_in_boundary_x0_local_A_ping_V_0 #(
    .DataWidth( 512 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
local_B_pong_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_pong_V_0_address0),
    .ce0(local_B_pong_V_0_ce0),
    .we0(local_B_pong_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_0_x012_dout),
    .q0(local_B_pong_V_0_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_740_fu_597_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_228 == 1'd0) | ((icmp_ln890_746_fu_503_p2 == 1'd1) & (arb_8_reg_241 == 1'd1))) | ((icmp_ln890_749_fu_486_p2 == 1'd1) & (arb_8_reg_241 == 1'd0))))) begin
        arb_8_reg_241 <= arb_fu_509_p2;
    end else if (((icmp_ln890_741_fu_410_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        arb_8_reg_241 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_168 <= 5'd0;
    end else if (((icmp_ln890_741_fu_410_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c0_V_reg_168 <= add_ln691_reg_615;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_193 <= 5'd0;
    end else if (((icmp_ln890_743_fu_422_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_193 <= add_ln691_746_reg_623;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_228 == 1'd0) | ((icmp_ln890_746_fu_503_p2 == 1'd1) & (arb_8_reg_241 == 1'd1))) | ((icmp_ln890_749_fu_486_p2 == 1'd1) & (arb_8_reg_241 == 1'd0))))) begin
        c2_V_reg_217 <= add_ln691_751_reg_631;
    end else if (((icmp_ln890_741_fu_410_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c2_V_reg_217 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_8_phi_fu_245_p4 == 1'd0) & (icmp_ln890_743_fu_422_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_V_7_reg_253 <= 4'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op91_read_state9 == 1'b1)) & (1'b1 == ap_CS_fsm_state9) & ((icmp_ln890_750_reg_664 == 1'd1) | (icmp_ln870_7_reg_647 == 1'd0)))) begin
        c3_V_7_reg_253 <= add_ln691_753_reg_639;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_8_phi_fu_245_p4 == 1'd1) & (icmp_ln890_743_fu_422_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_V_reg_320 <= 4'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op158_read_state17 == 1'b1)) & (1'b1 == ap_CS_fsm_state17) & ((icmp_ln890_747_reg_732 == 1'd1) | (icmp_ln870_reg_715 == 1'd0)))) begin
        c3_V_reg_320 <= add_ln691_752_reg_707;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_744_fu_533_p2 == 1'd0) & (icmp_ln870_fu_539_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        c4_V_27_reg_331 <= 4'd0;
    end else if ((~((fifo_B_B_IO_L2_in_1_x013_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_27_reg_331 <= add_ln691_748_reg_719;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_745_fu_434_p2 == 1'd0) & (icmp_ln870_7_fu_440_p2 == 1'd1))) begin
        c4_V_28_reg_275 <= 4'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op91_read_state9 == 1'b1)) & (icmp_ln890_750_reg_664 == 1'd0) & (icmp_ln870_7_reg_647 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        c4_V_28_reg_275 <= add_ln691_749_reg_659;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_745_fu_434_p2 == 1'd0) & (icmp_ln870_7_fu_440_p2 == 1'd0))) begin
        c4_V_29_reg_264 <= 4'd0;
    end else if ((~((fifo_B_B_IO_L2_in_1_x013_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_29_reg_264 <= add_ln691_750_reg_651;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_744_fu_533_p2 == 1'd0) & (icmp_ln870_fu_539_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        c4_V_reg_342 <= 4'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op158_read_state17 == 1'b1)) & (icmp_ln890_747_reg_732 == 1'd0) & (icmp_ln870_reg_715 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_reg_342 <= add_ln691_747_reg_727;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_744_fu_533_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13) & (intra_trans_en_16_reg_228 == 1'd1))) begin
        c6_V_15_reg_298 <= 4'd0;
    end else if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_752_fu_580_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln890_752_fu_580_p2 == 1'd1))) begin
        c6_V_15_reg_298 <= add_ln691_754_reg_681;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (intra_trans_en_16_reg_228 == 1'd1) & (icmp_ln890_745_fu_434_p2 == 1'd1))) begin
        c6_V_16_reg_287 <= 4'd0;
    end else if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_753_fu_521_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln890_753_fu_521_p2 == 1'd1))) begin
        c6_V_16_reg_287 <= add_ln691_756_reg_668;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c6_V_reg_365 <= 4'd0;
    end else if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_742_fu_609_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state22) & (icmp_ln890_742_fu_609_p2 == 1'd1))) begin
        c6_V_reg_365 <= add_ln691_744_reg_749;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        c7_V_15_reg_354 <= 4'd0;
    end else if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_752_fu_580_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln890_752_fu_580_p2 == 1'd0))) begin
        c7_V_15_reg_354 <= add_ln691_755_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        c7_V_16_reg_309 <= 4'd0;
    end else if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_753_fu_521_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln890_753_fu_521_p2 == 1'd0))) begin
        c7_V_16_reg_309 <= add_ln691_757_fu_515_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        c7_V_reg_376 <= 4'd0;
    end else if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_742_fu_609_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state22) & (icmp_ln890_742_fu_609_p2 == 1'd0))) begin
        c7_V_reg_376 <= add_ln691_745_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_15_reg_204 <= intra_trans_en_reg_179;
    end else if (((icmp_ln890_743_fu_422_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        intra_trans_en_15_reg_204 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_228 == 1'd0) | ((icmp_ln890_746_fu_503_p2 == 1'd1) & (arb_8_reg_241 == 1'd1))) | ((icmp_ln890_749_fu_486_p2 == 1'd1) & (arb_8_reg_241 == 1'd0))))) begin
        intra_trans_en_16_reg_228 <= 1'd1;
    end else if (((icmp_ln890_741_fu_410_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        intra_trans_en_16_reg_228 <= intra_trans_en_15_reg_204;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_179 <= 1'd0;
    end else if (((icmp_ln890_741_fu_410_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        intra_trans_en_reg_179 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_744_reg_749 <= add_ln691_744_fu_586_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_746_reg_623 <= add_ln691_746_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln691_747_reg_727 <= add_ln691_747_fu_557_p2;
        icmp_ln890_747_reg_732 <= icmp_ln890_747_fu_563_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln691_748_reg_719 <= add_ln691_748_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_749_reg_659 <= add_ln691_749_fu_458_p2;
        icmp_ln890_750_reg_664 <= icmp_ln890_750_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln691_750_reg_651 <= add_ln691_750_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_751_reg_631 <= add_ln691_751_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln691_752_reg_707 <= add_ln691_752_fu_527_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_753_reg_639 <= add_ln691_753_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (intra_trans_en_16_reg_228 == 1'd1) & (arb_8_reg_241 == 1'd1))) begin
        add_ln691_754_reg_681 <= add_ln691_754_fu_492_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (intra_trans_en_16_reg_228 == 1'd1) & (arb_8_reg_241 == 1'd0))) begin
        add_ln691_756_reg_668 <= add_ln691_756_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_615 <= add_ln691_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_745_fu_434_p2 == 1'd0))) begin
        icmp_ln870_7_reg_647 <= icmp_ln870_7_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_744_fu_533_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        icmp_ln870_reg_715 <= icmp_ln870_fu_539_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        local_B_pong_V_0_load_reg_736 <= local_B_pong_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_387 <= local_B_ping_V_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln890_740_fu_597_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_740_fu_597_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state7) | ((icmp_ln890_747_reg_732 == 1'd0) & (icmp_ln870_reg_715 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln890_750_reg_664 == 1'd0) & (icmp_ln870_7_reg_647 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        fifo_B_B_IO_L2_in_0_x012_blk_n = fifo_B_B_IO_L2_in_0_x012_empty_n;
    end else begin
        fifo_B_B_IO_L2_in_0_x012_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op158_read_state17 == 1'b1)) & (ap_predicate_op158_read_state17 == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | (~((fifo_B_B_IO_L2_in_1_x013_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((fifo_B_B_IO_L2_in_1_x013_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op91_read_state9 == 1'b1)) & (ap_predicate_op91_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        fifo_B_B_IO_L2_in_0_x012_read = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_0_x012_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_B_B_IO_L2_in_1_x013_blk_n = fifo_B_B_IO_L2_in_1_x013_full_n;
    end else begin
        fifo_B_B_IO_L2_in_1_x013_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_1_x013_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((fifo_B_B_IO_L2_in_1_x013_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_B_B_IO_L2_in_1_x013_write = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_1_x013_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state22) & (icmp_ln890_742_fu_609_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln890_752_fu_580_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln890_753_fu_521_p2 == 1'd0)))) begin
        fifo_B_PE_0_0_x092_blk_n = fifo_B_PE_0_0_x092_full_n;
    end else begin
        fifo_B_PE_0_0_x092_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_752_fu_580_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln890_752_fu_580_p2 == 1'd0))) begin
        fifo_B_PE_0_0_x092_din = local_B_pong_V_0_load_reg_736;
    end else if (((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_742_fu_609_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state22) & (icmp_ln890_742_fu_609_p2 == 1'd0)) | (~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_753_fu_521_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln890_753_fu_521_p2 == 1'd0)))) begin
        fifo_B_PE_0_0_x092_din = reg_387;
    end else begin
        fifo_B_PE_0_0_x092_din = 'bx;
    end
end

always @ (*) begin
    if (((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_742_fu_609_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state22) & (icmp_ln890_742_fu_609_p2 == 1'd0)) | (~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_752_fu_580_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln890_752_fu_580_p2 == 1'd0)) | (~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_753_fu_521_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln890_753_fu_521_p2 == 1'd0)))) begin
        fifo_B_PE_0_0_x092_write = 1'b1;
    end else begin
        fifo_B_PE_0_0_x092_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        local_B_ping_V_0_address0 = zext_ln890_fu_592_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        local_B_ping_V_0_address0 = zext_ln890_94_fu_569_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        local_B_ping_V_0_address0 = zext_ln890_95_fu_481_p1;
    end else begin
        local_B_ping_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state10) | (~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op158_read_state17 == 1'b1)) & (1'b1 == ap_CS_fsm_state17)))) begin
        local_B_ping_V_0_ce0 = 1'b1;
    end else begin
        local_B_ping_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op158_read_state17 == 1'b1)) & (icmp_ln890_747_reg_732 == 1'd0) & (icmp_ln870_reg_715 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        local_B_ping_V_0_we0 = 1'b1;
    end else begin
        local_B_ping_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        local_B_pong_V_0_address0 = zext_ln890_93_fu_498_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        local_B_pong_V_0_address0 = zext_ln890_96_fu_470_p1;
    end else begin
        local_B_pong_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op91_read_state9 == 1'b1)) & (1'b1 == ap_CS_fsm_state9)))) begin
        local_B_pong_V_0_ce0 = 1'b1;
    end else begin
        local_B_pong_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op91_read_state9 == 1'b1)) & (icmp_ln890_750_reg_664 == 1'd0) & (icmp_ln870_7_reg_647 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_B_pong_V_0_we0 = 1'b1;
    end else begin
        local_B_pong_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_741_fu_410_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_743_fu_422_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_phi_mux_arb_8_phi_fu_245_p4 == 1'd1) & (icmp_ln890_743_fu_422_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_745_fu_434_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_745_fu_434_p2 == 1'd0) & (icmp_ln870_7_fu_440_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln890_751_fu_452_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_B_B_IO_L2_in_1_x013_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if ((~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op91_read_state9 == 1'b1)) & (1'b1 == ap_CS_fsm_state9) & ((icmp_ln890_750_reg_664 == 1'd1) | (icmp_ln870_7_reg_647 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op91_read_state9 == 1'b1)) & (icmp_ln890_750_reg_664 == 1'd0) & (icmp_ln870_7_reg_647 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_228 == 1'd0) | ((icmp_ln890_746_fu_503_p2 == 1'd1) & (arb_8_reg_241 == 1'd1))) | ((icmp_ln890_749_fu_486_p2 == 1'd1) & (arb_8_reg_241 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln890_746_fu_503_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (intra_trans_en_16_reg_228 == 1'd1) & (arb_8_reg_241 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_753_fu_521_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln890_753_fu_521_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_753_fu_521_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln890_753_fu_521_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln890_744_fu_533_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((icmp_ln890_744_fu_533_p2 == 1'd0) & (icmp_ln870_fu_539_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln890_748_fu_551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((fifo_B_B_IO_L2_in_1_x013_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if ((~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op158_read_state17 == 1'b1)) & (1'b1 == ap_CS_fsm_state17) & ((icmp_ln890_747_reg_732 == 1'd1) | (icmp_ln870_reg_715 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if ((~((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op158_read_state17 == 1'b1)) & (icmp_ln890_747_reg_732 == 1'd0) & (icmp_ln870_reg_715 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_752_fu_580_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln890_752_fu_580_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_752_fu_580_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln890_752_fu_580_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_740_fu_597_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_742_fu_609_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state22) & (icmp_ln890_742_fu_609_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if ((~((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_742_fu_609_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state22) & (icmp_ln890_742_fu_609_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_744_fu_586_p2 = (c6_V_reg_365 + 4'd1);

assign add_ln691_745_fu_603_p2 = (c7_V_reg_376 + 4'd1);

assign add_ln691_746_fu_404_p2 = (c1_V_reg_193 + 5'd1);

assign add_ln691_747_fu_557_p2 = (c4_V_reg_342 + 4'd1);

assign add_ln691_748_fu_545_p2 = (c4_V_27_reg_331 + 4'd1);

assign add_ln691_749_fu_458_p2 = (c4_V_28_reg_275 + 4'd1);

assign add_ln691_750_fu_446_p2 = (c4_V_29_reg_264 + 4'd1);

assign add_ln691_751_fu_416_p2 = (c2_V_reg_217 + 6'd1);

assign add_ln691_752_fu_527_p2 = (c3_V_reg_320 + 4'd1);

assign add_ln691_753_fu_428_p2 = (c3_V_7_reg_253 + 4'd1);

assign add_ln691_754_fu_492_p2 = (c6_V_15_reg_298 + 4'd1);

assign add_ln691_755_fu_574_p2 = (c7_V_15_reg_354 + 4'd1);

assign add_ln691_756_fu_475_p2 = (c6_V_16_reg_287 + 4'd1);

assign add_ln691_757_fu_515_p2 = (c7_V_16_reg_309 + 4'd1);

assign add_ln691_fu_392_p2 = (c0_V_reg_168 + 5'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state12 = ((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_753_fu_521_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state15 = ((fifo_B_B_IO_L2_in_1_x013_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state17 = ((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op158_read_state17 == 1'b1));
end

always @ (*) begin
    ap_block_state19 = ((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_752_fu_580_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state22 = ((fifo_B_PE_0_0_x092_full_n == 1'b0) & (icmp_ln890_742_fu_609_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state7 = ((fifo_B_B_IO_L2_in_1_x013_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((fifo_B_B_IO_L2_in_0_x012_empty_n == 1'b0) & (ap_predicate_op91_read_state9 == 1'b1));
end

assign ap_phi_mux_arb_8_phi_fu_245_p4 = arb_8_reg_241;

always @ (*) begin
    ap_predicate_op158_read_state17 = ((icmp_ln890_747_reg_732 == 1'd0) & (icmp_ln870_reg_715 == 1'd1));
end

always @ (*) begin
    ap_predicate_op91_read_state9 = ((icmp_ln890_750_reg_664 == 1'd0) & (icmp_ln870_7_reg_647 == 1'd1));
end

assign arb_fu_509_p2 = (arb_8_reg_241 ^ 1'd1);

assign fifo_B_B_IO_L2_in_1_x013_din = fifo_B_B_IO_L2_in_0_x012_dout;

assign icmp_ln870_7_fu_440_p2 = ((c3_V_7_reg_253 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_539_p2 = ((c3_V_reg_320 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln890_740_fu_597_p2 = ((c6_V_reg_365 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_741_fu_410_p2 = ((c1_V_reg_193 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_742_fu_609_p2 = ((c7_V_reg_376 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_743_fu_422_p2 = ((c2_V_reg_217 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_744_fu_533_p2 = ((c3_V_reg_320 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_745_fu_434_p2 = ((c3_V_7_reg_253 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_746_fu_503_p2 = ((c6_V_15_reg_298 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_747_fu_563_p2 = ((c4_V_reg_342 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_748_fu_551_p2 = ((c4_V_27_reg_331 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_749_fu_486_p2 = ((c6_V_16_reg_287 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_750_fu_464_p2 = ((c4_V_28_reg_275 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_751_fu_452_p2 = ((c4_V_29_reg_264 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_752_fu_580_p2 = ((c7_V_15_reg_354 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_753_fu_521_p2 = ((c7_V_16_reg_309 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_398_p2 = ((c0_V_reg_168 == 5'd16) ? 1'b1 : 1'b0);

assign zext_ln890_93_fu_498_p1 = c6_V_15_reg_298;

assign zext_ln890_94_fu_569_p1 = c4_V_reg_342;

assign zext_ln890_95_fu_481_p1 = c6_V_16_reg_287;

assign zext_ln890_96_fu_470_p1 = c4_V_28_reg_275;

assign zext_ln890_fu_592_p1 = c6_V_reg_365;

endmodule //top_B_IO_L2_in_0_x0
