<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='18' type='1163'/>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='15453' u='r' c='_ZN5clang7CodeGen15CodeGenFunction21EmitAMDGPUBuiltinExprEjPKNS_8CallExprE'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='18'>// llvm.amdgcn.atomic.dec</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4816' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='471' c='_ZNK4llvm10GCNTTIImpl18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='1014' c='_ZNK4llvm10GCNTTIImpl26collectFlatAddressOperandsERNS_15SmallVectorImplIiEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='1033' c='_ZNK4llvm10GCNTTIImpl32rewriteIntrinsicWithAddressSpaceEPNS_13IntrinsicInstEPNS_5ValueES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1073' c='_ZNK4llvm16SITargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1185' c='_ZNK4llvm16SITargetLowering20getAddrModeArgumentsEPNS_13IntrinsicInstERNS_15SmallVectorImplIPNS_5ValueEEERPNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6780' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6789' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
