==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_radix.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.2 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'init' into 'sort_radix' (sort_radix.c:78:0)
INFO: [HLS 214-178] Inlining function 'hist' into 'sort_radix' (sort_radix.c:78:0)
INFO: [HLS 214-178] Inlining function 'local_scan' into 'sort_radix' (sort_radix.c:78:0)
INFO: [HLS 214-178] Inlining function 'sum_scan' into 'sort_radix' (sort_radix.c:78:0)
INFO: [HLS 214-178] Inlining function 'last_step_scan' into 'sort_radix' (sort_radix.c:78:0)
INFO: [HLS 214-178] Inlining function 'update' into 'sort_radix' (sort_radix.c:78:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.39 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.203 GB.
INFO: [XFORM 203-510] Pipelining loop 'init_1' (sort_radix.c:44) in function 'sort_radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'hist_2' (sort_radix.c:52) in function 'sort_radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'hist_2' (sort_radix.c:52) in function 'sort_radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'local_1' (sort_radix.c:12) in function 'sort_radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sum_1' (sort_radix.c:23) in function 'sort_radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_1' (sort_radix.c:33) in function 'sort_radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_2' (sort_radix.c:65) in function 'sort_radix' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_2' (sort_radix.c:65) in function 'sort_radix' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'local_1' (sort_radix.c:12) in function 'sort_radix' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'last_1' (sort_radix.c:33) in function 'sort_radix' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'local_2' (sort_radix.c:12) in function 'sort_radix' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'last_2' (sort_radix.c:33) in function 'sort_radix' completely with a factor of 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.222 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'hist_1' (sort_radix.c:52:9) in function 'sort_radix'.
INFO: [XFORM 203-541] Flattening a loop nest 'hist_1' (sort_radix.c:52:9) in function 'sort_radix'.
INFO: [XFORM 203-541] Flattening a loop nest 'update_1' (sort_radix.c:65:12) in function 'sort_radix'.
INFO: [XFORM 203-541] Flattening a loop nest 'update_1' (sort_radix.c:65:12) in function 'sort_radix'.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_1' (sort_radix.c:79:9) in function 'sort_radix' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_radix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_radix_Pipeline_init_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_radix_Pipeline_hist_1_hist_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hist_1_hist_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'hist_1_hist_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_radix_Pipeline_hist_1_hist_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hist_1_hist_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'hist_1_hist_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_radix_Pipeline_local_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_1'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_local_1' (loop 'local_1'): Unable to schedule 'load' operation ('bucket_load_1', sort_radix.c:16) on array 'bucket' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_local_1' (loop 'local_1'): Unable to schedule 'load' operation ('bucket_load_3', sort_radix.c:16) on array 'bucket' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_local_1' (loop 'local_1'): Unable to schedule 'load' operation ('bucket_load_5', sort_radix.c:16) on array 'bucket' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_local_1' (loop 'local_1'): Unable to schedule 'load' operation ('bucket_load_7', sort_radix.c:16) on array 'bucket' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_local_1' (loop 'local_1'): Unable to schedule 'store' operation ('bucket_addr_6_write_ln16', sort_radix.c:16) of variable 'add_ln16_5', sort_radix.c:16 on array 'bucket' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_local_1' (loop 'local_1'): Unable to schedule 'store' operation ('bucket_addr_14_write_ln16', sort_radix.c:16) of variable 'add_ln16_13', sort_radix.c:16 on array 'bucket' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'local_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_radix_Pipeline_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sum_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_radix_Pipeline_last_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_1'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_last_1' (loop 'last_1'): Unable to schedule 'load' operation ('bucket_load_16', sort_radix.c:37) on array 'bucket' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_last_1' (loop 'last_1'): Unable to schedule 'load' operation ('bucket_load_18', sort_radix.c:37) on array 'bucket' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_last_1' (loop 'last_1'): Unable to schedule 'load' operation ('bucket_load_20', sort_radix.c:37) on array 'bucket' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_last_1' (loop 'last_1'): Unable to schedule 'load' operation ('bucket_load_22', sort_radix.c:37) on array 'bucket' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_last_1' (loop 'last_1'): Unable to schedule 'store' operation ('bucket_addr_20_write_ln37', sort_radix.c:37) of variable 'add_ln37_5', sort_radix.c:37 on array 'bucket' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'sort_radix_Pipeline_last_1' (loop 'last_1'): Unable to schedule 'store' operation ('bucket_addr_28_write_ln37', sort_radix.c:37) of variable 'add_ln37_13', sort_radix.c:37 on array 'bucket' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'last_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_radix_Pipeline_update_1_update_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'update_1_update_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'update_1_update_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_radix_Pipeline_update_1_update_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'update_1_update_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'update_1_update_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_radix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_radix_Pipeline_init_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_radix_Pipeline_init_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_radix_Pipeline_hist_1_hist_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sort_radix_Pipeline_hist_1_hist_2' pipeline 'hist_1_hist_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_radix_Pipeline_hist_1_hist_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_radix_Pipeline_hist_1_hist_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sort_radix_Pipeline_hist_1_hist_21' pipeline 'hist_1_hist_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_radix_Pipeline_hist_1_hist_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_radix_Pipeline_local_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_radix_Pipeline_local_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_radix_Pipeline_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sort_radix_Pipeline_sum_1' pipeline 'sum_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_radix_Pipeline_sum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_radix_Pipeline_last_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_radix_Pipeline_last_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_radix_Pipeline_update_1_update_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sort_radix_Pipeline_update_1_update_2' pipeline 'update_1_update_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_radix_Pipeline_update_1_update_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_radix_Pipeline_update_1_update_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sort_radix_Pipeline_update_1_update_22' pipeline 'update_1_update_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_radix_Pipeline_update_1_update_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_radix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sort_radix/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sort_radix/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sort_radix/bucket' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sort_radix/sum' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sort_radix' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_radix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.321 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sort_radix.
INFO: [VLOG 209-307] Generating Verilog RTL for sort_radix.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 284.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.57 seconds. CPU system time: 1.01 seconds. Elapsed time: 8.16 seconds; current allocated memory: 125.008 MB.
