

================================================================
== Vivado HLS Report for 'biquadv2between'
================================================================
* Date:           Mon Dec 23 23:07:26 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquadv2Between
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   49|   49|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_PROCESSING  |   40|   40|         8|          -|          -|     5|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    518|    426|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      3|    360|    490|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    415|
|Register         |        -|      -|    724|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      3|   1602|   1331|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      3|      4|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |             Instance             |             Module             | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |biquadv2between_biquadv2_s_axi_U  |biquadv2between_biquadv2_s_axi  |        0|      0|  195|  310|
    |biquadv2between_mcud_U0           |biquadv2between_mcud            |        0|      3|  165|  180|
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |Total                             |                                |        0|      3|  360|  490|
    +----------------------------------+--------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |array_r_U  |biquadv2between_abkb  |        2|  0|   0|    15|   27|     1|          405|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        2|  0|   0|    15|   27|     1|          405|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |addr1_fu_349_p2                   |     +    |      0|   17|   9|           4|           4|
    |addr5_fu_334_p2                   |     +    |      0|   17|   9|           3|           4|
    |i_V_fu_319_p2                     |     +    |      0|   14|   9|           3|           1|
    |p_Val2_2_fu_387_p2                |     +    |      0|  158|  56|          51|          51|
    |p_Val2_4_fu_422_p2                |     +    |      0|   77|  29|          24|          24|
    |p_Val2_7_fu_581_p2                |     +    |      0|  158|  56|          51|          51|
    |p_Val2_9_fu_616_p2                |     +    |      0|   77|  29|          24|          24|
    |brmerge40_demorgan_i_1_fu_764_p2  |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_fu_541_p2    |    and   |      0|    0|   2|           1|           1|
    |carry_1_fu_636_p2                 |    and   |      0|    0|   2|           1|           1|
    |carry_fu_442_p2                   |    and   |      0|    0|   2|           1|           1|
    |overflow_1_fu_758_p2              |    and   |      0|    0|   2|           1|           1|
    |overflow_fu_535_p2                |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i1_fu_738_p2               |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_fu_515_p2                |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i1_fu_727_p2               |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_fu_504_p2                |    and   |      0|    0|   2|           1|           1|
    |underflow_1_fu_781_p2             |    and   |      0|    0|   2|           1|           1|
    |underflow_fu_558_p2               |    and   |      0|    0|   2|           1|           1|
    |Range1_all_ones_1_fu_668_p2       |   icmp   |      0|    0|   1|           3|           2|
    |Range1_all_ones_fu_474_p2         |   icmp   |      0|    0|   1|           3|           2|
    |Range1_all_zeros_1_fu_674_p2      |   icmp   |      0|    0|   1|           3|           1|
    |Range1_all_zeros_fu_480_p2        |   icmp   |      0|    0|   1|           3|           1|
    |Range2_all_ones_1_fu_652_p2       |   icmp   |      0|    0|   1|           2|           2|
    |Range2_all_ones_fu_458_p2         |   icmp   |      0|    0|   1|           2|           2|
    |tmp_2_fu_313_p2                   |   icmp   |      0|    0|   1|           3|           3|
    |ap_block_state1                   |    or    |      0|    0|   2|           1|           1|
    |ap_block_state16_io               |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i1_fu_748_p2            |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_fu_525_p2             |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i1_fu_786_p2          |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_fu_563_p2           |    or    |      0|    0|   2|           1|           1|
    |tmp1_fu_680_p2                    |    or    |      0|    0|   2|           1|           1|
    |tmp2_demorgan_fu_769_p2           |    or    |      0|    0|   2|           1|           1|
    |tmp3_fu_792_p2                    |    or    |      0|    0|   2|           1|           1|
    |tmp_demorgan_fu_546_p2            |    or    |      0|    0|   2|           1|           1|
    |underflow_1_not_fu_796_p2         |    or    |      0|    0|   2|           1|           1|
    |underflow_not_fu_684_p2           |    or    |      0|    0|   2|           1|           1|
    |deleted_ones_1_fu_732_p3          |  select  |      0|    0|   2|           1|           1|
    |deleted_ones_fu_509_p3            |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_1_fu_716_p3         |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_fu_493_p3           |  select  |      0|    0|   2|           1|           1|
    |p_Val2_4_4_fu_695_p3              |  select  |      0|    0|  25|           1|          25|
    |p_Val2_4_mux_fu_689_p3            |  select  |      0|    0|  24|           1|          23|
    |p_Val2_9_5_fu_807_p3              |  select  |      0|    0|  25|           1|          25|
    |p_Val2_9_mux_fu_801_p3            |  select  |      0|    0|  24|           1|          23|
    |resultLeft_V_fu_701_p3            |  select  |      0|    0|  24|           1|          24|
    |resultRight_V_fu_813_p3           |  select  |      0|    0|  24|           1|          24|
    |p_not_i_i1_fu_742_p2              |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_fu_519_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp2_fu_775_p2                    |    xor   |      0|    0|   2|           1|           2|
    |tmp_12_fu_630_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_15_fu_721_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_16_fu_753_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_1_fu_498_p2                   |    xor   |      0|    0|   2|           1|           2|
    |tmp_9_fu_530_p2                   |    xor   |      0|    0|   2|           1|           2|
    |tmp_fu_552_p2                     |    xor   |      0|    0|   2|           1|           2|
    |tmp_s_fu_436_p2                   |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  518| 426|         223|         364|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  89|         18|    1|         18|
    |ap_sig_ioackin_outDataLeft_V_ap_ack   |   9|          2|    1|          2|
    |ap_sig_ioackin_outDataRight_V_ap_ack  |   9|          2|    1|          2|
    |array_r_address0                      |  65|         12|    4|         48|
    |array_r_address1                      |  55|         10|    4|         40|
    |array_r_d0                            |  50|          9|   27|        243|
    |array_r_d1                            |  45|          8|   27|        216|
    |grp_fu_279_p0                         |  15|          3|   27|         81|
    |grp_fu_279_p1                         |  15|          3|   24|         72|
    |inDataLeft_V_blk_n                    |   9|          2|    1|          2|
    |inDataRight_V_blk_n                   |   9|          2|    1|          2|
    |outDataLeft_V_blk_n                   |   9|          2|    1|          2|
    |outDataRight_V_blk_n                  |   9|          2|    1|          2|
    |p_Val2_5_reg_242                      |   9|          2|   24|         48|
    |p_Val2_s_reg_255                      |   9|          2|   24|         48|
    |p_s_reg_268                           |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 415|         81|  171|        832|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |OP1_V_reg_936                         |  51|   0|   51|          0|
    |Range1_all_ones_1_reg_1073            |   1|   0|    1|          0|
    |Range1_all_ones_reg_996               |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_1080           |   1|   0|    1|          0|
    |Range1_all_zeros_reg_1003             |   1|   0|    1|          0|
    |Range2_all_ones_1_reg_1068            |   1|   0|    1|          0|
    |Range2_all_ones_reg_991               |   1|   0|    1|          0|
    |a1_a0_V_read_reg_878                  |  27|   0|   27|          0|
    |a2_a0_V_read_reg_873                  |  27|   0|   27|          0|
    |ap_CS_fsm                             |  17|   0|   17|          0|
    |ap_reg_ioackin_outDataLeft_V_ap_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_outDataRight_V_ap_ack  |   1|   0|    1|          0|
    |array_load_4_reg_921                  |  27|   0|   27|          0|
    |b2_a0_V_read_reg_883                  |  27|   0|   27|          0|
    |brmerge40_demorgan_i_1_reg_1100       |   1|   0|    1|          0|
    |brmerge40_demorgan_i_reg_1023         |   1|   0|    1|          0|
    |brmerge_i_i_i1_reg_1110               |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1033                |   1|   0|    1|          0|
    |carry_1_reg_1061                      |   1|   0|    1|          0|
    |carry_reg_984                         |   1|   0|    1|          0|
    |i_V_reg_901                           |   3|   0|    3|          0|
    |inDataLeft_V_read_reg_868             |  24|   0|   24|          0|
    |inDataLeft_V_trunc_reg_888            |  24|   0|   27|          3|
    |inDataRight_V_read_reg_863            |  24|   0|   24|          0|
    |inDataRight_V_trunc_reg_893           |  24|   0|   27|          3|
    |newsignbit_1_reg_1055                 |   1|   0|    1|          0|
    |newsignbit_reg_978                    |   1|   0|    1|          0|
    |p_38_i_i1_reg_1090                    |   1|   0|    1|          0|
    |p_38_i_i_reg_1013                     |   1|   0|    1|          0|
    |p_Val2_2_reg_961                      |  51|   0|   51|          0|
    |p_Val2_4_reg_972                      |  24|   0|   24|          0|
    |p_Val2_5_reg_242                      |  24|   0|   24|          0|
    |p_Val2_7_reg_1038                     |  51|   0|   51|          0|
    |p_Val2_9_reg_1049                     |  24|   0|   24|          0|
    |p_Val2_s_reg_255                      |  24|   0|   24|          0|
    |p_s_reg_268                           |   3|   0|    3|          0|
    |reg_301                               |  51|   0|   51|          0|
    |resultLeft_V_reg_1085                 |  24|   0|   24|          0|
    |signbit_1_reg_1043                    |   1|   0|    1|          0|
    |signbit_reg_966                       |   1|   0|    1|          0|
    |tmp_16_reg_1095                       |   1|   0|    1|          0|
    |tmp_17_reg_1125                       |  24|   0|   24|          0|
    |tmp_18_reg_1130                       |  24|   0|   24|          0|
    |tmp_19_reg_1135                       |  24|   0|   24|          0|
    |tmp_20_reg_926                        |  24|   0|   24|          0|
    |tmp_22_reg_951                        |   1|   0|    1|          0|
    |tmp_26_reg_946                        |  24|   0|   24|          0|
    |tmp_28_reg_1008                       |   1|   0|    1|          0|
    |tmp_3_cast_reg_906                    |   3|   0|    4|          1|
    |tmp_4_reg_1120                        |  24|   0|   24|          0|
    |tmp_9_reg_1018                        |   1|   0|    1|          0|
    |underflow_1_reg_1105                  |   1|   0|    1|          0|
    |underflow_reg_1028                    |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 724|   0|  731|          7|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+------------------------+-----+-----+--------------+-----------------+--------------+
|s_axi_biquadv2_AWVALID  |  in |    1|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_AWREADY  | out |    1|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_AWADDR   |  in |    6|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_WVALID   |  in |    1|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_WREADY   | out |    1|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_WDATA    |  in |   32|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_WSTRB    |  in |    4|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_ARVALID  |  in |    1|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_ARREADY  | out |    1|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_ARADDR   |  in |    6|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_RVALID   | out |    1|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_RREADY   |  in |    1|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_RDATA    | out |   32|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_RRESP    | out |    2|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_BVALID   | out |    1|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_BREADY   |  in |    1|     s_axi    |     biquadv2    |    scalar    |
|s_axi_biquadv2_BRESP    | out |    2|     s_axi    |     biquadv2    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none | biquadv2between | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none | biquadv2between | return value |
|inDataLeft_V            |  in |   24|     ap_hs    |   inDataLeft_V  |    scalar    |
|inDataLeft_V_ap_vld     |  in |    1|     ap_hs    |   inDataLeft_V  |    scalar    |
|inDataLeft_V_ap_ack     | out |    1|     ap_hs    |   inDataLeft_V  |    scalar    |
|inDataRight_V           |  in |   24|     ap_hs    |  inDataRight_V  |    scalar    |
|inDataRight_V_ap_vld    |  in |    1|     ap_hs    |  inDataRight_V  |    scalar    |
|inDataRight_V_ap_ack    | out |    1|     ap_hs    |  inDataRight_V  |    scalar    |
|outDataLeft_V           | out |   24|     ap_hs    |  outDataLeft_V  |    pointer   |
|outDataLeft_V_ap_vld    | out |    1|     ap_hs    |  outDataLeft_V  |    pointer   |
|outDataLeft_V_ap_ack    |  in |    1|     ap_hs    |  outDataLeft_V  |    pointer   |
|outDataRight_V          | out |   24|     ap_hs    |  outDataRight_V |    pointer   |
|outDataRight_V_ap_vld   | out |    1|     ap_hs    |  outDataRight_V |    pointer   |
|outDataRight_V_ap_ack   |  in |    1|     ap_hs    |  outDataRight_V |    pointer   |
+------------------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp_2)
	13  / (tmp_2)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
* FSM state operations: 

 <State 1>: 3.32ns
ST_1: inDataRight_V_read (21)  [1/1] 0.00ns
.preheader192.preheader:10  %inDataRight_V_read = call i24 @_ssdm_op_Read.ap_hs.i24(i24 %inDataRight_V)

ST_1: inDataLeft_V_read (22)  [1/1] 0.00ns
.preheader192.preheader:11  %inDataLeft_V_read = call i24 @_ssdm_op_Read.ap_hs.i24(i24 %inDataLeft_V)

ST_1: a2_a0_V_read (23)  [1/1] 1.00ns
.preheader192.preheader:12  %a2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %a2_a0_V)

ST_1: a1_a0_V_read (24)  [1/1] 1.00ns
.preheader192.preheader:13  %a1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %a1_a0_V)

ST_1: b2_a0_V_read (25)  [1/1] 1.00ns
.preheader192.preheader:14  %b2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b2_a0_V)

ST_1: b1_a0_V_read (26)  [1/1] 1.00ns
.preheader192.preheader:15  %b1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b1_a0_V)

ST_1: b0_a0_V_read (27)  [1/1] 1.00ns
.preheader192.preheader:16  %b0_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b0_a0_V)

ST_1: StgValue_25 (39)  [1/1] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:47
.preheader192.preheader:28  store i27 %b0_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 0), align 16

ST_1: StgValue_26 (40)  [1/1] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:48
.preheader192.preheader:29  store i27 %b1_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 1), align 4


 <State 2>: 2.32ns
ST_2: StgValue_27 (41)  [1/1] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:49
.preheader192.preheader:30  store i27 %b2_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 2), align 8

ST_2: StgValue_28 (42)  [1/1] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:50
.preheader192.preheader:31  store i27 %a1_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 3), align 4


 <State 3>: 2.32ns
ST_3: StgValue_29 (43)  [1/1] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:51
.preheader192.preheader:32  store i27 %a2_a0_V_read, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 4), align 16


 <State 4>: 2.32ns
ST_4: StgValue_30 (11)  [1/1] 0.00ns
.preheader192.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b0_a0_V), !map !90

ST_4: StgValue_31 (12)  [1/1] 0.00ns
.preheader192.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b1_a0_V), !map !96

ST_4: StgValue_32 (13)  [1/1] 0.00ns
.preheader192.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b2_a0_V), !map !100

ST_4: StgValue_33 (14)  [1/1] 0.00ns
.preheader192.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i27 %a1_a0_V), !map !104

ST_4: StgValue_34 (15)  [1/1] 0.00ns
.preheader192.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i27 %a2_a0_V), !map !108

ST_4: StgValue_35 (16)  [1/1] 0.00ns
.preheader192.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i24 %inDataLeft_V), !map !112

ST_4: StgValue_36 (17)  [1/1] 0.00ns
.preheader192.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i24 %inDataRight_V), !map !116

ST_4: StgValue_37 (18)  [1/1] 0.00ns
.preheader192.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i24* %outDataLeft_V), !map !120

ST_4: StgValue_38 (19)  [1/1] 0.00ns
.preheader192.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i24* %outDataRight_V), !map !124

ST_4: StgValue_39 (20)  [1/1] 0.00ns
.preheader192.preheader:9  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @biquadv2between_str) nounwind

ST_4: StgValue_40 (28)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:18
.preheader192.preheader:17  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_41 (29)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:21
.preheader192.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i24 %inDataLeft_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_42 (30)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:22
.preheader192.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i24 %inDataRight_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_43 (31)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:23
.preheader192.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i24* %outDataLeft_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_44 (32)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:24
.preheader192.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i24* %outDataRight_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_45 (33)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:27
.preheader192.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i27 %b0_a0_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_46 (34)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:28
.preheader192.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i27 %b1_a0_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_47 (35)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:29
.preheader192.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i27 %b2_a0_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_48 (36)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:30
.preheader192.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i27 %a1_a0_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_49 (37)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:31
.preheader192.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i27 %a2_a0_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_50 (38)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:34
.preheader192.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: inDataLeft_V_trunc (44)  [1/1] 0.00ns
.preheader192.preheader:33  %inDataLeft_V_trunc = zext i24 %inDataLeft_V_read to i27

ST_4: StgValue_52 (45)  [1/1] 2.32ns
.preheader192.preheader:34  store i27 %inDataLeft_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 5), align 4

ST_4: inDataRight_V_trunc (46)  [1/1] 0.00ns
.preheader192.preheader:35  %inDataRight_V_trunc = zext i24 %inDataRight_V_read to i27

ST_4: StgValue_54 (47)  [1/1] 2.32ns
.preheader192.preheader:36  store i27 %inDataRight_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 10), align 8

ST_4: StgValue_55 (48)  [1/1] 1.59ns  loc: Biquadv2between/biquadv2between.cpp:56
.preheader192.preheader:37  br label %0


 <State 5>: 4.67ns
ST_5: p_Val2_5 (50)  [1/1] 0.00ns
:0  %p_Val2_5 = phi i24 [ 0, %.preheader192.preheader ], [ %resultRight_V, %_ifconv ]

ST_5: p_Val2_s (51)  [1/1] 0.00ns
:1  %p_Val2_s = phi i24 [ 0, %.preheader192.preheader ], [ %resultLeft_V, %_ifconv ]

ST_5: p_s (52)  [1/1] 0.00ns
:2  %p_s = phi i3 [ 0, %.preheader192.preheader ], [ %i_V, %_ifconv ]

ST_5: tmp_2 (53)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:56
:3  %tmp_2 = icmp eq i3 %p_s, -3

ST_5: empty (54)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_5: i_V (55)  [1/1] 2.26ns  loc: Biquadv2between/biquadv2between.cpp:56
:5  %i_V = add i3 %p_s, 1

ST_5: StgValue_62 (56)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:56
:6  br i1 %tmp_2, label %1, label %_ifconv

ST_5: tmp_3 (59)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:1  %tmp_3 = zext i3 %p_s to i32

ST_5: tmp_3_cast (60)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:2  %tmp_3_cast = zext i3 %p_s to i4

ST_5: array_addr (61)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:3  %array_addr = getelementptr [15 x i27]* @array_r, i32 0, i32 %tmp_3

ST_5: array_load_4 (62)  [2/2] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:4  %array_load_4 = load i27* %array_addr, align 4

ST_5: addr5 (64)  [1/1] 2.35ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:6  %addr5 = add i4 5, %tmp_3_cast

ST_5: addr5_cast (65)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:7  %addr5_cast = zext i4 %addr5 to i32

ST_5: array_addr_1 (66)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:8  %array_addr_1 = getelementptr [15 x i27]* @array_r, i32 0, i32 %addr5_cast

ST_5: array_load_5 (67)  [2/2] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:9  %array_load_5 = load i27* %array_addr_1, align 4

ST_5: array_load (154)  [2/2] 2.32ns
:0  %array_load = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 8), align 16

ST_5: array_load_1 (160)  [2/2] 2.32ns
:6  %array_load_1 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 6), align 8


 <State 6>: 4.67ns
ST_6: array_load_4 (62)  [1/2] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:4  %array_load_4 = load i27* %array_addr, align 4

ST_6: array_load_5 (67)  [1/2] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:9  %array_load_5 = load i27* %array_addr_1, align 4

ST_6: tmp_20 (68)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:10  %tmp_20 = trunc i27 %array_load_5 to i24

ST_6: addr1 (108)  [1/1] 2.35ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:50  %addr1 = add i4 -6, %tmp_3_cast

ST_6: addr1_cast (109)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:51  %addr1_cast = zext i4 %addr1 to i32

ST_6: array_addr_2 (110)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:52  %array_addr_2 = getelementptr [15 x i27]* @array_r, i32 0, i32 %addr1_cast

ST_6: array_load_6 (111)  [2/2] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:53  %array_load_6 = load i27* %array_addr_2, align 4


 <State 7>: 8.42ns
ST_7: OP1_V (63)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:5  %OP1_V = sext i27 %array_load_4 to i51

ST_7: OP2_V (69)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:11  %OP2_V = sext i24 %tmp_20 to i51

ST_7: p_Val2_1 (70)  [2/2] 8.42ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:12  %p_Val2_1 = mul nsw i51 %OP1_V, %OP2_V

ST_7: array_load_6 (111)  [1/2] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:53  %array_load_6 = load i27* %array_addr_2, align 4

ST_7: tmp_26 (112)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:54  %tmp_26 = trunc i27 %array_load_6 to i24


 <State 8>: 8.42ns
ST_8: p_Val2_1 (70)  [1/2] 8.42ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:12  %p_Val2_1 = mul nsw i51 %OP1_V, %OP2_V

ST_8: tmp_22 (76)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:18  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_1, i32 23)

ST_8: OP2_V_1 (113)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:55  %OP2_V_1 = sext i24 %tmp_26 to i51

ST_8: p_Val2_6 (114)  [2/2] 8.42ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:56  %p_Val2_6 = mul nsw i51 %OP1_V, %OP2_V_1


 <State 9>: 8.42ns
ST_9: tmp_8 (71)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:13  %tmp_8 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %p_Val2_s, i24 0)

ST_9: tmp_8_cast (72)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:14  %tmp_8_cast = sext i48 %tmp_8 to i51

ST_9: p_Val2_2 (73)  [1/1] 3.40ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:15  %p_Val2_2 = add i51 %tmp_8_cast, %p_Val2_1

ST_9: signbit (74)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:16  %signbit = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 50)

ST_9: p_Val2_3 (75)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:17  %p_Val2_3 = call i24 @_ssdm_op_PartSelect.i24.i51.i32.i32(i51 %p_Val2_2, i32 24, i32 47)

ST_9: tmp_5 (77)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:19  %tmp_5 = zext i1 %tmp_22 to i24

ST_9: tmp_23 (78)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node carry)
_ifconv:20  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 47)

ST_9: p_Val2_4 (79)  [1/1] 2.60ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:21  %p_Val2_4 = add i24 %p_Val2_3, %tmp_5

ST_9: newsignbit (80)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:22  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_4, i32 23)

ST_9: tmp_s (81)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node carry)
_ifconv:23  %tmp_s = xor i1 %newsignbit, true

ST_9: carry (82)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:57 (out node of the LUT)
_ifconv:24  %carry = and i1 %tmp_23, %tmp_s

ST_9: tmp_6 (84)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:26  %tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i51.i32.i32(i51 %p_Val2_2, i32 49, i32 50)

ST_9: Range2_all_ones (85)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:27  %Range2_all_ones = icmp eq i2 %tmp_6, -1

ST_9: tmp_7 (86)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:28  %tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i51.i32.i32(i51 %p_Val2_2, i32 48, i32 50)

ST_9: Range1_all_ones (87)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:29  %Range1_all_ones = icmp eq i3 %tmp_7, -1

ST_9: Range1_all_zeros (88)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:30  %Range1_all_zeros = icmp eq i3 %tmp_7, 0

ST_9: p_Val2_6 (114)  [1/2] 8.42ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:56  %p_Val2_6 = mul nsw i51 %OP1_V, %OP2_V_1

ST_9: tmp_28 (120)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:62  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_6, i32 23)


 <State 10>: 8.07ns
ST_10: tmp_25 (83)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:25  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 48)

ST_10: deleted_zeros (89)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:31  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_1 (90)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:32  %tmp_1 = xor i1 %tmp_25, true

ST_10: p_41_i_i (91)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %p_41_i_i = and i1 %Range2_all_ones, %tmp_1

ST_10: deleted_ones (92)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (93)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:35  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (94)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:36  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i (95)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %brmerge_i_i = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_9 (96)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:57
_ifconv:38  %tmp_9 = xor i1 %signbit, true

ST_10: overflow (97)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:39  %overflow = and i1 %brmerge_i_i, %tmp_9

ST_10: brmerge40_demorgan_i (98)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:57 (out node of the LUT)
_ifconv:40  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp_demorgan (99)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node underflow)
_ifconv:41  %tmp_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp (100)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node underflow)
_ifconv:42  %tmp = xor i1 %tmp_demorgan, true

ST_10: underflow (101)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:57 (out node of the LUT)
_ifconv:43  %underflow = and i1 %signbit, %tmp

ST_10: brmerge_i_i_i (102)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:57 (out node of the LUT)
_ifconv:44  %brmerge_i_i_i = or i1 %underflow, %overflow

ST_10: tmp_10 (115)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:57  %tmp_10 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %p_Val2_5, i24 0)

ST_10: tmp_13_cast (116)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:58  %tmp_13_cast = sext i48 %tmp_10 to i51

ST_10: p_Val2_7 (117)  [1/1] 3.40ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:59  %p_Val2_7 = add i51 %tmp_13_cast, %p_Val2_6

ST_10: signbit_1 (118)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:60  %signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_7, i32 50)

ST_10: p_Val2_8 (119)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:61  %p_Val2_8 = call i24 @_ssdm_op_PartSelect.i24.i51.i32.i32(i51 %p_Val2_7, i32 24, i32 47)

ST_10: tmp_11 (121)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:63  %tmp_11 = zext i1 %tmp_28 to i24

ST_10: tmp_29 (122)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node carry_1)
_ifconv:64  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_7, i32 47)

ST_10: p_Val2_9 (123)  [1/1] 2.60ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:65  %p_Val2_9 = add i24 %p_Val2_8, %tmp_11

ST_10: newsignbit_1 (124)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:66  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_9, i32 23)

ST_10: tmp_12 (125)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node carry_1)
_ifconv:67  %tmp_12 = xor i1 %newsignbit_1, true

ST_10: carry_1 (126)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:58 (out node of the LUT)
_ifconv:68  %carry_1 = and i1 %tmp_29, %tmp_12

ST_10: tmp_13 (128)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:70  %tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i51.i32.i32(i51 %p_Val2_7, i32 49, i32 50)

ST_10: Range2_all_ones_1 (129)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:71  %Range2_all_ones_1 = icmp eq i2 %tmp_13, -1

ST_10: tmp_14 (130)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:72  %tmp_14 = call i3 @_ssdm_op_PartSelect.i3.i51.i32.i32(i51 %p_Val2_7, i32 48, i32 50)

ST_10: Range1_all_ones_1 (131)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:73  %Range1_all_ones_1 = icmp eq i3 %tmp_14, -1

ST_10: Range1_all_zeros_1 (132)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:74  %Range1_all_zeros_1 = icmp eq i3 %tmp_14, 0


 <State 11>: 6.21ns
ST_11: tmp1 (103)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node resultLeft_V)
_ifconv:45  %tmp1 = or i1 %brmerge40_demorgan_i, %tmp_9

ST_11: underflow_not (104)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node resultLeft_V)
_ifconv:46  %underflow_not = or i1 %tmp1, %p_38_i_i

ST_11: p_Val2_4_mux (105)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:57 (out node of the LUT)
_ifconv:47  %p_Val2_4_mux = select i1 %brmerge_i_i_i, i24 8388607, i24 %p_Val2_4

ST_11: p_Val2_4_4 (106)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57 (grouped into LUT with out node resultLeft_V)
_ifconv:48  %p_Val2_4_4 = select i1 %underflow, i24 -8388608, i24 %p_Val2_4

ST_11: resultLeft_V (107)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:57 (out node of the LUT)
_ifconv:49  %resultLeft_V = select i1 %underflow_not, i24 %p_Val2_4_mux, i24 %p_Val2_4_4

ST_11: tmp_31 (127)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:69  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_7, i32 48)

ST_11: deleted_zeros_1 (133)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:75  %deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

ST_11: tmp_15 (134)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:76  %tmp_15 = xor i1 %tmp_31, true

ST_11: p_41_i_i1 (135)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:77  %p_41_i_i1 = and i1 %Range2_all_ones_1, %tmp_15

ST_11: deleted_ones_1 (136)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node brmerge40_demorgan_i_1)
_ifconv:78  %deleted_ones_1 = select i1 %carry_1, i1 %p_41_i_i1, i1 %Range1_all_ones_1

ST_11: p_38_i_i1 (137)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:79  %p_38_i_i1 = and i1 %carry_1, %Range1_all_ones_1

ST_11: p_not_i_i1 (138)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:80  %p_not_i_i1 = xor i1 %deleted_zeros_1, true

ST_11: brmerge_i_i1 (139)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:81  %brmerge_i_i1 = or i1 %newsignbit_1, %p_not_i_i1

ST_11: tmp_16 (140)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:58
_ifconv:82  %tmp_16 = xor i1 %signbit_1, true

ST_11: overflow_1 (141)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node brmerge_i_i_i1)
_ifconv:83  %overflow_1 = and i1 %brmerge_i_i1, %tmp_16

ST_11: brmerge40_demorgan_i_1 (142)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:58 (out node of the LUT)
_ifconv:84  %brmerge40_demorgan_i_1 = and i1 %newsignbit_1, %deleted_ones_1

ST_11: tmp2_demorgan (143)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node underflow_1)
_ifconv:85  %tmp2_demorgan = or i1 %p_38_i_i1, %brmerge40_demorgan_i_1

ST_11: tmp2 (144)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node underflow_1)
_ifconv:86  %tmp2 = xor i1 %tmp2_demorgan, true

ST_11: underflow_1 (145)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:58 (out node of the LUT)
_ifconv:87  %underflow_1 = and i1 %signbit_1, %tmp2

ST_11: brmerge_i_i_i1 (146)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:58 (out node of the LUT)
_ifconv:88  %brmerge_i_i_i1 = or i1 %underflow_1, %overflow_1


 <State 12>: 4.14ns
ST_12: StgValue_158 (58)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:56
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str8) nounwind

ST_12: tmp3 (147)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node resultRight_V)
_ifconv:89  %tmp3 = or i1 %brmerge40_demorgan_i_1, %tmp_16

ST_12: underflow_1_not (148)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node resultRight_V)
_ifconv:90  %underflow_1_not = or i1 %tmp3, %p_38_i_i1

ST_12: p_Val2_9_mux (149)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:58 (out node of the LUT)
_ifconv:91  %p_Val2_9_mux = select i1 %brmerge_i_i_i1, i24 8388607, i24 %p_Val2_9

ST_12: p_Val2_9_5 (150)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58 (grouped into LUT with out node resultRight_V)
_ifconv:92  %p_Val2_9_5 = select i1 %underflow_1, i24 -8388608, i24 %p_Val2_9

ST_12: resultRight_V (151)  [1/1] 2.07ns  loc: Biquadv2between/biquadv2between.cpp:58 (out node of the LUT)
_ifconv:93  %resultRight_V = select i1 %underflow_1_not, i24 %p_Val2_9_mux, i24 %p_Val2_9_5

ST_12: StgValue_164 (152)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:56
_ifconv:94  br label %0


 <State 13>: 2.32ns
ST_13: array_load (154)  [1/2] 2.32ns
:0  %array_load = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 8), align 16

ST_13: tmp_4 (155)  [1/1] 0.00ns
:1  %tmp_4 = trunc i27 %array_load to i24

ST_13: array_load_1 (160)  [1/2] 2.32ns
:6  %array_load_1 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 6), align 8

ST_13: tmp_17 (161)  [1/1] 0.00ns
:7  %tmp_17 = trunc i27 %array_load_1 to i24

ST_13: array_load_2 (165)  [2/2] 2.32ns
:11  %array_load_2 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 13), align 4

ST_13: array_load_3 (171)  [2/2] 2.32ns
:17  %array_load_3 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 11), align 4


 <State 14>: 2.32ns
ST_14: samples_V_load11_tru (156)  [1/1] 0.00ns
:2  %samples_V_load11_tru = zext i24 %tmp_4 to i27

ST_14: StgValue_172 (157)  [1/1] 2.32ns
:3  store i27 %samples_V_load11_tru, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 9), align 4

ST_14: p_Val2_trunc (158)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:57
:4  %p_Val2_trunc = zext i24 %p_Val2_s to i27

ST_14: StgValue_174 (159)  [1/1] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:57
:5  store i27 %p_Val2_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 8), align 16

ST_14: array_load_2 (165)  [1/2] 2.32ns
:11  %array_load_2 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 13), align 4

ST_14: tmp_18 (166)  [1/1] 0.00ns
:12  %tmp_18 = trunc i27 %array_load_2 to i24

ST_14: array_load_3 (171)  [1/2] 2.32ns
:17  %array_load_3 = load i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 11), align 4

ST_14: tmp_19 (172)  [1/1] 0.00ns
:18  %tmp_19 = trunc i27 %array_load_3 to i24


 <State 15>: 2.32ns
ST_15: samples_V_load_114_t (162)  [1/1] 0.00ns
:8  %samples_V_load_114_t = zext i24 %tmp_17 to i27

ST_15: StgValue_180 (163)  [1/1] 2.32ns
:9  store i27 %samples_V_load_114_t, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 7), align 4

ST_15: StgValue_181 (164)  [1/1] 2.32ns
:10  store i27 %inDataLeft_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 6), align 8


 <State 16>: 2.32ns
ST_16: samples_V_load_217_t (167)  [1/1] 0.00ns
:13  %samples_V_load_217_t = zext i24 %tmp_18 to i27

ST_16: StgValue_183 (168)  [1/1] 2.32ns
:14  store i27 %samples_V_load_217_t, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 14), align 8

ST_16: p_Val2_5_trunc (169)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:58
:15  %p_Val2_5_trunc = zext i24 %p_Val2_5 to i27

ST_16: StgValue_185 (170)  [1/1] 2.32ns  loc: Biquadv2between/biquadv2between.cpp:58
:16  store i27 %p_Val2_5_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 13), align 4

ST_16: StgValue_186 (176)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:74
:22  call void @_ssdm_op_Write.ap_hs.i24P(i24* %outDataLeft_V, i24 %p_Val2_s)

ST_16: StgValue_187 (177)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:75
:23  call void @_ssdm_op_Write.ap_hs.i24P(i24* %outDataRight_V, i24 %p_Val2_5)


 <State 17>: 2.32ns
ST_17: samples_V_load_320_t (173)  [1/1] 0.00ns
:19  %samples_V_load_320_t = zext i24 %tmp_19 to i27

ST_17: StgValue_189 (174)  [1/1] 2.32ns
:20  store i27 %samples_V_load_320_t, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 12), align 16

ST_17: StgValue_190 (175)  [1/1] 2.32ns
:21  store i27 %inDataRight_V_trunc, i27* getelementptr inbounds ([15 x i27]* @array_r, i32 0, i32 11), align 4

ST_17: StgValue_191 (178)  [1/1] 0.00ns  loc: Biquadv2between/biquadv2between.cpp:76
:24  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ b0_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a1_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a2_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inDataLeft_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ inDataRight_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ outDataLeft_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ outDataRight_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ array_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inDataRight_V_read     (read             ) [ 001110000000000000]
inDataLeft_V_read      (read             ) [ 001110000000000000]
a2_a0_V_read           (read             ) [ 001100000000000000]
a1_a0_V_read           (read             ) [ 001000000000000000]
b2_a0_V_read           (read             ) [ 001000000000000000]
b1_a0_V_read           (read             ) [ 000000000000000000]
b0_a0_V_read           (read             ) [ 000000000000000000]
StgValue_25            (store            ) [ 000000000000000000]
StgValue_26            (store            ) [ 000000000000000000]
StgValue_27            (store            ) [ 000000000000000000]
StgValue_28            (store            ) [ 000000000000000000]
StgValue_29            (store            ) [ 000000000000000000]
StgValue_30            (specbitsmap      ) [ 000000000000000000]
StgValue_31            (specbitsmap      ) [ 000000000000000000]
StgValue_32            (specbitsmap      ) [ 000000000000000000]
StgValue_33            (specbitsmap      ) [ 000000000000000000]
StgValue_34            (specbitsmap      ) [ 000000000000000000]
StgValue_35            (specbitsmap      ) [ 000000000000000000]
StgValue_36            (specbitsmap      ) [ 000000000000000000]
StgValue_37            (specbitsmap      ) [ 000000000000000000]
StgValue_38            (specbitsmap      ) [ 000000000000000000]
StgValue_39            (spectopmodule    ) [ 000000000000000000]
StgValue_40            (specresourcelimit) [ 000000000000000000]
StgValue_41            (specinterface    ) [ 000000000000000000]
StgValue_42            (specinterface    ) [ 000000000000000000]
StgValue_43            (specinterface    ) [ 000000000000000000]
StgValue_44            (specinterface    ) [ 000000000000000000]
StgValue_45            (specinterface    ) [ 000000000000000000]
StgValue_46            (specinterface    ) [ 000000000000000000]
StgValue_47            (specinterface    ) [ 000000000000000000]
StgValue_48            (specinterface    ) [ 000000000000000000]
StgValue_49            (specinterface    ) [ 000000000000000000]
StgValue_50            (specinterface    ) [ 000000000000000000]
inDataLeft_V_trunc     (zext             ) [ 000001111111111100]
StgValue_52            (store            ) [ 000000000000000000]
inDataRight_V_trunc    (zext             ) [ 000001111111111111]
StgValue_54            (store            ) [ 000000000000000000]
StgValue_55            (br               ) [ 000011111111100000]
p_Val2_5               (phi              ) [ 000001111110011110]
p_Val2_s               (phi              ) [ 000001111100011110]
p_s                    (phi              ) [ 000001000000000000]
tmp_2                  (icmp             ) [ 000001111111100000]
empty                  (speclooptripcount) [ 000000000000000000]
i_V                    (add              ) [ 000011111111100000]
StgValue_62            (br               ) [ 000000000000000000]
tmp_3                  (zext             ) [ 000000000000000000]
tmp_3_cast             (zext             ) [ 000000100000000000]
array_addr             (getelementptr    ) [ 000000100000000000]
addr5                  (add              ) [ 000000000000000000]
addr5_cast             (zext             ) [ 000000000000000000]
array_addr_1           (getelementptr    ) [ 000000100000000000]
array_load_4           (load             ) [ 000000010000000000]
array_load_5           (load             ) [ 000000000000000000]
tmp_20                 (trunc            ) [ 000000010000000000]
addr1                  (add              ) [ 000000000000000000]
addr1_cast             (zext             ) [ 000000000000000000]
array_addr_2           (getelementptr    ) [ 000000010000000000]
OP1_V                  (sext             ) [ 000000001100000000]
OP2_V                  (sext             ) [ 000000001000000000]
array_load_6           (load             ) [ 000000000000000000]
tmp_26                 (trunc            ) [ 000000001000000000]
p_Val2_1               (mul              ) [ 000000000100000000]
tmp_22                 (bitselect        ) [ 000000000100000000]
OP2_V_1                (sext             ) [ 000000000100000000]
tmp_8                  (bitconcatenate   ) [ 000000000000000000]
tmp_8_cast             (sext             ) [ 000000000000000000]
p_Val2_2               (add              ) [ 000000000010000000]
signbit                (bitselect        ) [ 000000000010000000]
p_Val2_3               (partselect       ) [ 000000000000000000]
tmp_5                  (zext             ) [ 000000000000000000]
tmp_23                 (bitselect        ) [ 000000000000000000]
p_Val2_4               (add              ) [ 000000000011000000]
newsignbit             (bitselect        ) [ 000000000010000000]
tmp_s                  (xor              ) [ 000000000000000000]
carry                  (and              ) [ 000000000010000000]
tmp_6                  (partselect       ) [ 000000000000000000]
Range2_all_ones        (icmp             ) [ 000000000010000000]
tmp_7                  (partselect       ) [ 000000000000000000]
Range1_all_ones        (icmp             ) [ 000000000010000000]
Range1_all_zeros       (icmp             ) [ 000000000010000000]
p_Val2_6               (mul              ) [ 000000000010000000]
tmp_28                 (bitselect        ) [ 000000000010000000]
tmp_25                 (bitselect        ) [ 000000000000000000]
deleted_zeros          (select           ) [ 000000000000000000]
tmp_1                  (xor              ) [ 000000000000000000]
p_41_i_i               (and              ) [ 000000000000000000]
deleted_ones           (select           ) [ 000000000000000000]
p_38_i_i               (and              ) [ 000000000001000000]
p_not_i_i              (xor              ) [ 000000000000000000]
brmerge_i_i            (or               ) [ 000000000000000000]
tmp_9                  (xor              ) [ 000000000001000000]
overflow               (and              ) [ 000000000000000000]
brmerge40_demorgan_i   (and              ) [ 000000000001000000]
tmp_demorgan           (or               ) [ 000000000000000000]
tmp                    (xor              ) [ 000000000000000000]
underflow              (and              ) [ 000000000001000000]
brmerge_i_i_i          (or               ) [ 000000000001000000]
tmp_10                 (bitconcatenate   ) [ 000000000000000000]
tmp_13_cast            (sext             ) [ 000000000000000000]
p_Val2_7               (add              ) [ 000000000001000000]
signbit_1              (bitselect        ) [ 000000000001000000]
p_Val2_8               (partselect       ) [ 000000000000000000]
tmp_11                 (zext             ) [ 000000000000000000]
tmp_29                 (bitselect        ) [ 000000000000000000]
p_Val2_9               (add              ) [ 000000000001100000]
newsignbit_1           (bitselect        ) [ 000000000001000000]
tmp_12                 (xor              ) [ 000000000000000000]
carry_1                (and              ) [ 000000000001000000]
tmp_13                 (partselect       ) [ 000000000000000000]
Range2_all_ones_1      (icmp             ) [ 000000000001000000]
tmp_14                 (partselect       ) [ 000000000000000000]
Range1_all_ones_1      (icmp             ) [ 000000000001000000]
Range1_all_zeros_1     (icmp             ) [ 000000000001000000]
tmp1                   (or               ) [ 000000000000000000]
underflow_not          (or               ) [ 000000000000000000]
p_Val2_4_mux           (select           ) [ 000000000000000000]
p_Val2_4_4             (select           ) [ 000000000000000000]
resultLeft_V           (select           ) [ 000011000000100000]
tmp_31                 (bitselect        ) [ 000000000000000000]
deleted_zeros_1        (select           ) [ 000000000000000000]
tmp_15                 (xor              ) [ 000000000000000000]
p_41_i_i1              (and              ) [ 000000000000000000]
deleted_ones_1         (select           ) [ 000000000000000000]
p_38_i_i1              (and              ) [ 000000000000100000]
p_not_i_i1             (xor              ) [ 000000000000000000]
brmerge_i_i1           (or               ) [ 000000000000000000]
tmp_16                 (xor              ) [ 000000000000100000]
overflow_1             (and              ) [ 000000000000000000]
brmerge40_demorgan_i_1 (and              ) [ 000000000000100000]
tmp2_demorgan          (or               ) [ 000000000000000000]
tmp2                   (xor              ) [ 000000000000000000]
underflow_1            (and              ) [ 000000000000100000]
brmerge_i_i_i1         (or               ) [ 000000000000100000]
StgValue_158           (specloopname     ) [ 000000000000000000]
tmp3                   (or               ) [ 000000000000000000]
underflow_1_not        (or               ) [ 000000000000000000]
p_Val2_9_mux           (select           ) [ 000000000000000000]
p_Val2_9_5             (select           ) [ 000000000000000000]
resultRight_V          (select           ) [ 000011111111100000]
StgValue_164           (br               ) [ 000011111111100000]
array_load             (load             ) [ 000000000000000000]
tmp_4                  (trunc            ) [ 000000000000001000]
array_load_1           (load             ) [ 000000000000000000]
tmp_17                 (trunc            ) [ 000000000000001100]
samples_V_load11_tru   (zext             ) [ 000000000000000000]
StgValue_172           (store            ) [ 000000000000000000]
p_Val2_trunc           (zext             ) [ 000000000000000000]
StgValue_174           (store            ) [ 000000000000000000]
array_load_2           (load             ) [ 000000000000000000]
tmp_18                 (trunc            ) [ 000000000000000110]
array_load_3           (load             ) [ 000000000000000000]
tmp_19                 (trunc            ) [ 000000000000000111]
samples_V_load_114_t   (zext             ) [ 000000000000000000]
StgValue_180           (store            ) [ 000000000000000000]
StgValue_181           (store            ) [ 000000000000000000]
samples_V_load_217_t   (zext             ) [ 000000000000000000]
StgValue_183           (store            ) [ 000000000000000000]
p_Val2_5_trunc         (zext             ) [ 000000000000000000]
StgValue_185           (store            ) [ 000000000000000000]
StgValue_186           (write            ) [ 000000000000000000]
StgValue_187           (write            ) [ 000000000000000000]
samples_V_load_320_t   (zext             ) [ 000000000000000000]
StgValue_189           (store            ) [ 000000000000000000]
StgValue_190           (store            ) [ 000000000000000000]
StgValue_191           (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b0_a0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0_a0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b1_a0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1_a0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b2_a0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_a0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a1_a0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1_a0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a2_a0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a2_a0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inDataLeft_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inDataLeft_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inDataRight_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inDataRight_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outDataLeft_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outDataLeft_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outDataRight_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outDataRight_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="array_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.i24"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i27"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="biquadv2between_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i51.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.i24P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="inDataRight_V_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="0"/>
<pin id="139" dir="1" index="2" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inDataRight_V_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="inDataLeft_V_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="0"/>
<pin id="145" dir="1" index="2" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inDataLeft_V_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="a2_a0_V_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="27" slack="0"/>
<pin id="150" dir="0" index="1" bw="27" slack="0"/>
<pin id="151" dir="1" index="2" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a2_a0_V_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="a1_a0_V_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="27" slack="0"/>
<pin id="156" dir="0" index="1" bw="27" slack="0"/>
<pin id="157" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a1_a0_V_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="b2_a0_V_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="27" slack="0"/>
<pin id="162" dir="0" index="1" bw="27" slack="0"/>
<pin id="163" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_a0_V_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="b1_a0_V_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="27" slack="0"/>
<pin id="168" dir="0" index="1" bw="27" slack="0"/>
<pin id="169" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_a0_V_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="b0_a0_V_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="27" slack="0"/>
<pin id="174" dir="0" index="1" bw="27" slack="0"/>
<pin id="175" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_a0_V_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="StgValue_186_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="24" slack="0"/>
<pin id="181" dir="0" index="2" bw="24" slack="4"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_186/16 "/>
</bind>
</comp>

<comp id="185" class="1004" name="StgValue_187_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="24" slack="0"/>
<pin id="188" dir="0" index="2" bw="24" slack="4"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_187/16 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="27" slack="0"/>
<pin id="194" dir="0" index="1" bw="27" slack="0"/>
<pin id="198" dir="0" index="3" bw="27" slack="0"/>
<pin id="199" dir="0" index="4" bw="27" slack="0"/>
<pin id="195" dir="1" index="2" bw="27" slack="0"/>
<pin id="200" dir="1" index="5" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_25/1 StgValue_26/1 StgValue_27/2 StgValue_28/2 StgValue_29/3 StgValue_52/4 StgValue_54/4 array_load_4/5 array_load_5/5 array_load/5 array_load_1/5 array_load_6/6 array_load_2/13 array_load_3/13 StgValue_172/14 StgValue_174/14 StgValue_180/15 StgValue_181/15 StgValue_183/16 StgValue_185/16 StgValue_189/17 StgValue_190/17 "/>
</bind>
</comp>

<comp id="208" class="1004" name="array_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="27" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="array_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="27" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="array_addr_2_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="27" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_2/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="p_Val2_5_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="1"/>
<pin id="244" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Val2_5_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="24" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="p_Val2_s_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="24" slack="1"/>
<pin id="257" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Val2_s_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="24" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="268" class="1005" name="p_s_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="1"/>
<pin id="270" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_s_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="3" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="283" dir="0" index="0" bw="27" slack="0"/>
<pin id="284" dir="0" index="1" bw="24" slack="0"/>
<pin id="285" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/7 p_Val2_6/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="51" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/8 tmp_28/9 "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="51" slack="1"/>
<pin id="303" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 p_Val2_6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="inDataLeft_V_trunc_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="24" slack="3"/>
<pin id="307" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inDataLeft_V_trunc/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="inDataRight_V_trunc_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="24" slack="3"/>
<pin id="311" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inDataRight_V_trunc/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_3_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="addr5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr5/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="addr5_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr5_cast/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_20_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="27" slack="0"/>
<pin id="347" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="addr1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="1"/>
<pin id="352" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr1/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="addr1_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr1_cast/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="OP1_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="27" slack="1"/>
<pin id="361" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="OP2_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="24" slack="1"/>
<pin id="365" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_26_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="27" slack="0"/>
<pin id="369" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="OP2_V_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="24" slack="1"/>
<pin id="373" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_8_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="48" slack="0"/>
<pin id="377" dir="0" index="1" bw="24" slack="4"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_8_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="48" slack="0"/>
<pin id="385" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Val2_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="48" slack="0"/>
<pin id="389" dir="0" index="1" bw="51" slack="1"/>
<pin id="390" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/9 "/>
</bind>
</comp>

<comp id="393" class="1004" name="signbit_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="51" slack="0"/>
<pin id="396" dir="0" index="2" bw="7" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Val2_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="24" slack="0"/>
<pin id="403" dir="0" index="1" bw="51" slack="0"/>
<pin id="404" dir="0" index="2" bw="6" slack="0"/>
<pin id="405" dir="0" index="3" bw="7" slack="0"/>
<pin id="406" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/9 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_23_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="51" slack="0"/>
<pin id="417" dir="0" index="2" bw="7" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Val2_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="24" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="newsignbit_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="24" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_s_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="442" class="1004" name="carry_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_6_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="51" slack="0"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="0" index="3" bw="7" slack="0"/>
<pin id="453" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="Range2_all_ones_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="2" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="0"/>
<pin id="466" dir="0" index="1" bw="51" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="0" index="3" bw="7" slack="0"/>
<pin id="469" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="Range1_all_ones_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="0"/>
<pin id="476" dir="0" index="1" bw="3" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="Range1_all_zeros_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_25_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="51" slack="1"/>
<pin id="489" dir="0" index="2" bw="7" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="deleted_zeros_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="0" index="1" bw="1" slack="1"/>
<pin id="496" dir="0" index="2" bw="1" slack="1"/>
<pin id="497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_41_i_i_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="deleted_ones_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="1"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_38_i_i_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="1" slack="1"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_not_i_i_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="brmerge_i_i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_9_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="535" class="1004" name="overflow_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="541" class="1004" name="brmerge40_demorgan_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_demorgan_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_demorgan/10 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="underflow_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="563" class="1004" name="brmerge_i_i_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_10_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="48" slack="0"/>
<pin id="571" dir="0" index="1" bw="24" slack="5"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_13_cast_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="48" slack="0"/>
<pin id="579" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/10 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_Val2_7_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="48" slack="0"/>
<pin id="583" dir="0" index="1" bw="51" slack="1"/>
<pin id="584" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="signbit_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="51" slack="0"/>
<pin id="590" dir="0" index="2" bw="7" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit_1/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_Val2_8_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="24" slack="0"/>
<pin id="597" dir="0" index="1" bw="51" slack="0"/>
<pin id="598" dir="0" index="2" bw="6" slack="0"/>
<pin id="599" dir="0" index="3" bw="7" slack="0"/>
<pin id="600" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_11_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_29_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="51" slack="0"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_Val2_9_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="24" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="newsignbit_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="24" slack="0"/>
<pin id="625" dir="0" index="2" bw="6" slack="0"/>
<pin id="626" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_1/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_12_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="carry_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/10 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_13_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="2" slack="0"/>
<pin id="644" dir="0" index="1" bw="51" slack="0"/>
<pin id="645" dir="0" index="2" bw="7" slack="0"/>
<pin id="646" dir="0" index="3" bw="7" slack="0"/>
<pin id="647" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="Range2_all_ones_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="0"/>
<pin id="654" dir="0" index="1" bw="2" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_1/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_14_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="0"/>
<pin id="660" dir="0" index="1" bw="51" slack="0"/>
<pin id="661" dir="0" index="2" bw="7" slack="0"/>
<pin id="662" dir="0" index="3" bw="7" slack="0"/>
<pin id="663" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="Range1_all_ones_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="0"/>
<pin id="670" dir="0" index="1" bw="3" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_1/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="Range1_all_zeros_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="0"/>
<pin id="676" dir="0" index="1" bw="3" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="0" index="1" bw="1" slack="1"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/11 "/>
</bind>
</comp>

<comp id="684" class="1004" name="underflow_not_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="1"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_Val2_4_mux_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="0" index="1" bw="24" slack="0"/>
<pin id="692" dir="0" index="2" bw="24" slack="2"/>
<pin id="693" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4_mux/11 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_Val2_4_4_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="0" index="1" bw="24" slack="0"/>
<pin id="698" dir="0" index="2" bw="24" slack="2"/>
<pin id="699" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4_4/11 "/>
</bind>
</comp>

<comp id="701" class="1004" name="resultLeft_V_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="24" slack="0"/>
<pin id="704" dir="0" index="2" bw="24" slack="0"/>
<pin id="705" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultLeft_V/11 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_31_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="51" slack="1"/>
<pin id="712" dir="0" index="2" bw="7" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/11 "/>
</bind>
</comp>

<comp id="716" class="1004" name="deleted_zeros_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="0" index="1" bw="1" slack="1"/>
<pin id="719" dir="0" index="2" bw="1" slack="1"/>
<pin id="720" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/11 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_15_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_41_i_i1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i1/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="deleted_ones_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="0" index="2" bw="1" slack="1"/>
<pin id="736" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_1/11 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_38_i_i1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="0" index="1" bw="1" slack="1"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i1/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_not_i_i1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i1/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="brmerge_i_i1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i1/11 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_16_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="758" class="1004" name="overflow_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/11 "/>
</bind>
</comp>

<comp id="764" class="1004" name="brmerge40_demorgan_i_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i_1/11 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp2_demorgan_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2_demorgan/11 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="781" class="1004" name="underflow_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/11 "/>
</bind>
</comp>

<comp id="786" class="1004" name="brmerge_i_i_i1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i1/11 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="0" index="1" bw="1" slack="1"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/12 "/>
</bind>
</comp>

<comp id="796" class="1004" name="underflow_1_not_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="1"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_1_not/12 "/>
</bind>
</comp>

<comp id="801" class="1004" name="p_Val2_9_mux_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="0" index="1" bw="24" slack="0"/>
<pin id="804" dir="0" index="2" bw="24" slack="2"/>
<pin id="805" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9_mux/12 "/>
</bind>
</comp>

<comp id="807" class="1004" name="p_Val2_9_5_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="0" index="1" bw="24" slack="0"/>
<pin id="810" dir="0" index="2" bw="24" slack="2"/>
<pin id="811" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9_5/12 "/>
</bind>
</comp>

<comp id="813" class="1004" name="resultRight_V_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="24" slack="0"/>
<pin id="816" dir="0" index="2" bw="24" slack="0"/>
<pin id="817" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultRight_V/12 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_4_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="27" slack="0"/>
<pin id="823" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_17_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="27" slack="0"/>
<pin id="827" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="samples_V_load11_tru_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="24" slack="1"/>
<pin id="831" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="samples_V_load11_tru/14 "/>
</bind>
</comp>

<comp id="833" class="1004" name="p_Val2_trunc_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="24" slack="2"/>
<pin id="835" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_trunc/14 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_18_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="27" slack="0"/>
<pin id="840" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_19_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="27" slack="0"/>
<pin id="844" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="846" class="1004" name="samples_V_load_114_t_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="24" slack="2"/>
<pin id="848" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="samples_V_load_114_t/15 "/>
</bind>
</comp>

<comp id="850" class="1004" name="samples_V_load_217_t_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="24" slack="2"/>
<pin id="852" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="samples_V_load_217_t/16 "/>
</bind>
</comp>

<comp id="854" class="1004" name="p_Val2_5_trunc_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="24" slack="4"/>
<pin id="856" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_5_trunc/16 "/>
</bind>
</comp>

<comp id="859" class="1004" name="samples_V_load_320_t_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="24" slack="3"/>
<pin id="861" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="samples_V_load_320_t/17 "/>
</bind>
</comp>

<comp id="863" class="1005" name="inDataRight_V_read_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="24" slack="3"/>
<pin id="865" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="inDataRight_V_read "/>
</bind>
</comp>

<comp id="868" class="1005" name="inDataLeft_V_read_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="24" slack="3"/>
<pin id="870" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="inDataLeft_V_read "/>
</bind>
</comp>

<comp id="873" class="1005" name="a2_a0_V_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="27" slack="2"/>
<pin id="875" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="a2_a0_V_read "/>
</bind>
</comp>

<comp id="878" class="1005" name="a1_a0_V_read_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="27" slack="1"/>
<pin id="880" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="a1_a0_V_read "/>
</bind>
</comp>

<comp id="883" class="1005" name="b2_a0_V_read_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="27" slack="1"/>
<pin id="885" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="b2_a0_V_read "/>
</bind>
</comp>

<comp id="888" class="1005" name="inDataLeft_V_trunc_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="27" slack="4"/>
<pin id="890" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="inDataLeft_V_trunc "/>
</bind>
</comp>

<comp id="893" class="1005" name="inDataRight_V_trunc_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="27" slack="6"/>
<pin id="895" dir="1" index="1" bw="27" slack="6"/>
</pin_list>
<bind>
<opset="inDataRight_V_trunc "/>
</bind>
</comp>

<comp id="901" class="1005" name="i_V_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="3" slack="0"/>
<pin id="903" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="906" class="1005" name="tmp_3_cast_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="4" slack="1"/>
<pin id="908" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="911" class="1005" name="array_addr_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="1"/>
<pin id="913" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="916" class="1005" name="array_addr_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="1"/>
<pin id="918" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="array_load_4_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="27" slack="1"/>
<pin id="923" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="array_load_4 "/>
</bind>
</comp>

<comp id="926" class="1005" name="tmp_20_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="24" slack="1"/>
<pin id="928" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="931" class="1005" name="array_addr_2_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="1"/>
<pin id="933" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_2 "/>
</bind>
</comp>

<comp id="936" class="1005" name="OP1_V_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="51" slack="1"/>
<pin id="938" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="941" class="1005" name="OP2_V_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="51" slack="1"/>
<pin id="943" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="946" class="1005" name="tmp_26_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="24" slack="1"/>
<pin id="948" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_22_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="956" class="1005" name="OP2_V_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="51" slack="1"/>
<pin id="958" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="p_Val2_2_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="51" slack="1"/>
<pin id="963" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="966" class="1005" name="signbit_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="1"/>
<pin id="968" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="972" class="1005" name="p_Val2_4_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="24" slack="2"/>
<pin id="974" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="978" class="1005" name="newsignbit_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="984" class="1005" name="carry_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="991" class="1005" name="Range2_all_ones_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="1"/>
<pin id="993" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="996" class="1005" name="Range1_all_ones_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="1"/>
<pin id="998" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="1003" class="1005" name="Range1_all_zeros_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_28_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="p_38_i_i_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_9_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="brmerge40_demorgan_i_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1028" class="1005" name="underflow_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="1"/>
<pin id="1030" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1033" class="1005" name="brmerge_i_i_i_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1038" class="1005" name="p_Val2_7_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="51" slack="1"/>
<pin id="1040" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="signbit_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="1"/>
<pin id="1045" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="p_Val2_9_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="24" slack="2"/>
<pin id="1051" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="newsignbit_1_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_1 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="carry_1_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="1"/>
<pin id="1063" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="Range2_all_ones_1_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="1"/>
<pin id="1070" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_1 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="Range1_all_ones_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="1"/>
<pin id="1075" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="Range1_all_zeros_1_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="resultLeft_V_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="24" slack="1"/>
<pin id="1087" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="resultLeft_V "/>
</bind>
</comp>

<comp id="1090" class="1005" name="p_38_i_i1_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="1"/>
<pin id="1092" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i1 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="tmp_16_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="1"/>
<pin id="1097" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="brmerge40_demorgan_i_1_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="1"/>
<pin id="1102" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i_1 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="underflow_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="1"/>
<pin id="1107" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="brmerge_i_i_i1_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="1"/>
<pin id="1112" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="resultRight_V_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="24" slack="1"/>
<pin id="1117" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="resultRight_V "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_4_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="24" slack="1"/>
<pin id="1122" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="tmp_17_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="24" slack="2"/>
<pin id="1127" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_18_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="24" slack="2"/>
<pin id="1132" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp_19_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="24" slack="3"/>
<pin id="1137" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="132" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="132" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="172" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="166" pin="2"/><net_sink comp="192" pin=4"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="192" pin=3"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="192" pin=3"/></net>

<net id="234"><net_src comp="122" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="235"><net_src comp="124" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="236"><net_src comp="126" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="237"><net_src comp="128" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="239"><net_src comp="130" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="240"><net_src comp="122" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="241"><net_src comp="134" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="245"><net_src comp="64" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="253"><net_src comp="242" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="266"><net_src comp="255" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="298"><net_src comp="84" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="279" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="86" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="279" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="317"><net_src comp="272" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="68" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="272" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="272" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="333"><net_src comp="272" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="76" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="348"><net_src comp="192" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="82" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="370"><net_src comp="192" pin="5"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="380"><net_src comp="88" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="255" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="301" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="84" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="90" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="407"><net_src comp="92" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="387" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="94" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="96" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="419"><net_src comp="84" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="387" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="96" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="401" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="411" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="98" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="86" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="100" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="414" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="102" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="387" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="104" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="90" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="462"><net_src comp="448" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="106" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="108" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="387" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="110" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="90" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="478"><net_src comp="464" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="112" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="464" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="66" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="84" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="110" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="502"><net_src comp="486" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="100" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="523"><net_src comp="493" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="100" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="100" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="525" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="509" pin="3"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="515" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="100" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="535" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="574"><net_src comp="88" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="242" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="64" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="569" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="301" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="84" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="581" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="90" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="601"><net_src comp="92" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="581" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="94" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="96" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="613"><net_src comp="84" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="581" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="96" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="595" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="605" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="98" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="86" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="100" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="608" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="648"><net_src comp="102" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="581" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="104" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="90" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="656"><net_src comp="642" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="106" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="664"><net_src comp="108" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="581" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="110" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="90" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="672"><net_src comp="658" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="112" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="658" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="66" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="114" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="116" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="684" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="689" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="695" pin="3"/><net_sink comp="701" pin=2"/></net>

<net id="714"><net_src comp="84" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="110" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="725"><net_src comp="709" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="100" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="727" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="746"><net_src comp="716" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="100" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="100" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="748" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="753" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="732" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="738" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="100" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="781" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="758" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="800"><net_src comp="792" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="806"><net_src comp="114" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="116" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="796" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="801" pin="3"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="807" pin="3"/><net_sink comp="813" pin=2"/></net>

<net id="824"><net_src comp="192" pin="5"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="192" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="829" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="836"><net_src comp="255" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="841"><net_src comp="192" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="192" pin="5"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="846" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="853"><net_src comp="850" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="857"><net_src comp="242" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="862"><net_src comp="859" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="866"><net_src comp="136" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="871"><net_src comp="142" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="876"><net_src comp="148" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="881"><net_src comp="154" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="886"><net_src comp="160" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="891"><net_src comp="305" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="896"><net_src comp="309" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="904"><net_src comp="319" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="909"><net_src comp="330" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="914"><net_src comp="208" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="192" pin=3"/></net>

<net id="919"><net_src comp="216" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="924"><net_src comp="192" pin="5"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="929"><net_src comp="345" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="934"><net_src comp="226" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="192" pin=3"/></net>

<net id="939"><net_src comp="359" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="944"><net_src comp="363" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="949"><net_src comp="367" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="954"><net_src comp="293" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="959"><net_src comp="371" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="964"><net_src comp="387" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="969"><net_src comp="393" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="975"><net_src comp="422" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="695" pin=2"/></net>

<net id="981"><net_src comp="428" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="987"><net_src comp="442" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="990"><net_src comp="984" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="994"><net_src comp="458" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="999"><net_src comp="474" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1002"><net_src comp="996" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="1006"><net_src comp="480" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1011"><net_src comp="293" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1016"><net_src comp="515" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1021"><net_src comp="530" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1026"><net_src comp="541" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1031"><net_src comp="558" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1036"><net_src comp="563" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1041"><net_src comp="581" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1046"><net_src comp="587" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1052"><net_src comp="616" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="1058"><net_src comp="622" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1064"><net_src comp="636" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1067"><net_src comp="1061" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1071"><net_src comp="652" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1076"><net_src comp="668" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1083"><net_src comp="674" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="1088"><net_src comp="701" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1093"><net_src comp="738" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1098"><net_src comp="753" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1103"><net_src comp="764" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1108"><net_src comp="781" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1113"><net_src comp="786" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1118"><net_src comp="813" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1123"><net_src comp="821" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1128"><net_src comp="825" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1133"><net_src comp="838" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1138"><net_src comp="842" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="859" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outDataLeft_V | {16 }
	Port: outDataRight_V | {16 }
	Port: array_r | {1 2 3 4 14 15 16 17 }
 - Input state : 
	Port: biquadv2between : b0_a0_V | {1 }
	Port: biquadv2between : b1_a0_V | {1 }
	Port: biquadv2between : b2_a0_V | {1 }
	Port: biquadv2between : a1_a0_V | {1 }
	Port: biquadv2between : a2_a0_V | {1 }
	Port: biquadv2between : inDataLeft_V | {1 }
	Port: biquadv2between : inDataRight_V | {1 }
	Port: biquadv2between : array_r | {5 6 7 13 14 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		StgValue_52 : 1
		StgValue_54 : 1
	State 5
		tmp_2 : 1
		i_V : 1
		StgValue_62 : 2
		tmp_3 : 1
		tmp_3_cast : 1
		array_addr : 2
		array_load_4 : 3
		addr5 : 2
		addr5_cast : 3
		array_addr_1 : 4
		array_load_5 : 5
	State 6
		tmp_20 : 1
		addr1_cast : 1
		array_addr_2 : 2
		array_load_6 : 3
	State 7
		p_Val2_1 : 1
		tmp_26 : 1
	State 8
		tmp_22 : 1
		p_Val2_6 : 1
	State 9
		tmp_8_cast : 1
		p_Val2_2 : 2
		signbit : 3
		p_Val2_3 : 3
		tmp_23 : 3
		p_Val2_4 : 4
		newsignbit : 5
		tmp_s : 6
		carry : 6
		tmp_6 : 3
		Range2_all_ones : 4
		tmp_7 : 3
		Range1_all_ones : 4
		Range1_all_zeros : 4
		tmp_28 : 1
	State 10
		tmp_1 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_not_i_i : 1
		brmerge_i_i : 1
		overflow : 1
		brmerge40_demorgan_i : 2
		tmp_demorgan : 2
		tmp : 2
		underflow : 2
		brmerge_i_i_i : 2
		tmp_13_cast : 1
		p_Val2_7 : 2
		signbit_1 : 3
		p_Val2_8 : 3
		tmp_29 : 3
		p_Val2_9 : 4
		newsignbit_1 : 5
		tmp_12 : 6
		carry_1 : 6
		tmp_13 : 3
		Range2_all_ones_1 : 4
		tmp_14 : 3
		Range1_all_ones_1 : 4
		Range1_all_zeros_1 : 4
	State 11
		tmp_15 : 1
		p_41_i_i1 : 1
		deleted_ones_1 : 1
		p_not_i_i1 : 1
		brmerge_i_i1 : 1
		overflow_1 : 1
		brmerge40_demorgan_i_1 : 2
		tmp2_demorgan : 2
		tmp2 : 2
		underflow_1 : 2
		brmerge_i_i_i1 : 2
	State 12
	State 13
		tmp_4 : 1
		tmp_17 : 1
	State 14
		StgValue_172 : 1
		StgValue_174 : 1
		tmp_18 : 1
		tmp_19 : 1
	State 15
		StgValue_180 : 1
	State 16
		StgValue_183 : 1
		StgValue_185 : 1
	State 17
		StgValue_189 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           i_V_fu_319           |    0    |    14   |    9    |
|          |          addr5_fu_334          |    0    |    17   |    9    |
|          |          addr1_fu_349          |    0    |    17   |    9    |
|    add   |         p_Val2_2_fu_387        |    0    |   158   |    56   |
|          |         p_Val2_4_fu_422        |    0    |    77   |    29   |
|          |         p_Val2_7_fu_581        |    0    |   158   |    56   |
|          |         p_Val2_9_fu_616        |    0    |    77   |    29   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_279           |    3    |   165   |   180   |
|----------|--------------------------------|---------|---------|---------|
|          |      deleted_zeros_fu_493      |    0    |    0    |    2    |
|          |       deleted_ones_fu_509      |    0    |    0    |    2    |
|          |       p_Val2_4_mux_fu_689      |    0    |    0    |    24   |
|          |        p_Val2_4_4_fu_695       |    0    |    0    |    24   |
|  select  |       resultLeft_V_fu_701      |    0    |    0    |    24   |
|          |     deleted_zeros_1_fu_716     |    0    |    0    |    2    |
|          |      deleted_ones_1_fu_732     |    0    |    0    |    2    |
|          |       p_Val2_9_mux_fu_801      |    0    |    0    |    24   |
|          |        p_Val2_9_5_fu_807       |    0    |    0    |    24   |
|          |      resultRight_V_fu_813      |    0    |    0    |    24   |
|----------|--------------------------------|---------|---------|---------|
|          |          carry_fu_442          |    0    |    0    |    2    |
|          |         p_41_i_i_fu_504        |    0    |    0    |    2    |
|          |         p_38_i_i_fu_515        |    0    |    0    |    2    |
|          |         overflow_fu_535        |    0    |    0    |    2    |
|          |   brmerge40_demorgan_i_fu_541  |    0    |    0    |    2    |
|    and   |        underflow_fu_558        |    0    |    0    |    2    |
|          |         carry_1_fu_636         |    0    |    0    |    2    |
|          |        p_41_i_i1_fu_727        |    0    |    0    |    2    |
|          |        p_38_i_i1_fu_738        |    0    |    0    |    2    |
|          |        overflow_1_fu_758       |    0    |    0    |    2    |
|          |  brmerge40_demorgan_i_1_fu_764 |    0    |    0    |    2    |
|          |       underflow_1_fu_781       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_s_fu_436          |    0    |    0    |    2    |
|          |          tmp_1_fu_498          |    0    |    0    |    2    |
|          |        p_not_i_i_fu_519        |    0    |    0    |    2    |
|          |          tmp_9_fu_530          |    0    |    0    |    2    |
|    xor   |           tmp_fu_552           |    0    |    0    |    2    |
|          |          tmp_12_fu_630         |    0    |    0    |    2    |
|          |          tmp_15_fu_721         |    0    |    0    |    2    |
|          |        p_not_i_i1_fu_742       |    0    |    0    |    2    |
|          |          tmp_16_fu_753         |    0    |    0    |    2    |
|          |           tmp2_fu_775          |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |       brmerge_i_i_fu_525       |    0    |    0    |    2    |
|          |       tmp_demorgan_fu_546      |    0    |    0    |    2    |
|          |      brmerge_i_i_i_fu_563      |    0    |    0    |    2    |
|          |           tmp1_fu_680          |    0    |    0    |    2    |
|    or    |      underflow_not_fu_684      |    0    |    0    |    2    |
|          |       brmerge_i_i1_fu_748      |    0    |    0    |    2    |
|          |      tmp2_demorgan_fu_769      |    0    |    0    |    2    |
|          |      brmerge_i_i_i1_fu_786     |    0    |    0    |    2    |
|          |           tmp3_fu_792          |    0    |    0    |    2    |
|          |     underflow_1_not_fu_796     |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_2_fu_313          |    0    |    0    |    1    |
|          |     Range2_all_ones_fu_458     |    0    |    0    |    1    |
|          |     Range1_all_ones_fu_474     |    0    |    0    |    1    |
|   icmp   |     Range1_all_zeros_fu_480    |    0    |    0    |    1    |
|          |    Range2_all_ones_1_fu_652    |    0    |    0    |    1    |
|          |    Range1_all_ones_1_fu_668    |    0    |    0    |    1    |
|          |    Range1_all_zeros_1_fu_674   |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|          | inDataRight_V_read_read_fu_136 |    0    |    0    |    0    |
|          |  inDataLeft_V_read_read_fu_142 |    0    |    0    |    0    |
|          |    a2_a0_V_read_read_fu_148    |    0    |    0    |    0    |
|   read   |    a1_a0_V_read_read_fu_154    |    0    |    0    |    0    |
|          |    b2_a0_V_read_read_fu_160    |    0    |    0    |    0    |
|          |    b1_a0_V_read_read_fu_166    |    0    |    0    |    0    |
|          |    b0_a0_V_read_read_fu_172    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    StgValue_186_write_fu_178   |    0    |    0    |    0    |
|          |    StgValue_187_write_fu_185   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_293           |    0    |    0    |    0    |
|          |         signbit_fu_393         |    0    |    0    |    0    |
|          |          tmp_23_fu_414         |    0    |    0    |    0    |
|          |        newsignbit_fu_428       |    0    |    0    |    0    |
| bitselect|          tmp_25_fu_486         |    0    |    0    |    0    |
|          |        signbit_1_fu_587        |    0    |    0    |    0    |
|          |          tmp_29_fu_608         |    0    |    0    |    0    |
|          |       newsignbit_1_fu_622      |    0    |    0    |    0    |
|          |          tmp_31_fu_709         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    inDataLeft_V_trunc_fu_305   |    0    |    0    |    0    |
|          |   inDataRight_V_trunc_fu_309   |    0    |    0    |    0    |
|          |          tmp_3_fu_325          |    0    |    0    |    0    |
|          |        tmp_3_cast_fu_330       |    0    |    0    |    0    |
|          |        addr5_cast_fu_340       |    0    |    0    |    0    |
|          |        addr1_cast_fu_354       |    0    |    0    |    0    |
|   zext   |          tmp_5_fu_411          |    0    |    0    |    0    |
|          |          tmp_11_fu_605         |    0    |    0    |    0    |
|          |   samples_V_load11_tru_fu_829  |    0    |    0    |    0    |
|          |       p_Val2_trunc_fu_833      |    0    |    0    |    0    |
|          |   samples_V_load_114_t_fu_846  |    0    |    0    |    0    |
|          |   samples_V_load_217_t_fu_850  |    0    |    0    |    0    |
|          |      p_Val2_5_trunc_fu_854     |    0    |    0    |    0    |
|          |   samples_V_load_320_t_fu_859  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_20_fu_345         |    0    |    0    |    0    |
|          |          tmp_26_fu_367         |    0    |    0    |    0    |
|   trunc  |          tmp_4_fu_821          |    0    |    0    |    0    |
|          |          tmp_17_fu_825         |    0    |    0    |    0    |
|          |          tmp_18_fu_838         |    0    |    0    |    0    |
|          |          tmp_19_fu_842         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          OP1_V_fu_359          |    0    |    0    |    0    |
|          |          OP2_V_fu_363          |    0    |    0    |    0    |
|   sext   |         OP2_V_1_fu_371         |    0    |    0    |    0    |
|          |        tmp_8_cast_fu_383       |    0    |    0    |    0    |
|          |       tmp_13_cast_fu_577       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_8_fu_375          |    0    |    0    |    0    |
|          |          tmp_10_fu_569         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         p_Val2_3_fu_401        |    0    |    0    |    0    |
|          |          tmp_6_fu_448          |    0    |    0    |    0    |
|partselect|          tmp_7_fu_464          |    0    |    0    |    0    |
|          |         p_Val2_8_fu_595        |    0    |    0    |    0    |
|          |          tmp_13_fu_642         |    0    |    0    |    0    |
|          |          tmp_14_fu_658         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    3    |   683   |   600   |
|----------|--------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|array_r|    2   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    2   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|         OP1_V_reg_936         |   51   |
|        OP2_V_1_reg_956        |   51   |
|         OP2_V_reg_941         |   51   |
|   Range1_all_ones_1_reg_1073  |    1   |
|    Range1_all_ones_reg_996    |    1   |
|  Range1_all_zeros_1_reg_1080  |    1   |
|   Range1_all_zeros_reg_1003   |    1   |
|   Range2_all_ones_1_reg_1068  |    1   |
|    Range2_all_ones_reg_991    |    1   |
|      a1_a0_V_read_reg_878     |   27   |
|      a2_a0_V_read_reg_873     |   27   |
|      array_addr_1_reg_916     |    4   |
|      array_addr_2_reg_931     |    4   |
|       array_addr_reg_911      |    4   |
|      array_load_4_reg_921     |   27   |
|      b2_a0_V_read_reg_883     |   27   |
|brmerge40_demorgan_i_1_reg_1100|    1   |
| brmerge40_demorgan_i_reg_1023 |    1   |
|    brmerge_i_i_i1_reg_1110    |    1   |
|     brmerge_i_i_i_reg_1033    |    1   |
|        carry_1_reg_1061       |    1   |
|         carry_reg_984         |    1   |
|          i_V_reg_901          |    3   |
|   inDataLeft_V_read_reg_868   |   24   |
|   inDataLeft_V_trunc_reg_888  |   27   |
|   inDataRight_V_read_reg_863  |   24   |
|  inDataRight_V_trunc_reg_893  |   27   |
|     newsignbit_1_reg_1055     |    1   |
|       newsignbit_reg_978      |    1   |
|       p_38_i_i1_reg_1090      |    1   |
|       p_38_i_i_reg_1013       |    1   |
|        p_Val2_2_reg_961       |   51   |
|        p_Val2_4_reg_972       |   24   |
|        p_Val2_5_reg_242       |   24   |
|       p_Val2_7_reg_1038       |   51   |
|       p_Val2_9_reg_1049       |   24   |
|        p_Val2_s_reg_255       |   24   |
|          p_s_reg_268          |    3   |
|            reg_301            |   51   |
|     resultLeft_V_reg_1085     |   24   |
|     resultRight_V_reg_1115    |   24   |
|       signbit_1_reg_1043      |    1   |
|        signbit_reg_966        |    1   |
|        tmp_16_reg_1095        |    1   |
|        tmp_17_reg_1125        |   24   |
|        tmp_18_reg_1130        |   24   |
|        tmp_19_reg_1135        |   24   |
|         tmp_20_reg_926        |   24   |
|         tmp_22_reg_951        |    1   |
|         tmp_26_reg_946        |   24   |
|        tmp_28_reg_1008        |    1   |
|       tmp_3_cast_reg_906      |    4   |
|         tmp_4_reg_1120        |   24   |
|         tmp_9_reg_1018        |    1   |
|      underflow_1_reg_1105     |    1   |
|       underflow_reg_1028      |    1   |
+-------------------------------+--------+
|             Total             |   850  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_192 |  p0  |  12  |  27  |   324  ||    33   |
| grp_access_fu_192 |  p1  |   8  |  27  |   216  ||    45   |
| grp_access_fu_192 |  p3  |  11  |  27  |   297  ||    40   |
| grp_access_fu_192 |  p4  |   7  |  27  |   189  ||    40   |
|  p_Val2_5_reg_242 |  p0  |   2  |  24  |   48   ||    9    |
|  p_Val2_s_reg_255 |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_279    |  p0  |   2  |  27  |   54   ||    9    |
|     grp_fu_279    |  p1  |   4  |  24  |   96   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1272  ||  17.091 ||   206   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   683  |   600  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   206  |
|  Register |    -   |    -   |    -   |   850  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   17   |  1533  |   806  |
+-----------+--------+--------+--------+--------+--------+
