m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire
vfreecellPlayer
Z1 !s110 1728084605
!i10b 1
!s100 :e4I<OMSgRc?Eo:Od`a843
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IPY?ECUA?6Xk7N@@>fL6161
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1728084239
Z5 8C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/theirtest.v
Z6 FC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/theirtest.v
!i122 78
L0 1 9
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1728084605.000000
Z9 !s107 C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/theirtest.v|
Z10 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/theirtest.v|
!i113 1
Z11 o-work work
Z12 tCvgOpt 0
nfreecell@player
vprotoTableau
!s110 1727718643
!i10b 1
!s100 F@kXWTjdUabO06=5@I]9X0
R2
IIj5NTI39a[=o9?0>zzVdZ2
R3
R0
w1727718638
8C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/prototableau.v
FC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/prototableau.v
!i122 0
L0 4 45
R7
r1
!s85 0
31
!s108 1727718643.000000
!s107 C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/prototableau.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/prototableau.v|
!i113 1
R11
R12
nproto@tableau
vspeaker
R1
!i10b 1
!s100 Mb75RjnDYKVan>n`VNe9;3
R2
ILhGa]41VIR7cYlIek;]dN3
R3
R0
w1728084542
8C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/speaker.v
FC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/speaker.v
!i122 79
L0 1 5
R7
r1
!s85 0
31
R8
!s107 C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/speaker.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/speaker.v|
!i113 1
R11
R12
vtask_tester
Z13 !s110 1728084604
!i10b 1
!s100 NV_37mma7[S[Iie@gVOci1
R2
IbOKN3h@4<AGROfgFMFz4i2
R3
R0
w1728082944
8C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/task_tsts.v
FC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/task_tsts.v
!i122 74
L0 1 156
R7
r1
!s85 0
31
Z14 !s108 1728084604.000000
!s107 C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/task_tsts.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/task_tsts.v|
!i113 1
R11
R12
vtestFreeCell
R13
!i10b 1
!s100 IX?l[FPJ66U2W;c_ZDlb72
R2
IjBZB@=i2Ga>O;cHGSmOcz3
R3
R0
w1728084528
8C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/freecell_tester.v
FC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/freecell_tester.v
!i122 76
L0 11 178
R7
r1
!s85 0
31
R14
!s107 C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/freecell_tester.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/freecell_tester.v|
!i113 1
R11
R12
ntest@free@cell
vtheirCell
R13
!i10b 1
!s100 U_E[?ac=;NJ=Fe4_OUhcb3
R2
I[zJ>C0e2m6aTm;]m^5>J^0
R3
R0
w1728084246
8C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/theircell.v
FC:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/theircell.v
!i122 77
L0 1 336
R7
r1
!s85 0
31
R14
!s107 C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/theircell.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab2/Solitaire/theircell.v|
!i113 1
R11
R12
ntheir@cell
vtheirTest
R1
!i10b 1
!s100 Z`=zccBhda?zXWBYjdTbl3
R2
Im`ZGKV9R]Q49dzHKNofS]2
R3
R0
R4
R5
R6
!i122 78
L0 11 176
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
ntheir@test
