ARM GAS  /tmp/ccdo9hgw.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"fmc.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	HAL_FMC_MspInit:
  25              	.LFB145:
  26              		.file 1 "Core/Src/fmc.c"
   1:Core/Src/fmc.c **** /**
   2:Core/Src/fmc.c ****   ******************************************************************************
   3:Core/Src/fmc.c ****   * File Name          : FMC.c
   4:Core/Src/fmc.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/fmc.c ****   *                      of the FMC peripheral.
   6:Core/Src/fmc.c ****   ******************************************************************************
   7:Core/Src/fmc.c ****   * @attention
   8:Core/Src/fmc.c ****   *
   9:Core/Src/fmc.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/fmc.c ****   * All rights reserved.</center></h2>
  11:Core/Src/fmc.c ****   *
  12:Core/Src/fmc.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/fmc.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/fmc.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/fmc.c ****   *                             www.st.com/SLA0044
  16:Core/Src/fmc.c ****   *
  17:Core/Src/fmc.c ****   ******************************************************************************
  18:Core/Src/fmc.c ****   */
  19:Core/Src/fmc.c **** 
  20:Core/Src/fmc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fmc.c **** #include "fmc.h"
  22:Core/Src/fmc.c **** 
  23:Core/Src/fmc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fmc.c **** 
  25:Core/Src/fmc.c **** /* USER CODE END 0 */
  26:Core/Src/fmc.c **** 
  27:Core/Src/fmc.c **** SRAM_HandleTypeDef hsram1;
  28:Core/Src/fmc.c **** 
  29:Core/Src/fmc.c **** /* FMC initialization function */
  30:Core/Src/fmc.c **** void MX_FMC_Init(void)
  31:Core/Src/fmc.c **** {
  32:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
ARM GAS  /tmp/ccdo9hgw.s 			page 2


  33:Core/Src/fmc.c **** 
  34:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 0 */
  35:Core/Src/fmc.c **** 
  36:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef Timing = {0};
  37:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef ExtTiming = {0};
  38:Core/Src/fmc.c **** 
  39:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 1 */
  40:Core/Src/fmc.c **** 
  41:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 1 */
  42:Core/Src/fmc.c **** 
  43:Core/Src/fmc.c ****   /** Perform the SRAM1 memory initialization sequence
  44:Core/Src/fmc.c ****   */
  45:Core/Src/fmc.c ****   hsram1.Instance = FMC_NORSRAM_DEVICE;
  46:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
  47:Core/Src/fmc.c ****   /* hsram1.Init */
  48:Core/Src/fmc.c ****   hsram1.Init.NSBank = FMC_NORSRAM_BANK4;
  49:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
  50:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
  51:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
  52:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
  53:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
  54:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
  55:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
  56:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
  57:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_ENABLE;
  58:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
  59:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
  60:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
  61:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
  62:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
  63:Core/Src/fmc.c ****   /* Timing */
  64:Core/Src/fmc.c ****   Timing.AddressSetupTime = 15;
  65:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
  66:Core/Src/fmc.c ****   Timing.DataSetupTime = 60;
  67:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 10;
  68:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
  69:Core/Src/fmc.c ****   Timing.DataLatency = 17;
  70:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
  71:Core/Src/fmc.c ****   /* ExtTiming */
  72:Core/Src/fmc.c ****   ExtTiming.AddressSetupTime = 9;
  73:Core/Src/fmc.c ****   ExtTiming.AddressHoldTime = 15;
  74:Core/Src/fmc.c ****   ExtTiming.DataSetupTime = 8;
  75:Core/Src/fmc.c ****   ExtTiming.BusTurnAroundDuration = 0;
  76:Core/Src/fmc.c ****   ExtTiming.CLKDivision = 16;
  77:Core/Src/fmc.c ****   ExtTiming.DataLatency = 17;
  78:Core/Src/fmc.c ****   ExtTiming.AccessMode = FMC_ACCESS_MODE_A;
  79:Core/Src/fmc.c **** 
  80:Core/Src/fmc.c ****   if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
  81:Core/Src/fmc.c ****   {
  82:Core/Src/fmc.c ****     Error_Handler( );
  83:Core/Src/fmc.c ****   }
  84:Core/Src/fmc.c **** 
  85:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 2 */
  86:Core/Src/fmc.c **** 
  87:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
  88:Core/Src/fmc.c **** }
  89:Core/Src/fmc.c **** 
ARM GAS  /tmp/ccdo9hgw.s 			page 3


  90:Core/Src/fmc.c **** static uint32_t FMC_Initialized = 0;
  91:Core/Src/fmc.c **** 
  92:Core/Src/fmc.c **** static void HAL_FMC_MspInit(void){
  27              		.loc 1 92 34 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 216
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 B6B0     		sub	sp, sp, #216
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 240
  93:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
  94:Core/Src/fmc.c **** 
  95:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 0 */
  96:Core/Src/fmc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 96 3 view .LVU1
  44              		.loc 1 96 20 is_stmt 0 view .LVU2
  45 0006 0023     		movs	r3, #0
  46 0008 3193     		str	r3, [sp, #196]
  47 000a 3293     		str	r3, [sp, #200]
  48 000c 3393     		str	r3, [sp, #204]
  49 000e 3493     		str	r3, [sp, #208]
  50 0010 3593     		str	r3, [sp, #212]
  97:Core/Src/fmc.c ****   if (FMC_Initialized) {
  51              		.loc 1 97 3 is_stmt 1 view .LVU3
  52              		.loc 1 97 7 is_stmt 0 view .LVU4
  53 0012 2B4B     		ldr	r3, .L8
  54 0014 1B68     		ldr	r3, [r3]
  55              		.loc 1 97 6 view .LVU5
  56 0016 13B1     		cbz	r3, .L6
  57              	.L1:
  98:Core/Src/fmc.c ****     return;
  99:Core/Src/fmc.c ****   }
 100:Core/Src/fmc.c ****   FMC_Initialized = 1;
 101:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 102:Core/Src/fmc.c **** 
 103:Core/Src/fmc.c ****   /** Initializes the peripherals clock
 104:Core/Src/fmc.c ****   */
 105:Core/Src/fmc.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 106:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 107:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 108:Core/Src/fmc.c ****     {
 109:Core/Src/fmc.c ****       Error_Handler();
 110:Core/Src/fmc.c ****     }
 111:Core/Src/fmc.c **** 
 112:Core/Src/fmc.c ****   /* Peripheral clock enable */
 113:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_ENABLE();
 114:Core/Src/fmc.c **** 
 115:Core/Src/fmc.c ****   /** FMC GPIO Configuration
ARM GAS  /tmp/ccdo9hgw.s 			page 4


 116:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 117:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 118:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 119:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 120:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 121:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 122:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 123:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 124:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 125:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 126:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 127:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 128:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 129:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 130:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 131:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 132:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 133:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 134:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 135:Core/Src/fmc.c ****   PG12   ------> FMC_NE4
 136:Core/Src/fmc.c ****   */
 137:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 138:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 139:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 140:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 141:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 142:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 143:Core/Src/fmc.c **** 
 144:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 145:Core/Src/fmc.c **** 
 146:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 147:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 148:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 149:Core/Src/fmc.c ****                           |GPIO_PIN_15;
 150:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 151:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 152:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 153:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 154:Core/Src/fmc.c **** 
 155:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 156:Core/Src/fmc.c **** 
 157:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 158:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 159:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 160:Core/Src/fmc.c ****                           |GPIO_PIN_5;
 161:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 162:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 163:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 164:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 165:Core/Src/fmc.c **** 
 166:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 167:Core/Src/fmc.c **** 
 168:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 169:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 170:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 171:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 172:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccdo9hgw.s 			page 5


 173:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 174:Core/Src/fmc.c **** 
 175:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 176:Core/Src/fmc.c **** 
 177:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
 178:Core/Src/fmc.c **** 
 179:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 1 */
 180:Core/Src/fmc.c **** }
  58              		.loc 1 180 1 view .LVU6
  59 0018 36B0     		add	sp, sp, #216
  60              	.LCFI2:
  61              		.cfi_remember_state
  62              		.cfi_def_cfa_offset 24
  63              		@ sp needed
  64 001a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
  65              	.L6:
  66              	.LCFI3:
  67              		.cfi_restore_state
 100:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  68              		.loc 1 100 3 is_stmt 1 view .LVU7
 100:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  69              		.loc 1 100 19 is_stmt 0 view .LVU8
  70 001e 284B     		ldr	r3, .L8
  71 0020 0122     		movs	r2, #1
  72 0022 1A60     		str	r2, [r3]
 101:Core/Src/fmc.c **** 
  73              		.loc 1 101 3 is_stmt 1 view .LVU9
 101:Core/Src/fmc.c **** 
  74              		.loc 1 101 28 is_stmt 0 view .LVU10
  75 0024 BC22     		movs	r2, #188
  76 0026 0021     		movs	r1, #0
  77 0028 02A8     		add	r0, sp, #8
  78 002a FFF7FEFF 		bl	memset
  79              	.LVL0:
 105:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  80              		.loc 1 105 5 is_stmt 1 view .LVU11
 105:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  81              		.loc 1 105 46 is_stmt 0 view .LVU12
  82 002e 4FF08073 		mov	r3, #16777216
  83 0032 0293     		str	r3, [sp, #8]
 106:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  84              		.loc 1 106 5 is_stmt 1 view .LVU13
 107:Core/Src/fmc.c ****     {
  85              		.loc 1 107 5 view .LVU14
 107:Core/Src/fmc.c ****     {
  86              		.loc 1 107 9 is_stmt 0 view .LVU15
  87 0034 02A8     		add	r0, sp, #8
  88 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
  89              	.LVL1:
 107:Core/Src/fmc.c ****     {
  90              		.loc 1 107 8 view .LVU16
  91 003a 0028     		cmp	r0, #0
  92 003c 3DD1     		bne	.L7
  93              	.L4:
 113:Core/Src/fmc.c **** 
  94              		.loc 1 113 3 is_stmt 1 view .LVU17
  95              	.LBB2:
ARM GAS  /tmp/ccdo9hgw.s 			page 6


 113:Core/Src/fmc.c **** 
  96              		.loc 1 113 3 view .LVU18
 113:Core/Src/fmc.c **** 
  97              		.loc 1 113 3 view .LVU19
  98 003e 214B     		ldr	r3, .L8+4
  99 0040 D3F8D420 		ldr	r2, [r3, #212]
 100 0044 42F48052 		orr	r2, r2, #4096
 101 0048 C3F8D420 		str	r2, [r3, #212]
 113:Core/Src/fmc.c **** 
 102              		.loc 1 113 3 view .LVU20
 103 004c D3F8D430 		ldr	r3, [r3, #212]
 104 0050 03F48053 		and	r3, r3, #4096
 105 0054 0193     		str	r3, [sp, #4]
 113:Core/Src/fmc.c **** 
 106              		.loc 1 113 3 view .LVU21
 107 0056 019B     		ldr	r3, [sp, #4]
 108              	.LBE2:
 113:Core/Src/fmc.c **** 
 109              		.loc 1 113 3 view .LVU22
 138:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 110              		.loc 1 138 3 view .LVU23
 138:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 111              		.loc 1 138 23 is_stmt 0 view .LVU24
 112 0058 4FF48058 		mov	r8, #4096
 113 005c CDF8C480 		str	r8, [sp, #196]
 139:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 114              		.loc 1 139 3 is_stmt 1 view .LVU25
 139:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 115              		.loc 1 139 24 is_stmt 0 view .LVU26
 116 0060 0227     		movs	r7, #2
 117 0062 3297     		str	r7, [sp, #200]
 140:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118              		.loc 1 140 3 is_stmt 1 view .LVU27
 140:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 119              		.loc 1 140 24 is_stmt 0 view .LVU28
 120 0064 0026     		movs	r6, #0
 121 0066 3396     		str	r6, [sp, #204]
 141:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 122              		.loc 1 141 3 is_stmt 1 view .LVU29
 141:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 123              		.loc 1 141 25 is_stmt 0 view .LVU30
 124 0068 0325     		movs	r5, #3
 125 006a 3495     		str	r5, [sp, #208]
 142:Core/Src/fmc.c **** 
 126              		.loc 1 142 3 is_stmt 1 view .LVU31
 142:Core/Src/fmc.c **** 
 127              		.loc 1 142 29 is_stmt 0 view .LVU32
 128 006c 0C24     		movs	r4, #12
 129 006e 3594     		str	r4, [sp, #212]
 144:Core/Src/fmc.c **** 
 130              		.loc 1 144 3 is_stmt 1 view .LVU33
 131 0070 31A9     		add	r1, sp, #196
 132 0072 1548     		ldr	r0, .L8+8
 133 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 134              	.LVL2:
 147:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 135              		.loc 1 147 3 view .LVU34
ARM GAS  /tmp/ccdo9hgw.s 			page 7


 147:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 136              		.loc 1 147 23 is_stmt 0 view .LVU35
 137 0078 4FF68073 		movw	r3, #65408
 138 007c 3193     		str	r3, [sp, #196]
 150:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 139              		.loc 1 150 3 is_stmt 1 view .LVU36
 150:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 140              		.loc 1 150 24 is_stmt 0 view .LVU37
 141 007e 3297     		str	r7, [sp, #200]
 151:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 142              		.loc 1 151 3 is_stmt 1 view .LVU38
 151:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 143              		.loc 1 151 24 is_stmt 0 view .LVU39
 144 0080 3396     		str	r6, [sp, #204]
 152:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 145              		.loc 1 152 3 is_stmt 1 view .LVU40
 152:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 146              		.loc 1 152 25 is_stmt 0 view .LVU41
 147 0082 3495     		str	r5, [sp, #208]
 153:Core/Src/fmc.c **** 
 148              		.loc 1 153 3 is_stmt 1 view .LVU42
 153:Core/Src/fmc.c **** 
 149              		.loc 1 153 29 is_stmt 0 view .LVU43
 150 0084 3594     		str	r4, [sp, #212]
 155:Core/Src/fmc.c **** 
 151              		.loc 1 155 3 is_stmt 1 view .LVU44
 152 0086 31A9     		add	r1, sp, #196
 153 0088 1048     		ldr	r0, .L8+12
 154 008a FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL3:
 158:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 156              		.loc 1 158 3 view .LVU45
 158:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 157              		.loc 1 158 23 is_stmt 0 view .LVU46
 158 008e 4CF23373 		movw	r3, #50995
 159 0092 3193     		str	r3, [sp, #196]
 161:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 161 3 is_stmt 1 view .LVU47
 161:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 161 24 is_stmt 0 view .LVU48
 162 0094 3297     		str	r7, [sp, #200]
 162:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 163              		.loc 1 162 3 is_stmt 1 view .LVU49
 162:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 164              		.loc 1 162 24 is_stmt 0 view .LVU50
 165 0096 3396     		str	r6, [sp, #204]
 163:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 166              		.loc 1 163 3 is_stmt 1 view .LVU51
 163:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 167              		.loc 1 163 25 is_stmt 0 view .LVU52
 168 0098 3495     		str	r5, [sp, #208]
 164:Core/Src/fmc.c **** 
 169              		.loc 1 164 3 is_stmt 1 view .LVU53
 164:Core/Src/fmc.c **** 
 170              		.loc 1 164 29 is_stmt 0 view .LVU54
 171 009a 3594     		str	r4, [sp, #212]
 166:Core/Src/fmc.c **** 
ARM GAS  /tmp/ccdo9hgw.s 			page 8


 172              		.loc 1 166 3 is_stmt 1 view .LVU55
 173 009c 31A9     		add	r1, sp, #196
 174 009e 0C48     		ldr	r0, .L8+16
 175 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 176              	.LVL4:
 169:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177              		.loc 1 169 3 view .LVU56
 169:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 169 23 is_stmt 0 view .LVU57
 179 00a4 CDF8C480 		str	r8, [sp, #196]
 170:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 170 3 is_stmt 1 view .LVU58
 170:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 170 24 is_stmt 0 view .LVU59
 182 00a8 3297     		str	r7, [sp, #200]
 171:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 183              		.loc 1 171 3 is_stmt 1 view .LVU60
 171:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 184              		.loc 1 171 24 is_stmt 0 view .LVU61
 185 00aa 3396     		str	r6, [sp, #204]
 172:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 186              		.loc 1 172 3 is_stmt 1 view .LVU62
 172:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 187              		.loc 1 172 25 is_stmt 0 view .LVU63
 188 00ac 3495     		str	r5, [sp, #208]
 173:Core/Src/fmc.c **** 
 189              		.loc 1 173 3 is_stmt 1 view .LVU64
 173:Core/Src/fmc.c **** 
 190              		.loc 1 173 29 is_stmt 0 view .LVU65
 191 00ae 3594     		str	r4, [sp, #212]
 175:Core/Src/fmc.c **** 
 192              		.loc 1 175 3 is_stmt 1 view .LVU66
 193 00b0 31A9     		add	r1, sp, #196
 194 00b2 0848     		ldr	r0, .L8+20
 195 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL5:
 197 00b8 AEE7     		b	.L1
 198              	.L7:
 109:Core/Src/fmc.c ****     }
 199              		.loc 1 109 7 view .LVU67
 200 00ba FFF7FEFF 		bl	Error_Handler
 201              	.LVL6:
 202 00be BEE7     		b	.L4
 203              	.L9:
 204              		.align	2
 205              	.L8:
 206 00c0 00000000 		.word	.LANCHOR0
 207 00c4 00440258 		.word	1476543488
 208 00c8 00140258 		.word	1476531200
 209 00cc 00100258 		.word	1476530176
 210 00d0 000C0258 		.word	1476529152
 211 00d4 00180258 		.word	1476532224
 212              		.cfi_endproc
 213              	.LFE145:
 215              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 216              		.align	1
 217              		.syntax unified
ARM GAS  /tmp/ccdo9hgw.s 			page 9


 218              		.thumb
 219              		.thumb_func
 220              		.fpu fpv5-d16
 222              	HAL_FMC_MspDeInit:
 223              	.LFB147:
 181:Core/Src/fmc.c **** 
 182:Core/Src/fmc.c **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 183:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 184:Core/Src/fmc.c **** 
 185:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 0 */
 186:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 187:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 188:Core/Src/fmc.c **** 
 189:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 1 */
 190:Core/Src/fmc.c **** }
 191:Core/Src/fmc.c **** 
 192:Core/Src/fmc.c **** static uint32_t FMC_DeInitialized = 0;
 193:Core/Src/fmc.c **** 
 194:Core/Src/fmc.c **** static void HAL_FMC_MspDeInit(void){
 224              		.loc 1 194 36 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228 0000 08B5     		push	{r3, lr}
 229              	.LCFI4:
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 3, -8
 232              		.cfi_offset 14, -4
 195:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
 196:Core/Src/fmc.c **** 
 197:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 0 */
 198:Core/Src/fmc.c ****   if (FMC_DeInitialized) {
 233              		.loc 1 198 3 view .LVU69
 234              		.loc 1 198 7 is_stmt 0 view .LVU70
 235 0002 114B     		ldr	r3, .L14
 236 0004 1B68     		ldr	r3, [r3]
 237              		.loc 1 198 6 view .LVU71
 238 0006 03B1     		cbz	r3, .L13
 239              	.L10:
 199:Core/Src/fmc.c ****     return;
 200:Core/Src/fmc.c ****   }
 201:Core/Src/fmc.c ****   FMC_DeInitialized = 1;
 202:Core/Src/fmc.c ****   /* Peripheral clock enable */
 203:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_DISABLE();
 204:Core/Src/fmc.c **** 
 205:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 206:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 207:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 208:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 209:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 210:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 211:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 212:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 213:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 214:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 215:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 216:Core/Src/fmc.c ****   PD8   ------> FMC_D13
ARM GAS  /tmp/ccdo9hgw.s 			page 10


 217:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 218:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 219:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 220:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 221:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 222:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 223:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 224:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 225:Core/Src/fmc.c ****   PG12   ------> FMC_NE4
 226:Core/Src/fmc.c ****   */
 227:Core/Src/fmc.c **** 
 228:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOF, GPIO_PIN_12);
 229:Core/Src/fmc.c **** 
 230:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 231:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 232:Core/Src/fmc.c ****                           |GPIO_PIN_15);
 233:Core/Src/fmc.c **** 
 234:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 235:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 236:Core/Src/fmc.c ****                           |GPIO_PIN_5);
 237:Core/Src/fmc.c **** 
 238:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOG, GPIO_PIN_12);
 239:Core/Src/fmc.c **** 
 240:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
 241:Core/Src/fmc.c **** 
 242:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 1 */
 243:Core/Src/fmc.c **** }
 240              		.loc 1 243 1 view .LVU72
 241 0008 08BD     		pop	{r3, pc}
 242              	.L13:
 201:Core/Src/fmc.c ****   /* Peripheral clock enable */
 243              		.loc 1 201 3 is_stmt 1 view .LVU73
 201:Core/Src/fmc.c ****   /* Peripheral clock enable */
 244              		.loc 1 201 21 is_stmt 0 view .LVU74
 245 000a 0F4B     		ldr	r3, .L14
 246 000c 0122     		movs	r2, #1
 247 000e 1A60     		str	r2, [r3]
 203:Core/Src/fmc.c **** 
 248              		.loc 1 203 3 is_stmt 1 view .LVU75
 249 0010 0E4A     		ldr	r2, .L14+4
 250 0012 D2F8D430 		ldr	r3, [r2, #212]
 251 0016 23F48053 		bic	r3, r3, #4096
 252 001a C2F8D430 		str	r3, [r2, #212]
 228:Core/Src/fmc.c **** 
 253              		.loc 1 228 3 view .LVU76
 254 001e 4FF48051 		mov	r1, #4096
 255 0022 0B48     		ldr	r0, .L14+8
 256 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 257              	.LVL7:
 230:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 258              		.loc 1 230 3 view .LVU77
 259 0028 4FF68071 		movw	r1, #65408
 260 002c 0948     		ldr	r0, .L14+12
 261 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 262              	.LVL8:
 234:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 263              		.loc 1 234 3 view .LVU78
ARM GAS  /tmp/ccdo9hgw.s 			page 11


 264 0032 4CF23371 		movw	r1, #50995
 265 0036 0848     		ldr	r0, .L14+16
 266 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 267              	.LVL9:
 238:Core/Src/fmc.c **** 
 268              		.loc 1 238 3 view .LVU79
 269 003c 4FF48051 		mov	r1, #4096
 270 0040 0648     		ldr	r0, .L14+20
 271 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 272              	.LVL10:
 273 0046 DFE7     		b	.L10
 274              	.L15:
 275              		.align	2
 276              	.L14:
 277 0048 00000000 		.word	.LANCHOR1
 278 004c 00440258 		.word	1476543488
 279 0050 00140258 		.word	1476531200
 280 0054 00100258 		.word	1476530176
 281 0058 000C0258 		.word	1476529152
 282 005c 00180258 		.word	1476532224
 283              		.cfi_endproc
 284              	.LFE147:
 286              		.section	.text.MX_FMC_Init,"ax",%progbits
 287              		.align	1
 288              		.global	MX_FMC_Init
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 292              		.fpu fpv5-d16
 294              	MX_FMC_Init:
 295              	.LFB144:
  31:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
 296              		.loc 1 31 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 56
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300 0000 10B5     		push	{r4, lr}
 301              	.LCFI5:
 302              		.cfi_def_cfa_offset 8
 303              		.cfi_offset 4, -8
 304              		.cfi_offset 14, -4
 305 0002 8EB0     		sub	sp, sp, #56
 306              	.LCFI6:
 307              		.cfi_def_cfa_offset 64
  36:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 308              		.loc 1 36 3 view .LVU81
  36:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 309              		.loc 1 36 29 is_stmt 0 view .LVU82
 310 0004 0023     		movs	r3, #0
 311 0006 0793     		str	r3, [sp, #28]
 312 0008 0893     		str	r3, [sp, #32]
 313 000a 0993     		str	r3, [sp, #36]
 314 000c 0A93     		str	r3, [sp, #40]
 315 000e 0B93     		str	r3, [sp, #44]
 316 0010 0C93     		str	r3, [sp, #48]
 317 0012 0D93     		str	r3, [sp, #52]
  37:Core/Src/fmc.c **** 
ARM GAS  /tmp/ccdo9hgw.s 			page 12


 318              		.loc 1 37 3 is_stmt 1 view .LVU83
  37:Core/Src/fmc.c **** 
 319              		.loc 1 37 29 is_stmt 0 view .LVU84
 320 0014 0093     		str	r3, [sp]
 321 0016 0193     		str	r3, [sp, #4]
 322 0018 0293     		str	r3, [sp, #8]
 323 001a 0393     		str	r3, [sp, #12]
 324 001c 0493     		str	r3, [sp, #16]
 325 001e 0593     		str	r3, [sp, #20]
 326 0020 0693     		str	r3, [sp, #24]
  45:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 327              		.loc 1 45 3 is_stmt 1 view .LVU85
  45:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 328              		.loc 1 45 19 is_stmt 0 view .LVU86
 329 0022 1B48     		ldr	r0, .L20
 330 0024 1B4A     		ldr	r2, .L20+4
 331 0026 0260     		str	r2, [r0]
  46:Core/Src/fmc.c ****   /* hsram1.Init */
 332              		.loc 1 46 3 is_stmt 1 view .LVU87
  46:Core/Src/fmc.c ****   /* hsram1.Init */
 333              		.loc 1 46 19 is_stmt 0 view .LVU88
 334 0028 02F58272 		add	r2, r2, #260
 335 002c 4260     		str	r2, [r0, #4]
  48:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 336              		.loc 1 48 3 is_stmt 1 view .LVU89
  48:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 337              		.loc 1 48 22 is_stmt 0 view .LVU90
 338 002e 0622     		movs	r2, #6
 339 0030 8260     		str	r2, [r0, #8]
  49:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 340              		.loc 1 49 3 is_stmt 1 view .LVU91
  49:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 341              		.loc 1 49 30 is_stmt 0 view .LVU92
 342 0032 C360     		str	r3, [r0, #12]
  50:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 343              		.loc 1 50 3 is_stmt 1 view .LVU93
  50:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 344              		.loc 1 50 26 is_stmt 0 view .LVU94
 345 0034 0361     		str	r3, [r0, #16]
  51:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 346              		.loc 1 51 3 is_stmt 1 view .LVU95
  51:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 347              		.loc 1 51 31 is_stmt 0 view .LVU96
 348 0036 1022     		movs	r2, #16
 349 0038 4261     		str	r2, [r0, #20]
  52:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 350              		.loc 1 52 3 is_stmt 1 view .LVU97
  52:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 351              		.loc 1 52 31 is_stmt 0 view .LVU98
 352 003a 8361     		str	r3, [r0, #24]
  53:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 353              		.loc 1 53 3 is_stmt 1 view .LVU99
  53:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 354              		.loc 1 53 34 is_stmt 0 view .LVU100
 355 003c C361     		str	r3, [r0, #28]
  54:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 356              		.loc 1 54 3 is_stmt 1 view .LVU101
ARM GAS  /tmp/ccdo9hgw.s 			page 13


  54:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 357              		.loc 1 54 32 is_stmt 0 view .LVU102
 358 003e 0362     		str	r3, [r0, #32]
  55:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 359              		.loc 1 55 3 is_stmt 1 view .LVU103
  55:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 360              		.loc 1 55 30 is_stmt 0 view .LVU104
 361 0040 4FF48051 		mov	r1, #4096
 362 0044 4162     		str	r1, [r0, #36]
  56:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_ENABLE;
 363              		.loc 1 56 3 is_stmt 1 view .LVU105
  56:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_ENABLE;
 364              		.loc 1 56 26 is_stmt 0 view .LVU106
 365 0046 8362     		str	r3, [r0, #40]
  57:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 366              		.loc 1 57 3 is_stmt 1 view .LVU107
  57:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 367              		.loc 1 57 28 is_stmt 0 view .LVU108
 368 0048 4FF48041 		mov	r1, #16384
 369 004c C162     		str	r1, [r0, #44]
  58:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 370              		.loc 1 58 3 is_stmt 1 view .LVU109
  58:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 371              		.loc 1 58 32 is_stmt 0 view .LVU110
 372 004e 0363     		str	r3, [r0, #48]
  59:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 373              		.loc 1 59 3 is_stmt 1 view .LVU111
  59:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 374              		.loc 1 59 26 is_stmt 0 view .LVU112
 375 0050 4363     		str	r3, [r0, #52]
  60:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 376              		.loc 1 60 3 is_stmt 1 view .LVU113
  60:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 377              		.loc 1 60 31 is_stmt 0 view .LVU114
 378 0052 8363     		str	r3, [r0, #56]
  61:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 379              		.loc 1 61 3 is_stmt 1 view .LVU115
  61:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 380              		.loc 1 61 25 is_stmt 0 view .LVU116
 381 0054 C363     		str	r3, [r0, #60]
  62:Core/Src/fmc.c ****   /* Timing */
 382              		.loc 1 62 3 is_stmt 1 view .LVU117
  62:Core/Src/fmc.c ****   /* Timing */
 383              		.loc 1 62 24 is_stmt 0 view .LVU118
 384 0056 0364     		str	r3, [r0, #64]
  64:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 385              		.loc 1 64 3 is_stmt 1 view .LVU119
  64:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 386              		.loc 1 64 27 is_stmt 0 view .LVU120
 387 0058 0F23     		movs	r3, #15
 388 005a 0793     		str	r3, [sp, #28]
  65:Core/Src/fmc.c ****   Timing.DataSetupTime = 60;
 389              		.loc 1 65 3 is_stmt 1 view .LVU121
  65:Core/Src/fmc.c ****   Timing.DataSetupTime = 60;
 390              		.loc 1 65 26 is_stmt 0 view .LVU122
 391 005c 0893     		str	r3, [sp, #32]
  66:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 10;
ARM GAS  /tmp/ccdo9hgw.s 			page 14


 392              		.loc 1 66 3 is_stmt 1 view .LVU123
  66:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 10;
 393              		.loc 1 66 24 is_stmt 0 view .LVU124
 394 005e 3C21     		movs	r1, #60
 395 0060 0991     		str	r1, [sp, #36]
  67:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 396              		.loc 1 67 3 is_stmt 1 view .LVU125
  67:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 397              		.loc 1 67 32 is_stmt 0 view .LVU126
 398 0062 0A21     		movs	r1, #10
 399 0064 0A91     		str	r1, [sp, #40]
  68:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 400              		.loc 1 68 3 is_stmt 1 view .LVU127
  68:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 401              		.loc 1 68 22 is_stmt 0 view .LVU128
 402 0066 0B92     		str	r2, [sp, #44]
  69:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 403              		.loc 1 69 3 is_stmt 1 view .LVU129
  69:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 404              		.loc 1 69 22 is_stmt 0 view .LVU130
 405 0068 1121     		movs	r1, #17
 406 006a 0C91     		str	r1, [sp, #48]
  70:Core/Src/fmc.c ****   /* ExtTiming */
 407              		.loc 1 70 3 is_stmt 1 view .LVU131
  72:Core/Src/fmc.c ****   ExtTiming.AddressHoldTime = 15;
 408              		.loc 1 72 3 view .LVU132
  72:Core/Src/fmc.c ****   ExtTiming.AddressHoldTime = 15;
 409              		.loc 1 72 30 is_stmt 0 view .LVU133
 410 006c 0924     		movs	r4, #9
 411 006e 0094     		str	r4, [sp]
  73:Core/Src/fmc.c ****   ExtTiming.DataSetupTime = 8;
 412              		.loc 1 73 3 is_stmt 1 view .LVU134
  73:Core/Src/fmc.c ****   ExtTiming.DataSetupTime = 8;
 413              		.loc 1 73 29 is_stmt 0 view .LVU135
 414 0070 0193     		str	r3, [sp, #4]
  74:Core/Src/fmc.c ****   ExtTiming.BusTurnAroundDuration = 0;
 415              		.loc 1 74 3 is_stmt 1 view .LVU136
  74:Core/Src/fmc.c ****   ExtTiming.BusTurnAroundDuration = 0;
 416              		.loc 1 74 27 is_stmt 0 view .LVU137
 417 0072 0823     		movs	r3, #8
 418 0074 0293     		str	r3, [sp, #8]
  75:Core/Src/fmc.c ****   ExtTiming.CLKDivision = 16;
 419              		.loc 1 75 3 is_stmt 1 view .LVU138
  76:Core/Src/fmc.c ****   ExtTiming.DataLatency = 17;
 420              		.loc 1 76 3 view .LVU139
  76:Core/Src/fmc.c ****   ExtTiming.DataLatency = 17;
 421              		.loc 1 76 25 is_stmt 0 view .LVU140
 422 0076 0492     		str	r2, [sp, #16]
  77:Core/Src/fmc.c ****   ExtTiming.AccessMode = FMC_ACCESS_MODE_A;
 423              		.loc 1 77 3 is_stmt 1 view .LVU141
  77:Core/Src/fmc.c ****   ExtTiming.AccessMode = FMC_ACCESS_MODE_A;
 424              		.loc 1 77 25 is_stmt 0 view .LVU142
 425 0078 0591     		str	r1, [sp, #20]
  78:Core/Src/fmc.c **** 
 426              		.loc 1 78 3 is_stmt 1 view .LVU143
  80:Core/Src/fmc.c ****   {
 427              		.loc 1 80 3 view .LVU144
ARM GAS  /tmp/ccdo9hgw.s 			page 15


  80:Core/Src/fmc.c ****   {
 428              		.loc 1 80 7 is_stmt 0 view .LVU145
 429 007a 6A46     		mov	r2, sp
 430 007c 07A9     		add	r1, sp, #28
 431 007e FFF7FEFF 		bl	HAL_SRAM_Init
 432              	.LVL11:
  80:Core/Src/fmc.c ****   {
 433              		.loc 1 80 6 view .LVU146
 434 0082 08B9     		cbnz	r0, .L19
 435              	.L16:
  88:Core/Src/fmc.c **** 
 436              		.loc 1 88 1 view .LVU147
 437 0084 0EB0     		add	sp, sp, #56
 438              	.LCFI7:
 439              		.cfi_remember_state
 440              		.cfi_def_cfa_offset 8
 441              		@ sp needed
 442 0086 10BD     		pop	{r4, pc}
 443              	.L19:
 444              	.LCFI8:
 445              		.cfi_restore_state
  82:Core/Src/fmc.c ****   }
 446              		.loc 1 82 5 is_stmt 1 view .LVU148
 447 0088 FFF7FEFF 		bl	Error_Handler
 448              	.LVL12:
  88:Core/Src/fmc.c **** 
 449              		.loc 1 88 1 is_stmt 0 view .LVU149
 450 008c FAE7     		b	.L16
 451              	.L21:
 452 008e 00BF     		.align	2
 453              	.L20:
 454 0090 00000000 		.word	.LANCHOR2
 455 0094 00400052 		.word	1375748096
 456              		.cfi_endproc
 457              	.LFE144:
 459              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 460              		.align	1
 461              		.global	HAL_SRAM_MspInit
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 465              		.fpu fpv5-d16
 467              	HAL_SRAM_MspInit:
 468              	.LVL13:
 469              	.LFB146:
 182:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 470              		.loc 1 182 54 is_stmt 1 view -0
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 0
 473              		@ frame_needed = 0, uses_anonymous_args = 0
 182:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 474              		.loc 1 182 54 is_stmt 0 view .LVU151
 475 0000 08B5     		push	{r3, lr}
 476              	.LCFI9:
 477              		.cfi_def_cfa_offset 8
 478              		.cfi_offset 3, -8
 479              		.cfi_offset 14, -4
ARM GAS  /tmp/ccdo9hgw.s 			page 16


 186:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 480              		.loc 1 186 3 is_stmt 1 view .LVU152
 481 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 482              	.LVL14:
 190:Core/Src/fmc.c **** 
 483              		.loc 1 190 1 is_stmt 0 view .LVU153
 484 0006 08BD     		pop	{r3, pc}
 485              		.cfi_endproc
 486              	.LFE146:
 488              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 489              		.align	1
 490              		.global	HAL_SRAM_MspDeInit
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 494              		.fpu fpv5-d16
 496              	HAL_SRAM_MspDeInit:
 497              	.LVL15:
 498              	.LFB148:
 244:Core/Src/fmc.c **** 
 245:Core/Src/fmc.c **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 499              		.loc 1 245 56 is_stmt 1 view -0
 500              		.cfi_startproc
 501              		@ args = 0, pretend = 0, frame = 0
 502              		@ frame_needed = 0, uses_anonymous_args = 0
 503              		.loc 1 245 56 is_stmt 0 view .LVU155
 504 0000 08B5     		push	{r3, lr}
 505              	.LCFI10:
 506              		.cfi_def_cfa_offset 8
 507              		.cfi_offset 3, -8
 508              		.cfi_offset 14, -4
 246:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 247:Core/Src/fmc.c **** 
 248:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 0 */
 249:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 509              		.loc 1 249 3 is_stmt 1 view .LVU156
 510 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 511              	.LVL16:
 250:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 251:Core/Src/fmc.c **** 
 252:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 1 */
 253:Core/Src/fmc.c **** }
 512              		.loc 1 253 1 is_stmt 0 view .LVU157
 513 0006 08BD     		pop	{r3, pc}
 514              		.cfi_endproc
 515              	.LFE148:
 517              		.global	hsram1
 518              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 519              		.align	2
 520              		.set	.LANCHOR1,. + 0
 523              	FMC_DeInitialized:
 524 0000 00000000 		.space	4
 525              		.section	.bss.FMC_Initialized,"aw",%nobits
 526              		.align	2
 527              		.set	.LANCHOR0,. + 0
 530              	FMC_Initialized:
 531 0000 00000000 		.space	4
ARM GAS  /tmp/ccdo9hgw.s 			page 17


 532              		.section	.bss.hsram1,"aw",%nobits
 533              		.align	2
 534              		.set	.LANCHOR2,. + 0
 537              	hsram1:
 538 0000 00000000 		.space	76
 538      00000000 
 538      00000000 
 538      00000000 
 538      00000000 
 539              		.text
 540              	.Letext0:
 541              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 542              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 543              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 544              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 545              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 546              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 547              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 548              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 549              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sram.h"
 550              		.file 11 "Core/Inc/main.h"
 551              		.file 12 "Core/Inc/fmc.h"
 552              		.file 13 "<built-in>"
ARM GAS  /tmp/ccdo9hgw.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 fmc.c
     /tmp/ccdo9hgw.s:17     .text.HAL_FMC_MspInit:0000000000000000 $t
     /tmp/ccdo9hgw.s:24     .text.HAL_FMC_MspInit:0000000000000000 HAL_FMC_MspInit
     /tmp/ccdo9hgw.s:206    .text.HAL_FMC_MspInit:00000000000000c0 $d
     /tmp/ccdo9hgw.s:216    .text.HAL_FMC_MspDeInit:0000000000000000 $t
     /tmp/ccdo9hgw.s:222    .text.HAL_FMC_MspDeInit:0000000000000000 HAL_FMC_MspDeInit
     /tmp/ccdo9hgw.s:277    .text.HAL_FMC_MspDeInit:0000000000000048 $d
     /tmp/ccdo9hgw.s:287    .text.MX_FMC_Init:0000000000000000 $t
     /tmp/ccdo9hgw.s:294    .text.MX_FMC_Init:0000000000000000 MX_FMC_Init
     /tmp/ccdo9hgw.s:454    .text.MX_FMC_Init:0000000000000090 $d
     /tmp/ccdo9hgw.s:460    .text.HAL_SRAM_MspInit:0000000000000000 $t
     /tmp/ccdo9hgw.s:467    .text.HAL_SRAM_MspInit:0000000000000000 HAL_SRAM_MspInit
     /tmp/ccdo9hgw.s:489    .text.HAL_SRAM_MspDeInit:0000000000000000 $t
     /tmp/ccdo9hgw.s:496    .text.HAL_SRAM_MspDeInit:0000000000000000 HAL_SRAM_MspDeInit
     /tmp/ccdo9hgw.s:537    .bss.hsram1:0000000000000000 hsram1
     /tmp/ccdo9hgw.s:519    .bss.FMC_DeInitialized:0000000000000000 $d
     /tmp/ccdo9hgw.s:523    .bss.FMC_DeInitialized:0000000000000000 FMC_DeInitialized
     /tmp/ccdo9hgw.s:526    .bss.FMC_Initialized:0000000000000000 $d
     /tmp/ccdo9hgw.s:530    .bss.FMC_Initialized:0000000000000000 FMC_Initialized
     /tmp/ccdo9hgw.s:533    .bss.hsram1:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_SRAM_Init
