Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 300dfdc5400c46ff9b3e0c33943ac0ac --debug typical --relax --mt 2 --include ../../../project_1.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog --include ../../../project_1.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog --include ../../../project_1.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog --include ../../../project_1.srcs/sources_1/ip/vio_0/ltlib_v1_0/hdl/verilog --include ../../../project_1.srcs/sources_1/ip/vio_0/vio_v3_0/hdl --include ../../../project_1.srcs/sources_1/ip/vio_0/xsdbs_v1_0/hdl/verilog -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Interrupt_Controller_TestBench_behav xil_defaultlib.Interrupt_Controller_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Priority_Check
Compiling module xil_defaultlib.Interrupt_Controller_default
Compiling module xil_defaultlib.Interrupt_Controller_TestBench
Compiling module xil_defaultlib.glbl
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot Interrupt_Controller_TestBench_behav
