<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>mmult_accel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <outer_j_block>
                <Slack>8.00</Slack>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>33554432</max>
                    </range>
                </TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <tile_i>
                    <Slack>8.00</Slack>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>536870912</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>294</min>
                            <max>-2</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>2940</min>
                            <max>-20</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>294</min>
                            <max>-1</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                    <tile_j>
                        <Slack>8.00</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>536870912</max>
                            </range>
                        </TripCount>
                        <Latency>
                            <range>
                                <min>292</min>
                                <max>-2</max>
                            </range>
                        </Latency>
                        <AbsoluteTimeLatency>
                            <range>
                                <min>2920</min>
                                <max>-20</max>
                            </range>
                        </AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>292</min>
                                <max>115964117068</max>
                            </range>
                        </IterationLatency>
                        <InstanceList/>
                        <k_loop>
                            <Slack>8.00</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>536870912</max>
                                </range>
                            </TripCount>
                            <Latency>
                                <range>
                                    <min>216</min>
                                    <max>115964116992</max>
                                </range>
                            </Latency>
                            <AbsoluteTimeLatency>
                                <range>
                                    <min>2160</min>
                                    <max>1159641169920</max>
                                </range>
                            </AbsoluteTimeLatency>
                            <IterationLatency>216</IterationLatency>
                            <InstanceList/>
                        </k_loop>
                    </tile_j>
                </tile_i>
            </outer_j_block>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../mmult_accel.cpp:143</SourceLocation>
            <SummaryOfLoopViolations>
                <outer_j_block>
                    <Name>outer_j_block</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:143</SourceLocation>
                    <tile_i>
                        <Name>tile_i</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>../mmult_accel.cpp:163</SourceLocation>
                        <tile_j>
                            <Name>tile_j</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:165</SourceLocation>
                            <k_loop>
                                <Name>k_loop</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../mmult_accel.cpp:182</SourceLocation>
                            </k_loop>
                        </tile_j>
                    </tile_i>
                </outer_j_block>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>78</BRAM_18K>
            <DSP>24</DSP>
            <FF>22244</FF>
            <LUT>17176</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mmult_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mmult_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>mmult_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWVALID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWREADY</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWADDR</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWLEN</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWSIZE</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWBURST</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWLOCK</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWCACHE</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWPROT</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWQOS</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWREGION</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWUSER</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WVALID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WREADY</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WDATA</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WSTRB</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WLAST</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WUSER</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARVALID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARREADY</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARADDR</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARLEN</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARSIZE</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARBURST</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARLOCK</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARCACHE</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARPROT</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARQOS</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARREGION</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARUSER</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RVALID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RREADY</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RDATA</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RLAST</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RUSER</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RRESP</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_BVALID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_BREADY</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_BRESP</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_BID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_BUSER</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWVALID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWREADY</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWADDR</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWLEN</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWSIZE</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWBURST</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWLOCK</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWCACHE</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWPROT</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWQOS</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWREGION</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWUSER</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WVALID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WREADY</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WDATA</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WSTRB</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WLAST</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WUSER</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARVALID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARREADY</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARADDR</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARLEN</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARSIZE</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARBURST</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARLOCK</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARCACHE</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARPROT</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARQOS</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARREGION</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARUSER</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RVALID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RREADY</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RDATA</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RLAST</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RUSER</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RRESP</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_BVALID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_BREADY</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_BRESP</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_BID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_BUSER</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWVALID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWREADY</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWADDR</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWLEN</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWSIZE</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWBURST</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWLOCK</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWCACHE</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWPROT</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWQOS</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWREGION</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWUSER</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WVALID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WREADY</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WDATA</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WSTRB</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WLAST</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WUSER</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARVALID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARREADY</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARADDR</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARLEN</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARSIZE</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARBURST</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARLOCK</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARCACHE</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARPROT</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARQOS</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARREGION</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARUSER</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RVALID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RREADY</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RDATA</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RLAST</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RUSER</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RRESP</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_BVALID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_BREADY</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_BRESP</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_BID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_BUSER</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>mmult_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mmult_accel_Pipeline_copy_A_VITIS_LOOP_132_1_fu_1257</InstName>
                    <ModuleName>mmult_accel_Pipeline_copy_A_VITIS_LOOP_132_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1257</ID>
                    <BindInstances>icmp_ln132_fu_170_p2 icmp_ln131_fu_142_p2 add_ln131_1_fu_147_p2 add_ln131_fu_178_p2 select_ln131_fu_184_p3 select_ln131_1_fu_192_p3 sub_ln134_fu_224_p2 add_ln134_fu_238_p2 add_ln132_fu_244_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_153_2_fu_1267</InstName>
                    <ModuleName>mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_153_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1267</ID>
                    <BindInstances>icmp_ln153_fu_195_p2 icmp_ln152_fu_200_p2 add_ln152_1_fu_205_p2 add_ln152_fu_214_p2 select_ln152_fu_220_p3 select_ln152_1_fu_228_p3 first_iter_1_fu_240_p2 mul_32ns_31ns_63_1_1_U6 tmp91_fu_251_p2 empty_99_fu_260_p2 add_ln155_fu_283_p2 add_ln153_fu_289_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tile_k_compute_fu_1280</InstName>
                    <ModuleName>tile_k_compute</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1280</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>load_A_tile_k_U0</InstName>
                            <ModuleName>load_A_tile_k</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1138</ID>
                            <BindInstances>icmp_ln21_fu_144_p2 add_ln21_1_fu_150_p2 add_ln21_fu_162_p2 icmp_ln22_fu_168_p2 select_ln21_fu_174_p3 select_ln21_1_fu_182_p3 empty_fu_194_p2 sub_ln26_fu_224_p2 cmp6_fu_238_p2 add_ln25_fu_248_p2 add_ln26_fu_258_p2 icmp_ln26_fu_273_p2 and_ln26_fu_279_p2 streamA_din add_ln22_fu_285_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>load_B_tile_k_U0</InstName>
                            <ModuleName>load_B_tile_k</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1153</ID>
                            <BindInstances>icmp_ln37_fu_140_p2 add_ln37_1_fu_146_p2 add_ln37_fu_158_p2 icmp_ln38_fu_164_p2 select_ln37_fu_170_p3 select_ln37_1_fu_178_p3 empty_fu_190_p2 cmp6_fu_212_p2 add_ln41_fu_222_p2 add_ln42_fu_232_p2 icmp_ln42_fu_247_p2 and_ln42_fu_253_p2 streamB_din add_ln38_fu_259_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>entry_proc_U0</InstName>
                            <ModuleName>entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1168</ID>
                        </Instance>
                        <Instance>
                            <InstName>compute_tile_k_U0</InstName>
                            <ModuleName>compute_tile_k</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1364</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_tile_k_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_2044</InstName>
                                    <ModuleName>compute_tile_k_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2044</ID>
                                    <BindInstances>icmp_ln60_fu_218_p2 add_ln60_1_fu_224_p2 add_ln60_fu_241_p2 icmp_ln61_fu_247_p2 select_ln60_fu_253_p3 select_ln60_1_fu_261_p3 add_ln61_fu_285_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_tile_k_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4_fu_2058</InstName>
                                    <ModuleName>compute_tile_k_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2058</ID>
                                    <BindInstances>icmp_ln67_fu_218_p2 add_ln67_1_fu_224_p2 add_ln67_fu_241_p2 icmp_ln68_fu_247_p2 select_ln67_fu_253_p3 select_ln67_1_fu_261_p3 add_ln68_fu_285_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_tile_k_Pipeline_VITIS_LOOP_75_5_VITIS_LOOP_76_6_fu_2072</InstName>
                                    <ModuleName>compute_tile_k_Pipeline_VITIS_LOOP_75_5_VITIS_LOOP_76_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2072</ID>
                                    <BindInstances>icmp_ln75_fu_2388_p2 add_ln75_1_fu_2394_p2 add_ln75_fu_2406_p2 icmp_ln76_fu_2412_p2 select_ln75_fu_2418_p3 select_ln75_1_fu_2426_p3 sparsemux_17_3_8_1_1_U174 sparsemux_17_3_8_1_1_U175 sparsemux_17_3_8_1_1_U176 sparsemux_17_3_8_1_1_U177 sparsemux_17_3_8_1_1_U178 sparsemux_17_3_8_1_1_U179 sparsemux_17_3_8_1_1_U180 sparsemux_17_3_8_1_1_U181 sparsemux_17_3_8_1_1_U182 mac_muladd_8s_8s_32s_32_4_1_U191 mac_muladd_8s_8s_32s_32_4_1_U191 sparsemux_17_3_32_1_1_U183 mac_muladd_8s_8s_32s_32_4_1_U191 mac_muladd_8s_8s_32s_32_4_1_U192 mac_muladd_8s_8s_32s_32_4_1_U192 mac_muladd_8s_8s_32s_32_4_1_U193 mac_muladd_8s_8s_32s_32_4_1_U193 mac_muladd_8s_8s_32s_32_4_1_U194 mac_muladd_8s_8s_32s_32_4_1_U194 mac_muladd_8s_8s_32s_32_4_1_U195 mac_muladd_8s_8s_32s_32_4_1_U195 mac_muladd_8s_8s_32s_32_4_1_U196 mac_muladd_8s_8s_32s_32_4_1_U196 mac_muladd_8s_8s_32s_32_4_1_U197 mac_muladd_8s_8s_32s_32_4_1_U197 mac_muladd_8s_8s_32s_32_4_1_U198 mac_muladd_8s_8s_32s_32_4_1_U198 sparsemux_17_3_32_1_1_U184 mac_muladd_8s_8s_32s_32_4_1_U192 sparsemux_17_3_32_1_1_U185 mac_muladd_8s_8s_32s_32_4_1_U193 sparsemux_17_3_32_1_1_U186 mac_muladd_8s_8s_32s_32_4_1_U194 sparsemux_17_3_32_1_1_U187 mac_muladd_8s_8s_32s_32_4_1_U195 sparsemux_17_3_32_1_1_U188 mac_muladd_8s_8s_32s_32_4_1_U196 sparsemux_17_3_32_1_1_U189 mac_muladd_8s_8s_32s_32_4_1_U197 sparsemux_17_3_32_1_1_U190 mac_muladd_8s_8s_32s_32_4_1_U198 add_ln76_fu_2774_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>A_tile_U A_tile_1_U A_tile_2_U A_tile_3_U A_tile_4_U A_tile_5_U A_tile_6_U A_tile_7_U B_tile_U B_tile_1_U B_tile_2_U B_tile_3_U B_tile_4_U B_tile_5_U B_tile_6_U B_tile_7_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>localC_0_0_in_c_U localC_0_1_in_c_U localC_0_2_in_c_U localC_0_3_in_c_U localC_0_4_in_c_U localC_0_5_in_c_U localC_0_6_in_c_U localC_0_7_in_c_U localC_1_0_in_c_U localC_1_1_in_c_U localC_1_2_in_c_U localC_1_3_in_c_U localC_1_4_in_c_U localC_1_5_in_c_U localC_1_6_in_c_U localC_1_7_in_c_U localC_2_0_in_c_U localC_2_1_in_c_U localC_2_2_in_c_U localC_2_3_in_c_U localC_2_4_in_c_U localC_2_5_in_c_U localC_2_6_in_c_U localC_2_7_in_c_U localC_3_0_in_c_U localC_3_1_in_c_U localC_3_2_in_c_U localC_3_3_in_c_U localC_3_4_in_c_U localC_3_5_in_c_U localC_3_6_in_c_U localC_3_7_in_c_U localC_4_0_in_c_U localC_4_1_in_c_U localC_4_2_in_c_U localC_4_3_in_c_U localC_4_4_in_c_U localC_4_5_in_c_U localC_4_6_in_c_U localC_4_7_in_c_U localC_5_0_in_c_U localC_5_1_in_c_U localC_5_2_in_c_U localC_5_3_in_c_U localC_5_4_in_c_U localC_5_5_in_c_U localC_5_6_in_c_U localC_5_7_in_c_U localC_6_0_in_c_U localC_6_1_in_c_U localC_6_2_in_c_U localC_6_3_in_c_U localC_6_4_in_c_U localC_6_5_in_c_U localC_6_6_in_c_U localC_6_7_in_c_U localC_7_0_in_c_U localC_7_1_in_c_U localC_7_2_in_c_U localC_7_3_in_c_U localC_7_4_in_c_U localC_7_5_in_c_U localC_7_6_in_c_U localC_7_7_in_c_U streamA_U streamB_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmult_accel_Pipeline_writeC_VITIS_LOOP_189_4_fu_1484</InstName>
                    <ModuleName>mmult_accel_Pipeline_writeC_VITIS_LOOP_189_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1484</ID>
                    <BindInstances>icmp_ln188_fu_727_p2 add_ln188_1_fu_733_p2 add_ln188_fu_745_p2 icmp_ln189_fu_751_p2 select_ln188_fu_757_p3 select_ln188_1_fu_765_p3 empty_fu_781_p2 cmp89_fu_792_p2 mul_32ns_32s_62_1_1_U737 add_ln192_fu_806_p2 icmp_ln193_fu_812_p2 and_ln193_fu_818_p2 sparsemux_17_3_32_1_1_U738 sparsemux_17_3_32_1_1_U739 sparsemux_17_3_32_1_1_U740 sparsemux_17_3_32_1_1_U741 sparsemux_17_3_32_1_1_U742 sparsemux_17_3_32_1_1_U743 sparsemux_17_3_32_1_1_U744 sparsemux_17_3_32_1_1_U745 sparsemux_17_3_32_1_1_U746 add_ln194_fu_1184_p2 add_ln194_1_fu_1194_p2 add_ln194_2_fu_1228_p2 add_ln189_fu_1200_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_bram_U B_local_U icmp_ln131_fu_1648_p2 cmp221_fu_1654_p2 mul_32ns_32ns_63_1_1_U821 select_ln131_fu_1673_p3 empty_fu_1680_p3 smax_fu_1687_p3 smax1_fu_1693_p3 mul_31ns_31ns_62_1_1_U820 icmp_ln143_fu_1730_p2 add_ln145_fu_1739_p2 icmp_ln145_fu_1749_p2 xor_ln145_fu_1754_p2 sub_ln145_fu_1764_p2 current_block_M_fu_1769_p3 cmp245_fu_1781_p2 empty_101_fu_1787_p3 mul_31ns_31ns_62_1_1_U820 icmp_ln163_fu_1807_p2 icmp_ln165_fu_1824_p2 add_ln182_fu_1840_p2 sub_ln182_fu_1853_p2 sub_ln182_1_fu_1868_p2 select_ln182_fu_1884_p3 select_ln182_1_fu_1892_p3 icmp_ln182_fu_1914_p2 k0_1_fu_1924_p2 add_ln165_fu_1930_p2 add_ln163_fu_1908_p2 control_s_axi_U gmemA_m_axi_U gmemB_m_axi_U gmemC_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mmult_accel_Pipeline_copy_A_VITIS_LOOP_132_1</Name>
            <Loops>
                <copy_A_VITIS_LOOP_132_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <copy_A_VITIS_LOOP_132_1>
                        <Name>copy_A_VITIS_LOOP_132_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </copy_A_VITIS_LOOP_132_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:132</SourceLocation>
                    <SummaryOfLoopViolations>
                        <copy_A_VITIS_LOOP_132_1>
                            <Name>copy_A_VITIS_LOOP_132_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:132</SourceLocation>
                        </copy_A_VITIS_LOOP_132_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>156</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>447</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_A_VITIS_LOOP_132_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln132_fu_170_p2" SOURCE="../mmult_accel.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_A_VITIS_LOOP_132_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln131_fu_142_p2" SOURCE="../mmult_accel.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_A_VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_147_p2" SOURCE="../mmult_accel.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_A_VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_178_p2" SOURCE="../mmult_accel.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="copy_A_VITIS_LOOP_132_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_fu_184_p3" SOURCE="../mmult_accel.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="copy_A_VITIS_LOOP_132_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_1_fu_192_p3" SOURCE="../mmult_accel.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_A_VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln134_fu_224_p2" SOURCE="../mmult_accel.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_A_VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_238_p2" SOURCE="../mmult_accel.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_A_VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_244_p2" SOURCE="../mmult_accel.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_153_2</Name>
            <Loops>
                <copy_B_block_VITIS_LOOP_153_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <copy_B_block_VITIS_LOOP_153_2>
                        <Name>copy_B_block_VITIS_LOOP_153_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </copy_B_block_VITIS_LOOP_153_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:153</SourceLocation>
                    <SummaryOfLoopViolations>
                        <copy_B_block_VITIS_LOOP_153_2>
                            <Name>copy_B_block_VITIS_LOOP_153_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:153</SourceLocation>
                        </copy_B_block_VITIS_LOOP_153_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>397</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>654</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln153_fu_195_p2" SOURCE="../mmult_accel.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_fu_200_p2" SOURCE="../mmult_accel.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_1_fu_205_p2" SOURCE="../mmult_accel.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_214_p2" SOURCE="../mmult_accel.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_fu_220_p3" SOURCE="../mmult_accel.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_1_fu_228_p3" SOURCE="../mmult_accel.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_240_p2" SOURCE="../mmult_accel.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_31ns_63_1_1_U6" SOURCE="../mmult_accel.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp91_fu_251_p2" SOURCE="../mmult_accel.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_260_p2" SOURCE="../mmult_accel.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_283_p2" SOURCE="../mmult_accel.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_153_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_289_p2" SOURCE="../mmult_accel.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>596</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_A_tile_k</Name>
            <Loops>
                <VITIS_LOOP_21_1_VITIS_LOOP_22_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                        <Name>VITIS_LOOP_21_1_VITIS_LOOP_22_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                            <Name>VITIS_LOOP_21_1_VITIS_LOOP_22_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>387</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_144_p2" SOURCE="../mmult_accel.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_150_p2" SOURCE="../mmult_accel.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_162_p2" SOURCE="../mmult_accel.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln22_fu_168_p2" SOURCE="../mmult_accel.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_174_p3" SOURCE="../mmult_accel.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_1_fu_182_p3" SOURCE="../mmult_accel.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_194_p2" SOURCE="../mmult_accel.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln26_fu_224_p2" SOURCE="../mmult_accel.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp6_fu_238_p2" SOURCE="../mmult_accel.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_248_p2" SOURCE="../mmult_accel.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_258_p2" SOURCE="../mmult_accel.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_273_p2" SOURCE="../mmult_accel.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_fu_279_p2" SOURCE="../mmult_accel.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="select" PRAGMA="" RTLNAME="streamA_din" SOURCE="../mmult_accel.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="a_val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_285_p2" SOURCE="../mmult_accel.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_B_tile_k</Name>
            <Loops>
                <VITIS_LOOP_37_1_VITIS_LOOP_38_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.721</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_1_VITIS_LOOP_38_2>
                        <Name>VITIS_LOOP_37_1_VITIS_LOOP_38_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_37_1_VITIS_LOOP_38_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_1_VITIS_LOOP_38_2>
                            <Name>VITIS_LOOP_37_1_VITIS_LOOP_38_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:37</SourceLocation>
                        </VITIS_LOOP_37_1_VITIS_LOOP_38_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>348</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_140_p2" SOURCE="../mmult_accel.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_146_p2" SOURCE="../mmult_accel.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_158_p2" SOURCE="../mmult_accel.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_164_p2" SOURCE="../mmult_accel.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_fu_170_p3" SOURCE="../mmult_accel.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_1_fu_178_p3" SOURCE="../mmult_accel.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln37_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_190_p2" SOURCE="../mmult_accel.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp6_fu_212_p2" SOURCE="../mmult_accel.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_222_p2" SOURCE="../mmult_accel.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_232_p2" SOURCE="../mmult_accel.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln42_fu_247_p2" SOURCE="../mmult_accel.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_fu_253_p2" SOURCE="../mmult_accel.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="select" PRAGMA="" RTLNAME="streamB_din" SOURCE="../mmult_accel.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="b_val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1_VITIS_LOOP_38_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_259_p2" SOURCE="../mmult_accel.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_tile_k_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2</Name>
            <Loops>
                <VITIS_LOOP_60_1_VITIS_LOOP_61_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_1_VITIS_LOOP_61_2>
                        <Name>VITIS_LOOP_60_1_VITIS_LOOP_61_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_1_VITIS_LOOP_61_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:61</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_60_1_VITIS_LOOP_61_2>
                            <Name>VITIS_LOOP_60_1_VITIS_LOOP_61_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:60</SourceLocation>
                        </VITIS_LOOP_60_1_VITIS_LOOP_61_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>140</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_218_p2" SOURCE="../mmult_accel.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_224_p2" SOURCE="../mmult_accel.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_241_p2" SOURCE="../mmult_accel.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_247_p2" SOURCE="../mmult_accel.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_fu_253_p3" SOURCE="../mmult_accel.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_1_fu_261_p3" SOURCE="../mmult_accel.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_285_p2" SOURCE="../mmult_accel.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_tile_k_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4</Name>
            <Loops>
                <VITIS_LOOP_67_3_VITIS_LOOP_68_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_67_3_VITIS_LOOP_68_4>
                        <Name>VITIS_LOOP_67_3_VITIS_LOOP_68_4</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_67_3_VITIS_LOOP_68_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:68</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_67_3_VITIS_LOOP_68_4>
                            <Name>VITIS_LOOP_67_3_VITIS_LOOP_68_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:67</SourceLocation>
                        </VITIS_LOOP_67_3_VITIS_LOOP_68_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>140</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_3_VITIS_LOOP_68_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_218_p2" SOURCE="../mmult_accel.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_3_VITIS_LOOP_68_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_224_p2" SOURCE="../mmult_accel.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_3_VITIS_LOOP_68_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_241_p2" SOURCE="../mmult_accel.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_3_VITIS_LOOP_68_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_247_p2" SOURCE="../mmult_accel.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_3_VITIS_LOOP_68_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_fu_253_p3" SOURCE="../mmult_accel.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_3_VITIS_LOOP_68_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_1_fu_261_p3" SOURCE="../mmult_accel.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_3_VITIS_LOOP_68_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_285_p2" SOURCE="../mmult_accel.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_tile_k_Pipeline_VITIS_LOOP_75_5_VITIS_LOOP_76_6</Name>
            <Loops>
                <VITIS_LOOP_75_5_VITIS_LOOP_76_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.839</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>69</Best-caseLatency>
                    <Average-caseLatency>69</Average-caseLatency>
                    <Worst-caseLatency>69</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_5_VITIS_LOOP_76_6>
                        <Name>VITIS_LOOP_75_5_VITIS_LOOP_76_6</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>67</Latency>
                        <AbsoluteTimeLatency>0.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_5_VITIS_LOOP_76_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_75_5_VITIS_LOOP_76_6>
                            <Name>VITIS_LOOP_75_5_VITIS_LOOP_76_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:75</SourceLocation>
                        </VITIS_LOOP_75_5_VITIS_LOOP_76_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2271</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2094</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_2388_p2" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_2394_p2" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_2406_p2" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_2412_p2" SOURCE="../mmult_accel.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_fu_2418_p3" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_1_fu_2426_p3" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U174" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U175" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U176" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U177" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U178" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U179" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U180" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U181" SOURCE="../mmult_accel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U182" SOURCE="../mmult_accel.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U191" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U191" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln80_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U183" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U191" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U192" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U192" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln80_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U193" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U193" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln80_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U194" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U194" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln80_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U195" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U195" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln80_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U196" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U196" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln80_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U197" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U197" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln80_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U198" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U198" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln80_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U184" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U192" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U185" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U193" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U186" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U194" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U187" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U195" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U188" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U196" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U189" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U197" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U190" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U198" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_5_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_2774_p2" SOURCE="../mmult_accel.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_tile_k</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.839</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>212</Best-caseLatency>
                    <Average-caseLatency>212</Average-caseLatency>
                    <Worst-caseLatency>212</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>212</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:54</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7123</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4546</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_tile_U" SOURCE="../mmult_accel.cpp:54" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_tile" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_tile_1_U" SOURCE="../mmult_accel.cpp:54" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_tile_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_tile_2_U" SOURCE="../mmult_accel.cpp:54" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_tile_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_tile_3_U" SOURCE="../mmult_accel.cpp:54" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_tile_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_tile_4_U" SOURCE="../mmult_accel.cpp:54" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_tile_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_tile_5_U" SOURCE="../mmult_accel.cpp:54" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_tile_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_tile_6_U" SOURCE="../mmult_accel.cpp:54" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_tile_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_tile_7_U" SOURCE="../mmult_accel.cpp:54" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_tile_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="B_tile_U" SOURCE="../mmult_accel.cpp:55" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_tile" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="B_tile_1_U" SOURCE="../mmult_accel.cpp:55" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_tile_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="B_tile_2_U" SOURCE="../mmult_accel.cpp:55" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_tile_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="B_tile_3_U" SOURCE="../mmult_accel.cpp:55" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_tile_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="B_tile_4_U" SOURCE="../mmult_accel.cpp:55" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_tile_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="B_tile_5_U" SOURCE="../mmult_accel.cpp:55" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_tile_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="B_tile_6_U" SOURCE="../mmult_accel.cpp:55" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_tile_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="B_tile_7_U" SOURCE="../mmult_accel.cpp:55" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_tile_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tile_k_compute</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>213</Best-caseLatency>
                    <Average-caseLatency>213</Average-caseLatency>
                    <Worst-caseLatency>213</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.130 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>213</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>213</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:99</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13701</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>10444</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_0_0_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_0_0_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_0_1_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_0_1_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_0_2_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_0_2_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_0_3_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_0_3_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_0_4_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_0_4_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_0_5_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_0_5_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_0_6_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_0_6_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_0_7_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_0_7_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_1_0_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_1_0_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_1_1_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_1_1_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_1_2_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_1_2_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_1_3_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_1_3_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_1_4_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_1_4_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_1_5_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_1_5_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_1_6_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_1_6_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_1_7_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_1_7_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_2_0_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_2_0_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_2_1_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_2_1_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_2_2_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_2_2_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_2_3_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_2_3_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_2_4_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_2_4_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_2_5_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_2_5_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_2_6_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_2_6_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_2_7_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_2_7_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_3_0_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_3_0_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_3_1_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_3_1_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_3_2_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_3_2_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_3_3_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_3_3_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_3_4_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_3_4_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_3_5_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_3_5_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_3_6_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_3_6_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_3_7_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_3_7_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_4_0_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_4_0_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_4_1_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_4_1_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_4_2_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_4_2_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_4_3_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_4_3_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_4_4_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_4_4_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_4_5_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_4_5_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_4_6_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_4_6_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_4_7_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_4_7_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_5_0_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_5_0_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_5_1_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_5_1_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_5_2_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_5_2_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_5_3_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_5_3_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_5_4_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_5_4_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_5_5_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_5_5_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_5_6_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_5_6_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_5_7_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_5_7_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_6_0_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_6_0_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_6_1_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_6_1_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_6_2_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_6_2_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_6_3_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_6_3_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_6_4_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_6_4_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_6_5_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_6_5_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_6_6_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_6_6_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_6_7_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_6_7_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_7_0_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_7_0_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_7_1_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_7_1_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_7_2_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_7_2_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_7_3_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_7_3_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_7_4_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_7_4_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_7_5_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_7_5_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_7_6_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_7_6_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="localC_7_7_in_c_U" SOURCE="../mmult_accel.cpp:99" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="localC_7_7_in_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="streamA_U" SOURCE="../mmult_accel.cpp:94" STORAGESIZE="8 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="streamA" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="streamB_U" SOURCE="../mmult_accel.cpp:95" STORAGESIZE="8 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="streamB" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_accel_Pipeline_writeC_VITIS_LOOP_189_4</Name>
            <Loops>
                <writeC_VITIS_LOOP_189_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>73</Best-caseLatency>
                    <Average-caseLatency>73</Average-caseLatency>
                    <Worst-caseLatency>73</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <writeC_VITIS_LOOP_189_4>
                        <Name>writeC_VITIS_LOOP_189_4</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>71</Latency>
                        <AbsoluteTimeLatency>0.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </writeC_VITIS_LOOP_189_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:189</SourceLocation>
                    <SummaryOfLoopViolations>
                        <writeC_VITIS_LOOP_189_4>
                            <Name>writeC_VITIS_LOOP_189_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:188</SourceLocation>
                        </writeC_VITIS_LOOP_189_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>319</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>994</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln188_fu_727_p2" SOURCE="../mmult_accel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_1_fu_733_p2" SOURCE="../mmult_accel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_745_p2" SOURCE="../mmult_accel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln189_fu_751_p2" SOURCE="../mmult_accel.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln188_fu_757_p3" SOURCE="../mmult_accel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln188_1_fu_765_p3" SOURCE="../mmult_accel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln188_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_781_p2" SOURCE="../mmult_accel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp89_fu_792_p2" SOURCE="../mmult_accel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_62_1_1_U737" SOURCE="../mmult_accel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_806_p2" SOURCE="../mmult_accel.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln193_fu_812_p2" SOURCE="../mmult_accel.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln193_fu_818_p2" SOURCE="../mmult_accel.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U738" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U739" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U740" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U741" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U742" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U743" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U744" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U745" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U746" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_1184_p2" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_1_fu_1194_p2" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_2_fu_1228_p2" SOURCE="../mmult_accel.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_189_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_1200_p2" SOURCE="../mmult_accel.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_accel</Name>
            <Loops>
                <outer_j_block>
                    <tile_i>
                        <tile_j>
                            <k_loop/>
                        </tile_j>
                    </tile_i>
                </outer_j_block>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <outer_j_block>
                        <Name>outer_j_block</Name>
                        <Slack>8.00</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>33554432</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_153_2_fu_1267</Instance>
                        </InstanceList>
                        <tile_i>
                            <Name>tile_i</Name>
                            <Slack>8.00</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>536870912</max>
                                </range>
                            </TripCount>
                            <Latency>294 ~ ?</Latency>
                            <AbsoluteTimeLatency>2.940 us ~ ?</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>294</min>
                                    <max>-1</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>294 ~ ?</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <tile_j>
                                <Name>tile_j</Name>
                                <Slack>8.00</Slack>
                                <TripCount>
                                    <range>
                                        <min>1</min>
                                        <max>536870912</max>
                                    </range>
                                </TripCount>
                                <Latency>292 ~ ?</Latency>
                                <AbsoluteTimeLatency>2.920 us ~ ?</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>292</min>
                                        <max>115964117068</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>292 ~ 115964117068</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_mmult_accel_Pipeline_writeC_VITIS_LOOP_189_4_fu_1484</Instance>
                                </InstanceList>
                                <k_loop>
                                    <Name>k_loop</Name>
                                    <Slack>8.00</Slack>
                                    <TripCount>
                                        <range>
                                            <min>1</min>
                                            <max>536870912</max>
                                        </range>
                                    </TripCount>
                                    <Latency>216 ~ 115964116992</Latency>
                                    <AbsoluteTimeLatency>2.160 us ~ 1.2e+03 sec</AbsoluteTimeLatency>
                                    <IterationLatency>216</IterationLatency>
                                    <PipelineDepth>216</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_tile_k_compute_fu_1280</Instance>
                                    </InstanceList>
                                </k_loop>
                            </tile_j>
                        </tile_i>
                    </outer_j_block>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:143</SourceLocation>
                    <SummaryOfLoopViolations>
                        <outer_j_block>
                            <Name>outer_j_block</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:143</SourceLocation>
                            <tile_i>
                                <Name>tile_i</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../mmult_accel.cpp:163</SourceLocation>
                                <tile_j>
                                    <Name>tile_j</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../mmult_accel.cpp:165</SourceLocation>
                                    <k_loop>
                                        <Name>k_loop</Name>
                                        <IssueType>-</IssueType>
                                        <ViolationType>-</ViolationType>
                                        <SourceLocation>../mmult_accel.cpp:182</SourceLocation>
                                    </k_loop>
                                </tile_j>
                            </tile_i>
                        </outer_j_block>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>78</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>27</UTIL_BRAM>
                    <DSP>24</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>22244</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>17180</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_bram_U" SOURCE="../mmult_accel.cpp:127" STORAGESIZE="8 49152 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_bram" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="48" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_local_U" SOURCE="../mmult_accel.cpp:148" STORAGESIZE="8 98304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_local" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln131_fu_1648_p2" SOURCE="../mmult_accel.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp221_fu_1654_p2" SOURCE="../mmult_accel.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp221" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U821" SOURCE="../mmult_accel.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_fu_1673_p3" SOURCE="../mmult_accel.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_1680_p3" SOURCE="../mmult_accel.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_1687_p3" SOURCE="../mmult_accel.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="smax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax1_fu_1693_p3" SOURCE="../mmult_accel.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="smax1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U820" SOURCE="../mmult_accel.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="outer_j_block" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln143_fu_1730_p2" SOURCE="../mmult_accel.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_j_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_1739_p2" SOURCE="../mmult_accel.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="outer_j_block" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln145_fu_1749_p2" SOURCE="../mmult_accel.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="outer_j_block" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln145_fu_1754_p2" SOURCE="../mmult_accel.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_j_block" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln145_fu_1764_p2" SOURCE="../mmult_accel.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="outer_j_block" OPTYPE="select" PRAGMA="" RTLNAME="current_block_M_fu_1769_p3" SOURCE="../mmult_accel.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="current_block_M" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="outer_j_block" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp245_fu_1781_p2" SOURCE="../mmult_accel.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp245" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="outer_j_block" OPTYPE="select" PRAGMA="" RTLNAME="empty_101_fu_1787_p3" SOURCE="../mmult_accel.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="outer_j_block" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U820" SOURCE="../mmult_accel.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="tile_i" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln163_fu_1807_p2" SOURCE="../mmult_accel.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="tile_j" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln165_fu_1824_p2" SOURCE="../mmult_accel.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_1840_p2" SOURCE="../mmult_accel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_j" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln182_fu_1853_p2" SOURCE="../mmult_accel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_j" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln182_1_fu_1868_p2" SOURCE="../mmult_accel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln182_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="tile_j" OPTYPE="select" PRAGMA="" RTLNAME="select_ln182_fu_1884_p3" SOURCE="../mmult_accel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="tile_j" OPTYPE="select" PRAGMA="" RTLNAME="select_ln182_1_fu_1892_p3" SOURCE="../mmult_accel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln182_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="k_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln182_fu_1914_p2" SOURCE="../mmult_accel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="k_loop" OPTYPE="add" PRAGMA="" RTLNAME="k0_1_fu_1924_p2" SOURCE="../mmult_accel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="k0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_1930_p2" SOURCE="../mmult_accel.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_1908_p2" SOURCE="../mmult_accel.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmemA" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmemA_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmemB" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmemB_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmemC" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmemC_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>streamA_U</Name>
            <ParentInst>grp_tile_k_compute_fu_1280</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>streamB_U</Name>
            <ParentInst>grp_tile_k_compute_fu_1280</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="signed char const *" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmemA" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="signed char const *" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmemB" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmemC" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="N" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="N" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="K" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="M" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="M" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x20" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x28" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x2c" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
                <register offset="0x34" name="N" access="W" description="Data signal of N" range="32">
                    <fields>
                        <field offset="0" width="32" name="N" access="W" description="Bit 31 to 0 of N"/>
                    </fields>
                </register>
                <register offset="0x3c" name="K" access="W" description="Data signal of K" range="32">
                    <fields>
                        <field offset="0" width="32" name="K" access="W" description="Bit 31 to 0 of K"/>
                    </fields>
                </register>
                <register offset="0x44" name="M" access="W" description="Data signal of M" range="32">
                    <fields>
                        <field offset="0" width="32" name="M" access="W" description="Bit 31 to 0 of M"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="N"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="K"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmemA:m_axi_gmemB:m_axi_gmemC</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmemA" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmemA_" paramPrefix="C_M_AXI_GMEMA_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmemA_ARADDR</port>
                <port>m_axi_gmemA_ARBURST</port>
                <port>m_axi_gmemA_ARCACHE</port>
                <port>m_axi_gmemA_ARID</port>
                <port>m_axi_gmemA_ARLEN</port>
                <port>m_axi_gmemA_ARLOCK</port>
                <port>m_axi_gmemA_ARPROT</port>
                <port>m_axi_gmemA_ARQOS</port>
                <port>m_axi_gmemA_ARREADY</port>
                <port>m_axi_gmemA_ARREGION</port>
                <port>m_axi_gmemA_ARSIZE</port>
                <port>m_axi_gmemA_ARUSER</port>
                <port>m_axi_gmemA_ARVALID</port>
                <port>m_axi_gmemA_AWADDR</port>
                <port>m_axi_gmemA_AWBURST</port>
                <port>m_axi_gmemA_AWCACHE</port>
                <port>m_axi_gmemA_AWID</port>
                <port>m_axi_gmemA_AWLEN</port>
                <port>m_axi_gmemA_AWLOCK</port>
                <port>m_axi_gmemA_AWPROT</port>
                <port>m_axi_gmemA_AWQOS</port>
                <port>m_axi_gmemA_AWREADY</port>
                <port>m_axi_gmemA_AWREGION</port>
                <port>m_axi_gmemA_AWSIZE</port>
                <port>m_axi_gmemA_AWUSER</port>
                <port>m_axi_gmemA_AWVALID</port>
                <port>m_axi_gmemA_BID</port>
                <port>m_axi_gmemA_BREADY</port>
                <port>m_axi_gmemA_BRESP</port>
                <port>m_axi_gmemA_BUSER</port>
                <port>m_axi_gmemA_BVALID</port>
                <port>m_axi_gmemA_RDATA</port>
                <port>m_axi_gmemA_RID</port>
                <port>m_axi_gmemA_RLAST</port>
                <port>m_axi_gmemA_RREADY</port>
                <port>m_axi_gmemA_RRESP</port>
                <port>m_axi_gmemA_RUSER</port>
                <port>m_axi_gmemA_RVALID</port>
                <port>m_axi_gmemA_WDATA</port>
                <port>m_axi_gmemA_WID</port>
                <port>m_axi_gmemA_WLAST</port>
                <port>m_axi_gmemA_WREADY</port>
                <port>m_axi_gmemA_WSTRB</port>
                <port>m_axi_gmemA_WUSER</port>
                <port>m_axi_gmemA_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmemB" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmemB_" paramPrefix="C_M_AXI_GMEMB_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmemB_ARADDR</port>
                <port>m_axi_gmemB_ARBURST</port>
                <port>m_axi_gmemB_ARCACHE</port>
                <port>m_axi_gmemB_ARID</port>
                <port>m_axi_gmemB_ARLEN</port>
                <port>m_axi_gmemB_ARLOCK</port>
                <port>m_axi_gmemB_ARPROT</port>
                <port>m_axi_gmemB_ARQOS</port>
                <port>m_axi_gmemB_ARREADY</port>
                <port>m_axi_gmemB_ARREGION</port>
                <port>m_axi_gmemB_ARSIZE</port>
                <port>m_axi_gmemB_ARUSER</port>
                <port>m_axi_gmemB_ARVALID</port>
                <port>m_axi_gmemB_AWADDR</port>
                <port>m_axi_gmemB_AWBURST</port>
                <port>m_axi_gmemB_AWCACHE</port>
                <port>m_axi_gmemB_AWID</port>
                <port>m_axi_gmemB_AWLEN</port>
                <port>m_axi_gmemB_AWLOCK</port>
                <port>m_axi_gmemB_AWPROT</port>
                <port>m_axi_gmemB_AWQOS</port>
                <port>m_axi_gmemB_AWREADY</port>
                <port>m_axi_gmemB_AWREGION</port>
                <port>m_axi_gmemB_AWSIZE</port>
                <port>m_axi_gmemB_AWUSER</port>
                <port>m_axi_gmemB_AWVALID</port>
                <port>m_axi_gmemB_BID</port>
                <port>m_axi_gmemB_BREADY</port>
                <port>m_axi_gmemB_BRESP</port>
                <port>m_axi_gmemB_BUSER</port>
                <port>m_axi_gmemB_BVALID</port>
                <port>m_axi_gmemB_RDATA</port>
                <port>m_axi_gmemB_RID</port>
                <port>m_axi_gmemB_RLAST</port>
                <port>m_axi_gmemB_RREADY</port>
                <port>m_axi_gmemB_RRESP</port>
                <port>m_axi_gmemB_RUSER</port>
                <port>m_axi_gmemB_RVALID</port>
                <port>m_axi_gmemB_WDATA</port>
                <port>m_axi_gmemB_WID</port>
                <port>m_axi_gmemB_WLAST</port>
                <port>m_axi_gmemB_WREADY</port>
                <port>m_axi_gmemB_WSTRB</port>
                <port>m_axi_gmemB_WUSER</port>
                <port>m_axi_gmemB_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmemC" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmemC_" paramPrefix="C_M_AXI_GMEMC_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmemC_ARADDR</port>
                <port>m_axi_gmemC_ARBURST</port>
                <port>m_axi_gmemC_ARCACHE</port>
                <port>m_axi_gmemC_ARID</port>
                <port>m_axi_gmemC_ARLEN</port>
                <port>m_axi_gmemC_ARLOCK</port>
                <port>m_axi_gmemC_ARPROT</port>
                <port>m_axi_gmemC_ARQOS</port>
                <port>m_axi_gmemC_ARREADY</port>
                <port>m_axi_gmemC_ARREGION</port>
                <port>m_axi_gmemC_ARSIZE</port>
                <port>m_axi_gmemC_ARUSER</port>
                <port>m_axi_gmemC_ARVALID</port>
                <port>m_axi_gmemC_AWADDR</port>
                <port>m_axi_gmemC_AWBURST</port>
                <port>m_axi_gmemC_AWCACHE</port>
                <port>m_axi_gmemC_AWID</port>
                <port>m_axi_gmemC_AWLEN</port>
                <port>m_axi_gmemC_AWLOCK</port>
                <port>m_axi_gmemC_AWPROT</port>
                <port>m_axi_gmemC_AWQOS</port>
                <port>m_axi_gmemC_AWREADY</port>
                <port>m_axi_gmemC_AWREGION</port>
                <port>m_axi_gmemC_AWSIZE</port>
                <port>m_axi_gmemC_AWUSER</port>
                <port>m_axi_gmemC_AWVALID</port>
                <port>m_axi_gmemC_BID</port>
                <port>m_axi_gmemC_BREADY</port>
                <port>m_axi_gmemC_BRESP</port>
                <port>m_axi_gmemC_BUSER</port>
                <port>m_axi_gmemC_BVALID</port>
                <port>m_axi_gmemC_RDATA</port>
                <port>m_axi_gmemC_RID</port>
                <port>m_axi_gmemC_RLAST</port>
                <port>m_axi_gmemC_RREADY</port>
                <port>m_axi_gmemC_RRESP</port>
                <port>m_axi_gmemC_RUSER</port>
                <port>m_axi_gmemC_RVALID</port>
                <port>m_axi_gmemC_WDATA</port>
                <port>m_axi_gmemC_WID</port>
                <port>m_axi_gmemC_WLAST</port>
                <port>m_axi_gmemC_WREADY</port>
                <port>m_axi_gmemC_WSTRB</port>
                <port>m_axi_gmemC_WUSER</port>
                <port>m_axi_gmemC_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmemA">READ_ONLY, 8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmemB">READ_ONLY, 8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmemC">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_1, 0x10, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x14, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x1c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x20, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">C_1, 0x28, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x2c, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">N, 0x34, 32, W, Data signal of N, </column>
                    <column name="s_axi_control">K, 0x3c, 32, W, Data signal of K, </column>
                    <column name="s_axi_control">M, 0x44, 32, W, Data signal of M, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, signed char const *</column>
                    <column name="B">in, signed char const *</column>
                    <column name="C">out, int*</column>
                    <column name="N">in, int</column>
                    <column name="K">in, int</column>
                    <column name="M">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_gmemA, interface, , channel=0</column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x10 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x14 range=32</column>
                    <column name="B">m_axi_gmemB, interface, , channel=0</column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x1c range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x20 range=32</column>
                    <column name="C">m_axi_gmemC, interface, , channel=0</column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x28 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x2c range=32</column>
                    <column name="N">s_axi_control, register, , name=N offset=0x34 range=32</column>
                    <column name="K">s_axi_control, register, , name=K offset=0x3c range=32</column>
                    <column name="M">s_axi_control, register, , name=M offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmemA">read, variable, 8, copy_A, ../mmult_accel.cpp:131:9</column>
                    <column name="m_axi_gmemB">read, variable, 8, VITIS_LOOP_153_2, ../mmult_accel.cpp:153:35</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmemA">A, ../mmult_accel.cpp:134:17, read, Widen Fail, , VITIS_LOOP_132_1, ../mmult_accel.cpp:132:31, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmemA">A, ../mmult_accel.cpp:134:17, read, Inferred, variable, copy_A, ../mmult_accel.cpp:131:9, , </column>
                    <column name="m_axi_gmemB">B, ../mmult_accel.cpp:155:18, read, Widen Fail, , VITIS_LOOP_153_2, ../mmult_accel.cpp:153:35, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmemB">B, ../mmult_accel.cpp:155:18, read, Fail, , copy_B_block, ../mmult_accel.cpp:152:13, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmemB">B, ../mmult_accel.cpp:155:18, read, Inferred, variable, VITIS_LOOP_153_2, ../mmult_accel.cpp:153:35, , </column>
                    <column name="m_axi_gmemC">C, ../mmult_accel.cpp:194:72, write, Fail, , VITIS_LOOP_189_4, ../mmult_accel.cpp:189:43, 214-232, Access store is in the conditional branch</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="../mmult_accel.cpp:23" status="valid" parentFunction="load_a_tile_k" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:39" status="valid" parentFunction="load_b_tile_k" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../mmult_accel.cpp:56" status="valid" parentFunction="compute_tile_k" variable="A_tile" isDirective="0" options="variable=A_tile dim=2 complete"/>
        <Pragma type="array_partition" location="../mmult_accel.cpp:57" status="valid" parentFunction="compute_tile_k" variable="B_tile" isDirective="0" options="variable=B_tile dim=1 complete"/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:62" status="valid" parentFunction="compute_tile_k" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:69" status="valid" parentFunction="compute_tile_k" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:77" status="valid" parentFunction="compute_tile_k" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../mmult_accel.cpp:79" status="valid" parentFunction="compute_tile_k" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../mmult_accel.cpp:96" status="valid" parentFunction="tile_k_compute" variable="streamA" isDirective="0" options="variable=streamA depth=64"/>
        <Pragma type="stream" location="../mmult_accel.cpp:97" status="valid" parentFunction="tile_k_compute" variable="streamB" isDirective="0" options="variable=streamB depth=64"/>
        <Pragma type="dataflow" location="../mmult_accel.cpp:99" status="valid" parentFunction="tile_k_compute" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../mmult_accel.cpp:113" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="m_axi port = A offset = slave bundle = gmemA depth = 64 * 768"/>
        <Pragma type="interface" location="../mmult_accel.cpp:114" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="m_axi port = B offset = slave bundle = gmemB depth = 768 * 768"/>
        <Pragma type="interface" location="../mmult_accel.cpp:115" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="m_axi port = C offset = slave bundle = gmemC depth = 64 * 768"/>
        <Pragma type="interface" location="../mmult_accel.cpp:116" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = A bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:117" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = B bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:118" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = C bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:119" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = N bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:120" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = K bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:121" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = M bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:122" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="bind_storage" location="../mmult_accel.cpp:128" status="valid" parentFunction="mmult_accel" variable="A_bram" isDirective="0" options="variable=A_bram type=ram_2p impl=bram"/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:133" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="bind_storage" location="../mmult_accel.cpp:149" status="valid" parentFunction="mmult_accel" variable="B_local" isDirective="0" options="variable=B_local type=ram_2p impl=bram"/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:154" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../mmult_accel.cpp:169" status="valid" parentFunction="mmult_accel" variable="localC" isDirective="0" options="variable=localC dim=0 complete"/>
        <Pragma type="unroll" location="../mmult_accel.cpp:173" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../mmult_accel.cpp:175" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:190" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

