{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461839763669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461839763669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 11:36:03 2016 " "Processing started: Thu Apr 28 11:36:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461839763669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461839763669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tempotestblock -c tempotestblock " "Command: quartus_map --read_settings_files=on --write_settings_files=off tempotestblock -c tempotestblock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461839763669 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461839763921 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tempotestblock.v(8) " "Verilog HDL information at tempotestblock.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "tempotestblock.v" "" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/tempotestblock.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461839763973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempotestblock.v 1 1 " "Found 1 design units, including 1 entities, in source file tempotestblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 tempotestblock " "Found entity 1: tempotestblock" {  } { { "tempotestblock.v" "" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/tempotestblock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461839763975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461839763975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tempotestblock " "Elaborating entity \"tempotestblock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461839764007 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "tempotestblock.v" "Div0" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/tempotestblock.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839764250 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1461839764250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "tempotestblock.v" "" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/tempotestblock.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839764570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461839764570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461839764570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461839764570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461839764570 ""}  } { { "tempotestblock.v" "" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/tempotestblock.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461839764570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461839764631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461839764631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461839764646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461839764646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461839764699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461839764699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461839765056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461839765056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461839765113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461839765113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1461839765803 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_3_result_int\[1\]~6 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_3_result_int\[1\]~6\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_3_result_int\[1\]~6" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/db/alt_u_div_l8f.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766124 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_25~8 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_25~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766124 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_28~14 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_28~14\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766124 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[1\]~18 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[1\]~18\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_9_result_int\[1\]~18" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/db/alt_u_div_l8f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766124 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_1~20 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_1~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766124 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_3~20 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_3~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766124 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_9~20 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_9~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766124 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_20_result_int\[1\]~20 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_20_result_int\[1\]~20\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_20_result_int\[1\]~20" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/db/alt_u_div_l8f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766124 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_21_result_int\[1\]~20 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_21_result_int\[1\]~20\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_21_result_int\[1\]~20" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/db/alt_u_div_l8f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766124 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_22_result_int\[1\]~20 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_22_result_int\[1\]~20\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_22_result_int\[1\]~20" { Text "C:/Users/Asus/Documents/GitHub/tempotestblock/db/alt_u_div_l8f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766124 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_15~20 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|op_15~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766124 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1461839766124 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Asus/Documents/GitHub/tempotestblock/output_files/tempotestblock.map.smsg " "Generated suppressed messages file C:/Users/Asus/Documents/GitHub/tempotestblock/output_files/tempotestblock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461839766148 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461839766258 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461839766258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "634 " "Implemented 634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461839766323 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461839766323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "624 " "Implemented 624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461839766323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461839766323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461839766344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 11:36:06 2016 " "Processing ended: Thu Apr 28 11:36:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461839766344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461839766344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461839766344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461839766344 ""}
