Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Vipul/ALUproject/final_test_isim_beh.exe -prj C:/Users/Vipul/ALUproject/final_test_beh.prj work.final_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Vipul/ALUproject/fulladder.v" into library work
Analyzing Verilog file "C:/Users/Vipul/ALUproject/booth_step_mult.v" into library work
Analyzing Verilog file "C:/Users/Vipul/ALUproject/xor8bit.v" into library work
Analyzing Verilog file "C:/Users/Vipul/ALUproject/ripple8bit.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ripple8bit.v" Line 13: Redeclaration of ansi port sum_out is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ripple8bit.v" Line 14: Redeclaration of ansi port c_out is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ripple8bit.v" Line 16: Redeclaration of ansi port overflow is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ripple8bit.v" Line 17: Redeclaration of ansi port in_a is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ripple8bit.v" Line 18: Redeclaration of ansi port in_b is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ripple8bit.v" Line 19: Redeclaration of ansi port in_c is not allowed
Analyzing Verilog file "C:/Users/Vipul/ALUproject/mult8bit.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/mult8bit.v" Line 9: Redeclaration of ansi port out_c is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/mult8bit.v" Line 10: Redeclaration of ansi port in_a is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/mult8bit.v" Line 11: Redeclaration of ansi port in_b is not allowed
Analyzing Verilog file "C:/Users/Vipul/ALUproject/and8bit.v" into library work
Analyzing Verilog file "C:/Users/Vipul/ALUproject/ALU.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ALU.v" Line 13: Redeclaration of ansi port opcode is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ALU.v" Line 14: Redeclaration of ansi port intop1 is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ALU.v" Line 15: Redeclaration of ansi port intop2 is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ALU.v" Line 16: Redeclaration of ansi port overflow is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ALU.v" Line 17: Redeclaration of ansi port carry is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ALU.v" Line 18: Redeclaration of ansi port result is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/ALU.v" Line 19: Redeclaration of ansi port product is not allowed
Analyzing Verilog file "C:/Users/Vipul/ALUproject/register_file.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/register_file.v" Line 14: Redeclaration of ansi port inreg1 is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/register_file.v" Line 15: Redeclaration of ansi port inreg2 is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/register_file.v" Line 16: Redeclaration of ansi port opcode is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/register_file.v" Line 20: Redeclaration of ansi port carry_output is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/register_file.v" Line 21: Redeclaration of ansi port overflow_output is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/register_file.v" Line 25: Redeclaration of ansi port store_word is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Vipul/ALUproject/register_file.v" Line 26: Redeclaration of ansi port store_inp1 is not allowed
Analyzing Verilog file "C:/Users/Vipul/ALUproject/final_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fulladder
Compiling module ripple8bit
Compiling module and8bit
Compiling module xor8bit
Compiling module booth_step_mult
Compiling module mult8bit
Compiling module ALU
Compiling module register_file
Compiling module final_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/Vipul/ALUproject/final_test_isim_beh.exe
Fuse Memory Usage: 28424 KB
Fuse CPU Usage: 686 ms
