# Design: Design Hierarquia de Memoria already active.
# 
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
# Library Manager: Library "biblioteca_de_componentes" attached.
# AMAP: Adding mapping library O.K.
