Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 22 09:43:02 2025
| Host         : Sarthak running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file The_DES_timing_summary_routed.rpt -pb The_DES_timing_summary_routed.pb -rpx The_DES_timing_summary_routed.rpx -warn_on_violation
| Design       : The_DES
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4543)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4543)
5. checking no_input_delay (119)
6. checking no_output_delay (120)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4543)
---------------------------
 There are 4543 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4543)
---------------------------------------------------
 There are 4543 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (119)
--------------------------------
 There are 119 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (120)
---------------------------------
 There are 120 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4663          inf        0.000                      0                 4663           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4663 Endpoints
Min Delay          4663 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IIP/op_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cipher_text[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 2.905ns (48.144%)  route 3.129ns (51.856%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE                         0.000     0.000 r  IIP/op_reg[5]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  IIP/op_reg[5]/Q
                         net (fo=1, routed)           3.129     3.527    Cipher_text_OBUF[5]
    AD15                 OBUF (Prop_obuf_I_O)         2.507     6.033 r  Cipher_text_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.033    Cipher_text[5]
    AD15                                                              r  Cipher_text[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SG16/op_reg[46]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG16_out[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.017ns  (logic 2.798ns (46.494%)  route 3.219ns (53.506%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE                         0.000     0.000 r  SG16/op_reg[46]_lopt_replica/C
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  SG16/op_reg[46]_lopt_replica/Q
                         net (fo=1, routed)           3.219     3.652    lopt_33
    J8                   OBUF (Prop_obuf_I_O)         2.365     6.017 r  SG16_out_OBUF[46]_inst/O
                         net (fo=0)                   0.000     6.017    SG16_out[46]
    J8                                                                r  SG16_out[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIP/op_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cipher_text[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 2.914ns (48.807%)  route 3.056ns (51.193%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE                         0.000     0.000 r  IIP/op_reg[3]/C
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  IIP/op_reg[3]/Q
                         net (fo=1, routed)           3.056     3.454    Cipher_text_OBUF[3]
    AE15                 OBUF (Prop_obuf_I_O)         2.516     5.970 r  Cipher_text_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.970    Cipher_text[3]
    AE15                                                              r  Cipher_text[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIP/op_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cipher_text[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 2.902ns (48.724%)  route 3.054ns (51.276%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE                         0.000     0.000 r  IIP/op_reg[1]/C
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  IIP/op_reg[1]/Q
                         net (fo=1, routed)           3.054     3.452    Cipher_text_OBUF[1]
    AE17                 OBUF (Prop_obuf_I_O)         2.504     5.955 r  Cipher_text_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.955    Cipher_text[1]
    AE17                                                              r  Cipher_text[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SG16/op_reg[45]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG16_out[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 2.830ns (47.831%)  route 3.086ns (52.169%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE                         0.000     0.000 r  SG16/op_reg[45]_lopt_replica/C
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  SG16/op_reg[45]_lopt_replica/Q
                         net (fo=1, routed)           3.086     3.519    lopt_32
    G4                   OBUF (Prop_obuf_I_O)         2.397     5.916 r  SG16_out_OBUF[45]_inst/O
                         net (fo=0)                   0.000     5.916    SG16_out[45]
    G4                                                                r  SG16_out[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SG16/op_reg[49]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG16_out[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.904ns  (logic 2.775ns (47.010%)  route 3.128ns (52.990%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE                         0.000     0.000 r  SG16/op_reg[49]_lopt_replica/C
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  SG16/op_reg[49]_lopt_replica/Q
                         net (fo=1, routed)           3.128     3.507    lopt_35
    G5                   OBUF (Prop_obuf_I_O)         2.396     5.904 r  SG16_out_OBUF[49]_inst/O
                         net (fo=0)                   0.000     5.904    SG16_out[49]
    G5                                                                r  SG16_out[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIP/op_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cipher_text[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 2.907ns (49.373%)  route 2.981ns (50.627%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE                         0.000     0.000 r  IIP/op_reg[13]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  IIP/op_reg[13]/Q
                         net (fo=1, routed)           2.981     3.379    Cipher_text_OBUF[13]
    AB17                 OBUF (Prop_obuf_I_O)         2.509     5.888 r  Cipher_text_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.888    Cipher_text[13]
    AB17                                                              r  Cipher_text[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SG16/op_reg[43]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG16_out[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 2.808ns (47.886%)  route 3.056ns (52.114%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE                         0.000     0.000 r  SG16/op_reg[43]_lopt_replica/C
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  SG16/op_reg[43]_lopt_replica/Q
                         net (fo=1, routed)           3.056     3.489    lopt_30
    H6                   OBUF (Prop_obuf_I_O)         2.375     5.863 r  SG16_out_OBUF[43]_inst/O
                         net (fo=0)                   0.000     5.863    SG16_out[43]
    H6                                                                r  SG16_out[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SG16/op_reg[41]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG16_out[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 2.802ns (47.801%)  route 3.060ns (52.199%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE                         0.000     0.000 r  SG16/op_reg[41]_lopt_replica/C
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  SG16/op_reg[41]_lopt_replica/Q
                         net (fo=1, routed)           3.060     3.493    lopt_28
    J6                   OBUF (Prop_obuf_I_O)         2.369     5.861 r  SG16_out_OBUF[41]_inst/O
                         net (fo=0)                   0.000     5.861    SG16_out[41]
    J6                                                                r  SG16_out[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SG16/op_reg[47]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG16_out[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.859ns  (logic 2.742ns (46.791%)  route 3.118ns (53.209%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE                         0.000     0.000 r  SG16/op_reg[47]_lopt_replica/C
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  SG16/op_reg[47]_lopt_replica/Q
                         net (fo=1, routed)           3.118     3.497    lopt_34
    K8                   OBUF (Prop_obuf_I_O)         2.363     5.859 r  SG16_out_OBUF[47]_inst/O
                         net (fo=0)                   0.000     5.859    SG16_out[47]
    K8                                                                r  SG16_out[47] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SG11/temp_reg[54]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG11/op_reg[54]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE                         0.000     0.000 r  SG11/temp_reg[54]/C
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SG11/temp_reg[54]/Q
                         net (fo=1, routed)           0.053     0.181    SG11/temp[54]
    SLICE_X49Y63         FDRE                                         r  SG11/op_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SG15/temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG15/op_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE                         0.000     0.000 r  SG15/temp_reg[2]/C
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SG15/temp_reg[2]/Q
                         net (fo=1, routed)           0.053     0.181    SG15/temp[2]
    SLICE_X35Y62         FDRE                                         r  SG15/op_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SG7/temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG7/op_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE                         0.000     0.000 r  SG7/temp_reg[2]/C
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SG7/temp_reg[2]/Q
                         net (fo=1, routed)           0.053     0.181    SG7/temp[2]
    SLICE_X61Y54         FDRE                                         r  SG7/op_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SG8/temp_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG8/op_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE                         0.000     0.000 r  SG8/temp_reg[13]/C
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SG8/temp_reg[13]/Q
                         net (fo=1, routed)           0.053     0.181    SG8/temp[13]
    SLICE_X59Y49         FDRE                                         r  SG8/op_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SG15/op_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG16/temp_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE                         0.000     0.000 r  SG15/op_reg[42]/C
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SG15/op_reg[42]/Q
                         net (fo=2, routed)           0.057     0.185    SG16/D[34]
    SLICE_X38Y54         FDRE                                         r  SG16/temp_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SG9/temp_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SG9/op_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.583%)  route 0.059ns (31.417%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE                         0.000     0.000 r  SG9/temp_reg[18]/C
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SG9/temp_reg[18]/Q
                         net (fo=1, routed)           0.059     0.187    SG9/temp[18]
    SLICE_X56Y58         FDRE                                         r  SG9/op_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/SB/S5/op_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R1/P1/op_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE                         0.000     0.000 r  R1/SB/S5/op_reg[2]/C
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  R1/SB/S5/op_reg[2]/Q
                         net (fo=1, routed)           0.055     0.196    R1/P1/D[7]
    SLICE_X73Y62         FDRE                                         r  R1/P1/op_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R10/SB/S6/op_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R10/P1/op_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE                         0.000     0.000 r  R10/SB/S6/op_reg[1]/C
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  R10/SB/S6/op_reg[1]/Q
                         net (fo=1, routed)           0.055     0.196    R10/P1/D[13]
    SLICE_X47Y64         FDRE                                         r  R10/P1/op_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R10/SB/S2/op_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R10/P1/op_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE                         0.000     0.000 r  R10/SB/S2/op_reg[1]/C
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  R10/SB/S2/op_reg[1]/Q
                         net (fo=1, routed)           0.055     0.196    R10/P1/D[14]
    SLICE_X49Y62         FDRE                                         r  R10/P1/op_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R10/SB/S7/op_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R10/P1/op_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE                         0.000     0.000 r  R10/SB/S7/op_reg[3]/C
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  R10/SB/S7/op_reg[3]/Q
                         net (fo=1, routed)           0.055     0.196    R10/P1/D[20]
    SLICE_X45Y65         FDRE                                         r  R10/P1/op_reg[21]/D
  -------------------------------------------------------------------    -------------------





