// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="BoundIDctMatrix,hls_ip_2017_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.625000,HLS_SYN_LAT=160,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=3943,HLS_SYN_LUT=8342}" *)

module BoundIDctMatrix (
        ap_clk,
        ap_rst_n,
        m_axi_BUS_DST_AWVALID,
        m_axi_BUS_DST_AWREADY,
        m_axi_BUS_DST_AWADDR,
        m_axi_BUS_DST_AWID,
        m_axi_BUS_DST_AWLEN,
        m_axi_BUS_DST_AWSIZE,
        m_axi_BUS_DST_AWBURST,
        m_axi_BUS_DST_AWLOCK,
        m_axi_BUS_DST_AWCACHE,
        m_axi_BUS_DST_AWPROT,
        m_axi_BUS_DST_AWQOS,
        m_axi_BUS_DST_AWREGION,
        m_axi_BUS_DST_AWUSER,
        m_axi_BUS_DST_WVALID,
        m_axi_BUS_DST_WREADY,
        m_axi_BUS_DST_WDATA,
        m_axi_BUS_DST_WSTRB,
        m_axi_BUS_DST_WLAST,
        m_axi_BUS_DST_WID,
        m_axi_BUS_DST_WUSER,
        m_axi_BUS_DST_ARVALID,
        m_axi_BUS_DST_ARREADY,
        m_axi_BUS_DST_ARADDR,
        m_axi_BUS_DST_ARID,
        m_axi_BUS_DST_ARLEN,
        m_axi_BUS_DST_ARSIZE,
        m_axi_BUS_DST_ARBURST,
        m_axi_BUS_DST_ARLOCK,
        m_axi_BUS_DST_ARCACHE,
        m_axi_BUS_DST_ARPROT,
        m_axi_BUS_DST_ARQOS,
        m_axi_BUS_DST_ARREGION,
        m_axi_BUS_DST_ARUSER,
        m_axi_BUS_DST_RVALID,
        m_axi_BUS_DST_RREADY,
        m_axi_BUS_DST_RDATA,
        m_axi_BUS_DST_RLAST,
        m_axi_BUS_DST_RID,
        m_axi_BUS_DST_RUSER,
        m_axi_BUS_DST_RRESP,
        m_axi_BUS_DST_BVALID,
        m_axi_BUS_DST_BREADY,
        m_axi_BUS_DST_BRESP,
        m_axi_BUS_DST_BID,
        m_axi_BUS_DST_BUSER,
        s_axi_BUS_CTRL_AWVALID,
        s_axi_BUS_CTRL_AWREADY,
        s_axi_BUS_CTRL_AWADDR,
        s_axi_BUS_CTRL_WVALID,
        s_axi_BUS_CTRL_WREADY,
        s_axi_BUS_CTRL_WDATA,
        s_axi_BUS_CTRL_WSTRB,
        s_axi_BUS_CTRL_ARVALID,
        s_axi_BUS_CTRL_ARREADY,
        s_axi_BUS_CTRL_ARADDR,
        s_axi_BUS_CTRL_RVALID,
        s_axi_BUS_CTRL_RREADY,
        s_axi_BUS_CTRL_RDATA,
        s_axi_BUS_CTRL_RRESP,
        s_axi_BUS_CTRL_BVALID,
        s_axi_BUS_CTRL_BREADY,
        s_axi_BUS_CTRL_BRESP,
        interrupt,
        s_axi_BUS_SRC_AWVALID,
        s_axi_BUS_SRC_AWREADY,
        s_axi_BUS_SRC_AWADDR,
        s_axi_BUS_SRC_WVALID,
        s_axi_BUS_SRC_WREADY,
        s_axi_BUS_SRC_WDATA,
        s_axi_BUS_SRC_WSTRB,
        s_axi_BUS_SRC_ARVALID,
        s_axi_BUS_SRC_ARREADY,
        s_axi_BUS_SRC_ARADDR,
        s_axi_BUS_SRC_RVALID,
        s_axi_BUS_SRC_RREADY,
        s_axi_BUS_SRC_RDATA,
        s_axi_BUS_SRC_RRESP,
        s_axi_BUS_SRC_BVALID,
        s_axi_BUS_SRC_BREADY,
        s_axi_BUS_SRC_BRESP
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_pp0_stage0 = 18'd512;
parameter    ap_ST_fsm_state13 = 18'd1024;
parameter    ap_ST_fsm_state14 = 18'd2048;
parameter    ap_ST_fsm_pp1_stage0 = 18'd4096;
parameter    ap_ST_fsm_state17 = 18'd8192;
parameter    ap_ST_fsm_state18 = 18'd16384;
parameter    ap_ST_fsm_state19 = 18'd32768;
parameter    ap_ST_fsm_state20 = 18'd65536;
parameter    ap_ST_fsm_state21 = 18'd131072;
parameter    C_S_AXI_BUS_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_CTRL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_SRC_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_SRC_ADDR_WIDTH = 5;
parameter    C_M_AXI_BUS_DST_ID_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_ADDR_WIDTH = 32;
parameter    C_M_AXI_BUS_DST_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_DST_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_WUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_BUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_USER_VALUE = 0;
parameter    C_M_AXI_BUS_DST_PROT_VALUE = 0;
parameter    C_M_AXI_BUS_DST_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_BUS_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_BUS_SRC_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_BUS_DST_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_BUS_DST_AWVALID;
input   m_axi_BUS_DST_AWREADY;
output  [C_M_AXI_BUS_DST_ADDR_WIDTH - 1:0] m_axi_BUS_DST_AWADDR;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_AWID;
output  [7:0] m_axi_BUS_DST_AWLEN;
output  [2:0] m_axi_BUS_DST_AWSIZE;
output  [1:0] m_axi_BUS_DST_AWBURST;
output  [1:0] m_axi_BUS_DST_AWLOCK;
output  [3:0] m_axi_BUS_DST_AWCACHE;
output  [2:0] m_axi_BUS_DST_AWPROT;
output  [3:0] m_axi_BUS_DST_AWQOS;
output  [3:0] m_axi_BUS_DST_AWREGION;
output  [C_M_AXI_BUS_DST_AWUSER_WIDTH - 1:0] m_axi_BUS_DST_AWUSER;
output   m_axi_BUS_DST_WVALID;
input   m_axi_BUS_DST_WREADY;
output  [C_M_AXI_BUS_DST_DATA_WIDTH - 1:0] m_axi_BUS_DST_WDATA;
output  [C_M_AXI_BUS_DST_WSTRB_WIDTH - 1:0] m_axi_BUS_DST_WSTRB;
output   m_axi_BUS_DST_WLAST;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_WID;
output  [C_M_AXI_BUS_DST_WUSER_WIDTH - 1:0] m_axi_BUS_DST_WUSER;
output   m_axi_BUS_DST_ARVALID;
input   m_axi_BUS_DST_ARREADY;
output  [C_M_AXI_BUS_DST_ADDR_WIDTH - 1:0] m_axi_BUS_DST_ARADDR;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_ARID;
output  [7:0] m_axi_BUS_DST_ARLEN;
output  [2:0] m_axi_BUS_DST_ARSIZE;
output  [1:0] m_axi_BUS_DST_ARBURST;
output  [1:0] m_axi_BUS_DST_ARLOCK;
output  [3:0] m_axi_BUS_DST_ARCACHE;
output  [2:0] m_axi_BUS_DST_ARPROT;
output  [3:0] m_axi_BUS_DST_ARQOS;
output  [3:0] m_axi_BUS_DST_ARREGION;
output  [C_M_AXI_BUS_DST_ARUSER_WIDTH - 1:0] m_axi_BUS_DST_ARUSER;
input   m_axi_BUS_DST_RVALID;
output   m_axi_BUS_DST_RREADY;
input  [C_M_AXI_BUS_DST_DATA_WIDTH - 1:0] m_axi_BUS_DST_RDATA;
input   m_axi_BUS_DST_RLAST;
input  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_RID;
input  [C_M_AXI_BUS_DST_RUSER_WIDTH - 1:0] m_axi_BUS_DST_RUSER;
input  [1:0] m_axi_BUS_DST_RRESP;
input   m_axi_BUS_DST_BVALID;
output   m_axi_BUS_DST_BREADY;
input  [1:0] m_axi_BUS_DST_BRESP;
input  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_BID;
input  [C_M_AXI_BUS_DST_BUSER_WIDTH - 1:0] m_axi_BUS_DST_BUSER;
input   s_axi_BUS_CTRL_AWVALID;
output   s_axi_BUS_CTRL_AWREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1:0] s_axi_BUS_CTRL_AWADDR;
input   s_axi_BUS_CTRL_WVALID;
output   s_axi_BUS_CTRL_WREADY;
input  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1:0] s_axi_BUS_CTRL_WDATA;
input  [C_S_AXI_BUS_CTRL_WSTRB_WIDTH - 1:0] s_axi_BUS_CTRL_WSTRB;
input   s_axi_BUS_CTRL_ARVALID;
output   s_axi_BUS_CTRL_ARREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1:0] s_axi_BUS_CTRL_ARADDR;
output   s_axi_BUS_CTRL_RVALID;
input   s_axi_BUS_CTRL_RREADY;
output  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1:0] s_axi_BUS_CTRL_RDATA;
output  [1:0] s_axi_BUS_CTRL_RRESP;
output   s_axi_BUS_CTRL_BVALID;
input   s_axi_BUS_CTRL_BREADY;
output  [1:0] s_axi_BUS_CTRL_BRESP;
output   interrupt;
input   s_axi_BUS_SRC_AWVALID;
output   s_axi_BUS_SRC_AWREADY;
input  [C_S_AXI_BUS_SRC_ADDR_WIDTH - 1:0] s_axi_BUS_SRC_AWADDR;
input   s_axi_BUS_SRC_WVALID;
output   s_axi_BUS_SRC_WREADY;
input  [C_S_AXI_BUS_SRC_DATA_WIDTH - 1:0] s_axi_BUS_SRC_WDATA;
input  [C_S_AXI_BUS_SRC_WSTRB_WIDTH - 1:0] s_axi_BUS_SRC_WSTRB;
input   s_axi_BUS_SRC_ARVALID;
output   s_axi_BUS_SRC_ARREADY;
input  [C_S_AXI_BUS_SRC_ADDR_WIDTH - 1:0] s_axi_BUS_SRC_ARADDR;
output   s_axi_BUS_SRC_RVALID;
input   s_axi_BUS_SRC_RREADY;
output  [C_S_AXI_BUS_SRC_DATA_WIDTH - 1:0] s_axi_BUS_SRC_RDATA;
output  [1:0] s_axi_BUS_SRC_RRESP;
output   s_axi_BUS_SRC_BVALID;
input   s_axi_BUS_SRC_BREADY;
output  [1:0] s_axi_BUS_SRC_BRESP;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] matrix;
wire   [31:0] Bound;
reg    BUS_DST_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    BUS_DST_blk_n_AW;
wire    ap_CS_fsm_state8;
reg    BUS_DST_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond2_reg_4875;
reg    BUS_DST_blk_n_W;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond8_reg_5129;
reg    BUS_DST_blk_n_B;
wire    ap_CS_fsm_state21;
reg    BUS_DST_AWVALID;
wire    BUS_DST_AWREADY;
reg    BUS_DST_WVALID;
wire    BUS_DST_WREADY;
reg    BUS_DST_ARVALID;
wire    BUS_DST_ARREADY;
wire   [31:0] BUS_DST_ARADDR;
wire    BUS_DST_RVALID;
reg    BUS_DST_RREADY;
wire   [31:0] BUS_DST_RDATA;
wire    BUS_DST_RLAST;
wire   [0:0] BUS_DST_RID;
wire   [0:0] BUS_DST_RUSER;
wire   [1:0] BUS_DST_RRESP;
wire    BUS_DST_BVALID;
reg    BUS_DST_BREADY;
wire   [1:0] BUS_DST_BRESP;
wire   [0:0] BUS_DST_BID;
wire   [0:0] BUS_DST_BUSER;
reg   [5:0] indvar_reg_571;
reg   [31:0] inp1_buf_15_1_1_reg_582;
reg   [31:0] inp1_buf_15_0_1_reg_593;
reg   [31:0] inp1_buf_14_1_1_reg_604;
reg   [31:0] inp1_buf_14_0_1_reg_615;
reg   [31:0] inp1_buf_13_1_1_reg_626;
reg   [31:0] inp1_buf_13_0_1_reg_637;
reg   [31:0] inp1_buf_12_1_1_reg_648;
reg   [31:0] inp1_buf_12_0_1_reg_659;
reg   [31:0] inp1_buf_11_1_1_reg_670;
reg   [31:0] inp1_buf_11_0_1_reg_681;
reg   [31:0] inp1_buf_10_1_1_reg_692;
reg   [31:0] inp1_buf_10_0_1_reg_703;
reg   [31:0] inp1_buf_9_1_1_reg_714;
reg   [31:0] inp1_buf_9_0_1_reg_725;
reg   [31:0] inp1_buf_8_1_1_reg_736;
reg   [31:0] inp1_buf_8_0_1_reg_747;
reg   [31:0] inp1_buf_7_1_1_reg_758;
reg   [31:0] inp1_buf_7_0_1_reg_769;
reg   [31:0] inp1_buf_6_1_1_reg_780;
reg   [31:0] inp1_buf_6_0_1_reg_791;
reg   [31:0] inp1_buf_5_1_1_reg_802;
reg   [31:0] inp1_buf_5_0_1_reg_813;
reg   [31:0] inp1_buf_4_1_1_reg_824;
reg   [31:0] inp1_buf_4_0_1_reg_835;
reg   [31:0] inp1_buf_3_1_1_reg_846;
reg   [31:0] inp1_buf_3_0_1_reg_857;
reg   [31:0] inp1_buf_2_1_1_reg_868;
reg   [31:0] inp1_buf_2_0_1_reg_879;
reg   [31:0] inp1_buf_1_1_1_reg_890;
reg   [31:0] inp1_buf_1_0_1_reg_901;
reg   [31:0] inp1_buf_0_1_1_reg_912;
reg   [31:0] inp1_buf_0_0_1_reg_923;
reg   [5:0] indvar6_reg_3057;
reg   [31:0] Bound_read_reg_4802;
reg   [29:0] matrix1_reg_4854;
reg   [31:0] BUS_DST_addr_reg_4859;
reg    ap_sig_ioackin_BUS_DST_ARREADY;
wire   [0:0] exitcond1_fu_3088_p2;
wire    ap_CS_fsm_state9;
wire   [1:0] i_1_fu_3094_p2;
reg   [1:0] i_1_reg_4870;
wire   [0:0] exitcond2_fu_3100_p2;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_exitcond2_reg_4875;
wire   [5:0] indvar_next_fu_3106_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] tmp_1_fu_3112_p1;
reg   [3:0] tmp_1_reg_4884;
reg   [3:0] ap_reg_pp0_iter1_tmp_1_reg_4884;
reg   [0:0] tmp_2_reg_4888;
reg   [0:0] ap_reg_pp0_iter1_tmp_2_reg_4888;
reg   [31:0] inp1_buf_0_1_7_reg_4924;
wire   [0:0] exitcond_fu_3348_p2;
wire    ap_CS_fsm_state14;
wire   [31:0] inp1_buf_0_1_4_fu_3429_p3;
wire   [31:0] inp1_buf_0_0_4_fu_3437_p3;
wire   [31:0] inp1_buf_1_1_4_fu_3512_p3;
wire   [31:0] inp1_buf_1_0_4_fu_3520_p3;
wire   [31:0] inp1_buf_2_1_4_fu_3595_p3;
wire   [31:0] inp1_buf_2_0_4_fu_3603_p3;
wire   [31:0] inp1_buf_3_1_4_fu_3678_p3;
wire   [31:0] inp1_buf_3_0_4_fu_3686_p3;
wire   [31:0] inp1_buf_4_1_4_fu_3761_p3;
wire   [31:0] inp1_buf_4_0_4_fu_3769_p3;
wire   [31:0] inp1_buf_5_1_4_fu_3844_p3;
wire   [31:0] inp1_buf_5_0_4_fu_3852_p3;
wire   [31:0] inp1_buf_6_1_4_fu_3927_p3;
wire   [31:0] inp1_buf_6_0_4_fu_3935_p3;
wire   [31:0] inp1_buf_7_1_4_fu_4010_p3;
wire   [31:0] inp1_buf_7_0_4_fu_4018_p3;
wire   [31:0] inp1_buf_8_1_4_fu_4093_p3;
wire   [31:0] inp1_buf_8_0_4_fu_4101_p3;
wire   [31:0] inp1_buf_9_1_4_fu_4176_p3;
wire   [31:0] inp1_buf_9_0_4_fu_4184_p3;
wire   [31:0] inp1_buf_10_1_4_fu_4259_p3;
wire   [31:0] inp1_buf_10_0_4_fu_4267_p3;
wire   [31:0] inp1_buf_11_1_4_fu_4342_p3;
wire   [31:0] inp1_buf_11_0_4_fu_4350_p3;
wire   [31:0] inp1_buf_12_1_4_fu_4425_p3;
wire   [31:0] inp1_buf_12_0_4_fu_4433_p3;
wire   [31:0] inp1_buf_13_1_4_fu_4508_p3;
wire   [31:0] inp1_buf_13_0_4_fu_4516_p3;
wire   [31:0] inp1_buf_14_1_4_fu_4591_p3;
wire   [31:0] inp1_buf_14_0_4_fu_4599_p3;
wire   [31:0] inp1_buf_15_1_4_fu_4674_p3;
wire   [31:0] inp1_buf_15_0_4_fu_4682_p3;
wire   [5:0] k_1_s_fu_4690_p2;
wire   [0:0] exitcond8_fu_4696_p2;
wire    ap_block_state15_pp1_stage0_iter0;
wire    ap_block_state16_pp1_stage0_iter1;
reg    ap_sig_ioackin_BUS_DST_WREADY;
reg    ap_block_state16_io;
reg    ap_block_pp1_stage0_11001;
wire   [5:0] indvar_next7_fu_4702_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [31:0] tmp_3_fu_4732_p34;
reg   [31:0] tmp_3_reg_5138;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state15;
reg   [31:0] inp1_buf_15_1_3_reg_2662;
reg   [31:0] inp1_buf_15_1_reg_176;
wire    ap_CS_fsm_state17;
reg   [31:0] inp1_buf_15_0_3_reg_2674;
reg   [31:0] inp1_buf_15_0_reg_188;
reg   [31:0] inp1_buf_14_1_3_reg_2686;
reg   [31:0] inp1_buf_14_1_reg_200;
reg   [31:0] inp1_buf_14_0_3_reg_2698;
reg   [31:0] inp1_buf_14_0_reg_212;
reg   [31:0] inp1_buf_13_1_3_reg_2710;
reg   [31:0] inp1_buf_13_1_reg_224;
reg   [31:0] inp1_buf_13_0_3_reg_2722;
reg   [31:0] inp1_buf_13_0_reg_236;
reg   [31:0] inp1_buf_12_1_3_reg_2734;
reg   [31:0] inp1_buf_12_1_reg_248;
reg   [31:0] inp1_buf_12_0_3_reg_2746;
reg   [31:0] inp1_buf_12_0_reg_260;
reg   [31:0] inp1_buf_11_1_3_reg_2758;
reg   [31:0] inp1_buf_11_1_reg_272;
reg   [31:0] inp1_buf_11_0_3_reg_2770;
reg   [31:0] inp1_buf_11_0_reg_284;
reg   [31:0] inp1_buf_10_1_3_reg_2782;
reg   [31:0] inp1_buf_10_1_reg_296;
reg   [31:0] inp1_buf_10_0_3_reg_2794;
reg   [31:0] inp1_buf_10_0_reg_308;
reg   [31:0] inp1_buf_9_1_3_reg_2806;
reg   [31:0] inp1_buf_9_1_reg_320;
reg   [31:0] inp1_buf_9_0_3_reg_2818;
reg   [31:0] inp1_buf_9_0_reg_332;
reg   [31:0] inp1_buf_8_1_3_reg_2830;
reg   [31:0] inp1_buf_8_1_reg_344;
reg   [31:0] inp1_buf_8_0_3_reg_2842;
reg   [31:0] inp1_buf_8_0_reg_356;
reg   [31:0] inp1_buf_7_1_3_reg_2854;
reg   [31:0] inp1_buf_7_1_reg_368;
reg   [31:0] inp1_buf_7_0_3_reg_2866;
reg   [31:0] inp1_buf_7_0_reg_380;
reg   [31:0] inp1_buf_6_1_3_reg_2878;
reg   [31:0] inp1_buf_6_1_reg_392;
reg   [31:0] inp1_buf_6_0_3_reg_2890;
reg   [31:0] inp1_buf_6_0_reg_404;
reg   [31:0] inp1_buf_5_1_3_reg_2902;
reg   [31:0] inp1_buf_5_1_reg_416;
reg   [31:0] inp1_buf_5_0_3_reg_2914;
reg   [31:0] inp1_buf_5_0_reg_428;
reg   [31:0] inp1_buf_4_1_3_reg_2926;
reg   [31:0] inp1_buf_4_1_reg_440;
reg   [31:0] inp1_buf_4_0_3_reg_2938;
reg   [31:0] inp1_buf_4_0_reg_452;
reg   [31:0] inp1_buf_3_1_3_reg_2950;
reg   [31:0] inp1_buf_3_1_reg_464;
reg   [31:0] inp1_buf_3_0_3_reg_2962;
reg   [31:0] inp1_buf_3_0_reg_476;
reg   [31:0] inp1_buf_2_1_3_reg_2974;
reg   [31:0] inp1_buf_2_1_reg_488;
reg   [31:0] inp1_buf_2_0_3_reg_2986;
reg   [31:0] inp1_buf_2_0_reg_500;
reg   [31:0] inp1_buf_1_1_3_reg_2998;
reg   [31:0] inp1_buf_1_1_reg_512;
reg   [31:0] inp1_buf_1_0_3_reg_3010;
reg   [31:0] inp1_buf_1_0_reg_524;
reg   [31:0] inp1_buf_0_1_3_reg_3022;
reg   [31:0] inp1_buf_0_1_reg_536;
reg   [31:0] inp1_buf_0_0_3_reg_3034;
reg   [31:0] inp1_buf_0_0_reg_548;
reg   [1:0] i_reg_560;
reg    ap_sig_ioackin_BUS_DST_AWREADY;
reg   [31:0] ap_phi_mux_inp1_buf_15_1_2_phi_fu_938_p32;
reg   [31:0] ap_phi_mux_inp1_buf_15_0_2_phi_fu_992_p32;
reg   [31:0] ap_phi_mux_inp1_buf_14_1_2_phi_fu_1046_p32;
reg   [31:0] ap_phi_mux_inp1_buf_14_0_2_phi_fu_1100_p32;
reg   [31:0] ap_phi_mux_inp1_buf_13_1_2_phi_fu_1154_p32;
reg   [31:0] ap_phi_mux_inp1_buf_13_0_2_phi_fu_1208_p32;
reg   [31:0] ap_phi_mux_inp1_buf_12_1_2_phi_fu_1262_p32;
reg   [31:0] ap_phi_mux_inp1_buf_12_0_2_phi_fu_1316_p32;
reg   [31:0] ap_phi_mux_inp1_buf_11_1_2_phi_fu_1370_p32;
reg   [31:0] ap_phi_mux_inp1_buf_11_0_2_phi_fu_1424_p32;
reg   [31:0] ap_phi_mux_inp1_buf_10_1_2_phi_fu_1478_p32;
reg   [31:0] ap_phi_mux_inp1_buf_10_0_2_phi_fu_1532_p32;
reg   [31:0] ap_phi_mux_inp1_buf_9_1_2_phi_fu_1586_p32;
reg   [31:0] ap_phi_mux_inp1_buf_9_0_2_phi_fu_1640_p32;
reg   [31:0] ap_phi_mux_inp1_buf_8_1_2_phi_fu_1694_p32;
reg   [31:0] ap_phi_mux_inp1_buf_8_0_2_phi_fu_1748_p32;
reg   [31:0] ap_phi_mux_inp1_buf_7_1_2_phi_fu_1802_p32;
reg   [31:0] ap_phi_mux_inp1_buf_7_0_2_phi_fu_1856_p32;
reg   [31:0] ap_phi_mux_inp1_buf_6_1_2_phi_fu_1910_p32;
reg   [31:0] ap_phi_mux_inp1_buf_6_0_2_phi_fu_1964_p32;
reg   [31:0] ap_phi_mux_inp1_buf_5_1_2_phi_fu_2018_p32;
reg   [31:0] ap_phi_mux_inp1_buf_5_0_2_phi_fu_2072_p32;
reg   [31:0] ap_phi_mux_inp1_buf_4_1_2_phi_fu_2126_p32;
reg   [31:0] ap_phi_mux_inp1_buf_4_0_2_phi_fu_2180_p32;
reg   [31:0] ap_phi_mux_inp1_buf_3_1_2_phi_fu_2234_p32;
reg   [31:0] ap_phi_mux_inp1_buf_3_0_2_phi_fu_2288_p32;
reg   [31:0] ap_phi_mux_inp1_buf_2_1_2_phi_fu_2342_p32;
reg   [31:0] ap_phi_mux_inp1_buf_2_0_2_phi_fu_2396_p32;
reg   [31:0] ap_phi_mux_inp1_buf_1_1_2_phi_fu_2450_p32;
reg   [31:0] ap_phi_mux_inp1_buf_1_0_2_phi_fu_2504_p32;
reg   [31:0] ap_phi_mux_inp1_buf_0_1_2_phi_fu_2558_p32;
reg   [31:0] ap_phi_mux_inp1_buf_0_0_s_phi_fu_2612_p32;
wire   [31:0] inp1_buf_15_1_8_fu_3334_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_15_1_2_reg_934;
wire   [31:0] inp1_buf_15_1_10_fu_3341_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_15_0_2_reg_988;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_14_1_2_reg_1042;
wire   [31:0] inp1_buf_15_1_39_fu_3124_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_14_0_2_reg_1096;
wire   [31:0] inp1_buf_15_1_40_fu_3131_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_13_1_2_reg_1150;
wire   [31:0] inp1_buf_15_1_37_fu_3138_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_13_0_2_reg_1204;
wire   [31:0] inp1_buf_15_1_38_fu_3145_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_12_1_2_reg_1258;
wire   [31:0] inp1_buf_15_1_35_fu_3152_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_12_0_2_reg_1312;
wire   [31:0] inp1_buf_15_1_36_fu_3159_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_11_1_2_reg_1366;
wire   [31:0] inp1_buf_15_1_33_fu_3166_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_11_0_2_reg_1420;
wire   [31:0] inp1_buf_15_1_34_fu_3173_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_10_1_2_reg_1474;
wire   [31:0] inp1_buf_15_1_31_fu_3180_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_10_0_2_reg_1528;
wire   [31:0] inp1_buf_15_1_32_fu_3187_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_9_1_2_reg_1582;
wire   [31:0] inp1_buf_15_1_29_fu_3194_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_9_0_2_reg_1636;
wire   [31:0] inp1_buf_15_1_30_fu_3201_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_8_1_2_reg_1690;
wire   [31:0] inp1_buf_15_1_27_fu_3208_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_8_0_2_reg_1744;
wire   [31:0] inp1_buf_15_1_28_fu_3215_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_7_1_2_reg_1798;
wire   [31:0] inp1_buf_15_1_25_fu_3222_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_7_0_2_reg_1852;
wire   [31:0] inp1_buf_15_1_26_fu_3229_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_6_1_2_reg_1906;
wire   [31:0] inp1_buf_15_1_23_fu_3236_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_6_0_2_reg_1960;
wire   [31:0] inp1_buf_15_1_24_fu_3243_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_5_1_2_reg_2014;
wire   [31:0] inp1_buf_15_1_21_fu_3250_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_5_0_2_reg_2068;
wire   [31:0] inp1_buf_15_1_22_fu_3257_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_4_1_2_reg_2122;
wire   [31:0] inp1_buf_15_1_19_fu_3264_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_4_0_2_reg_2176;
wire   [31:0] inp1_buf_15_1_20_fu_3271_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_3_1_2_reg_2230;
wire   [31:0] inp1_buf_15_1_17_fu_3278_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_3_0_2_reg_2284;
wire   [31:0] inp1_buf_15_1_18_fu_3285_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_2_1_2_reg_2338;
wire   [31:0] inp1_buf_15_1_15_fu_3292_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_2_0_2_reg_2392;
wire   [31:0] inp1_buf_15_1_16_fu_3299_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_1_1_2_reg_2446;
wire   [31:0] inp1_buf_15_1_13_fu_3306_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_1_0_2_reg_2500;
wire   [31:0] inp1_buf_15_1_14_fu_3313_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_0_1_2_reg_2554;
wire   [31:0] inp1_buf_15_1_11_fu_3320_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_0_0_s_reg_2608;
wire   [31:0] inp1_buf_15_1_12_fu_3327_p3;
wire    ap_CS_fsm_state13;
reg   [5:0] k_reg_3046;
wire   [63:0] tmp_fu_3078_p1;
reg    ap_reg_ioackin_BUS_DST_ARREADY;
reg    ap_reg_ioackin_BUS_DST_AWREADY;
reg    ap_reg_ioackin_BUS_DST_WREADY;
wire    ap_block_pp1_stage0_01001;
wire   [0:0] tmp_4_fu_3354_p3;
wire   [31:0] inp1_buf_load_0_phi_fu_3362_p3;
wire   [0:0] tmp_s_fu_3378_p2;
wire   [31:0] inp1_buf_15_1_41_fu_3399_p3;
wire   [31:0] inp1_buf_15_1_42_fu_3406_p3;
wire   [0:0] tmp_5_fu_3370_p3;
wire   [31:0] inp1_buf_0_1_5_fu_3383_p3;
wire   [31:0] inp1_buf_15_1_43_fu_3413_p3;
wire   [31:0] inp1_buf_0_0_5_fu_3391_p3;
wire   [31:0] inp1_buf_15_1_44_fu_3421_p3;
wire   [31:0] inp1_buf_load_17_phi_fu_3445_p3;
wire   [0:0] tmp_5_1_fu_3461_p2;
wire   [31:0] inp1_buf_15_1_45_fu_3482_p3;
wire   [31:0] inp1_buf_15_1_46_fu_3489_p3;
wire   [0:0] tmp_6_fu_3453_p3;
wire   [31:0] inp1_buf_1_1_5_fu_3466_p3;
wire   [31:0] inp1_buf_15_1_47_fu_3496_p3;
wire   [31:0] inp1_buf_1_0_5_fu_3474_p3;
wire   [31:0] inp1_buf_15_1_48_fu_3504_p3;
wire   [31:0] inp1_buf_load_2_phi_fu_3528_p3;
wire   [0:0] tmp_5_2_fu_3544_p2;
wire   [31:0] inp1_buf_15_1_49_fu_3565_p3;
wire   [31:0] inp1_buf_15_1_50_fu_3572_p3;
wire   [0:0] tmp_8_fu_3536_p3;
wire   [31:0] inp1_buf_2_1_5_fu_3549_p3;
wire   [31:0] inp1_buf_15_1_51_fu_3579_p3;
wire   [31:0] inp1_buf_2_0_5_fu_3557_p3;
wire   [31:0] inp1_buf_15_1_52_fu_3587_p3;
wire   [31:0] inp1_buf_load_3_phi_fu_3611_p3;
wire   [0:0] tmp_5_3_fu_3627_p2;
wire   [31:0] inp1_buf_15_1_53_fu_3648_p3;
wire   [31:0] inp1_buf_15_1_54_fu_3655_p3;
wire   [0:0] tmp_10_fu_3619_p3;
wire   [31:0] inp1_buf_3_1_5_fu_3632_p3;
wire   [31:0] inp1_buf_15_1_55_fu_3662_p3;
wire   [31:0] inp1_buf_3_0_5_fu_3640_p3;
wire   [31:0] inp1_buf_15_1_56_fu_3670_p3;
wire   [31:0] inp1_buf_load_4_phi_fu_3694_p3;
wire   [0:0] tmp_5_4_fu_3710_p2;
wire   [31:0] inp1_buf_15_1_57_fu_3731_p3;
wire   [31:0] inp1_buf_15_1_58_fu_3738_p3;
wire   [0:0] tmp_11_fu_3702_p3;
wire   [31:0] inp1_buf_4_1_5_fu_3715_p3;
wire   [31:0] inp1_buf_15_1_59_fu_3745_p3;
wire   [31:0] inp1_buf_4_0_5_fu_3723_p3;
wire   [31:0] inp1_buf_15_1_60_fu_3753_p3;
wire   [31:0] inp1_buf_load_5_phi_fu_3777_p3;
wire   [0:0] tmp_5_5_fu_3793_p2;
wire   [31:0] inp1_buf_15_1_61_fu_3814_p3;
wire   [31:0] inp1_buf_15_1_62_fu_3821_p3;
wire   [0:0] tmp_12_fu_3785_p3;
wire   [31:0] inp1_buf_5_1_5_fu_3798_p3;
wire   [31:0] inp1_buf_15_1_63_fu_3828_p3;
wire   [31:0] inp1_buf_5_0_5_fu_3806_p3;
wire   [31:0] inp1_buf_15_1_64_fu_3836_p3;
wire   [31:0] inp1_buf_load_6_phi_fu_3860_p3;
wire   [0:0] tmp_5_6_fu_3876_p2;
wire   [31:0] inp1_buf_15_1_65_fu_3897_p3;
wire   [31:0] inp1_buf_15_1_66_fu_3904_p3;
wire   [0:0] tmp_13_fu_3868_p3;
wire   [31:0] inp1_buf_6_1_5_fu_3881_p3;
wire   [31:0] inp1_buf_15_1_67_fu_3911_p3;
wire   [31:0] inp1_buf_6_0_5_fu_3889_p3;
wire   [31:0] inp1_buf_15_1_68_fu_3919_p3;
wire   [31:0] inp1_buf_load_7_phi_fu_3943_p3;
wire   [0:0] tmp_5_7_fu_3959_p2;
wire   [31:0] inp1_buf_15_1_69_fu_3980_p3;
wire   [31:0] inp1_buf_15_1_70_fu_3987_p3;
wire   [0:0] tmp_14_fu_3951_p3;
wire   [31:0] inp1_buf_7_1_5_fu_3964_p3;
wire   [31:0] inp1_buf_15_1_71_fu_3994_p3;
wire   [31:0] inp1_buf_7_0_5_fu_3972_p3;
wire   [31:0] inp1_buf_15_1_72_fu_4002_p3;
wire   [31:0] inp1_buf_load_8_phi_fu_4026_p3;
wire   [0:0] tmp_5_8_fu_4042_p2;
wire   [31:0] inp1_buf_15_1_73_fu_4063_p3;
wire   [31:0] inp1_buf_15_1_74_fu_4070_p3;
wire   [0:0] tmp_15_fu_4034_p3;
wire   [31:0] inp1_buf_8_1_5_fu_4047_p3;
wire   [31:0] inp1_buf_15_1_75_fu_4077_p3;
wire   [31:0] inp1_buf_8_0_5_fu_4055_p3;
wire   [31:0] inp1_buf_15_1_76_fu_4085_p3;
wire   [31:0] inp1_buf_load_9_phi_fu_4109_p3;
wire   [0:0] tmp_5_9_fu_4125_p2;
wire   [31:0] inp1_buf_15_1_77_fu_4146_p3;
wire   [31:0] inp1_buf_15_1_78_fu_4153_p3;
wire   [0:0] tmp_16_fu_4117_p3;
wire   [31:0] inp1_buf_9_1_5_fu_4130_p3;
wire   [31:0] inp1_buf_15_1_79_fu_4160_p3;
wire   [31:0] inp1_buf_9_0_5_fu_4138_p3;
wire   [31:0] inp1_buf_15_1_80_fu_4168_p3;
wire   [31:0] inp1_buf_load_10_phi_fu_4192_p3;
wire   [0:0] tmp_5_s_fu_4208_p2;
wire   [31:0] inp1_buf_15_1_81_fu_4229_p3;
wire   [31:0] inp1_buf_15_1_82_fu_4236_p3;
wire   [0:0] tmp_17_fu_4200_p3;
wire   [31:0] inp1_buf_10_1_5_fu_4213_p3;
wire   [31:0] inp1_buf_15_1_83_fu_4243_p3;
wire   [31:0] inp1_buf_10_0_5_fu_4221_p3;
wire   [31:0] inp1_buf_15_1_84_fu_4251_p3;
wire   [31:0] inp1_buf_load_11_phi_fu_4275_p3;
wire   [0:0] tmp_5_10_fu_4291_p2;
wire   [31:0] inp1_buf_15_1_85_fu_4312_p3;
wire   [31:0] inp1_buf_15_1_86_fu_4319_p3;
wire   [0:0] tmp_18_fu_4283_p3;
wire   [31:0] inp1_buf_11_1_5_fu_4296_p3;
wire   [31:0] inp1_buf_15_1_87_fu_4326_p3;
wire   [31:0] inp1_buf_11_0_5_fu_4304_p3;
wire   [31:0] inp1_buf_15_1_88_fu_4334_p3;
wire   [31:0] inp1_buf_load_12_phi_fu_4358_p3;
wire   [0:0] tmp_5_11_fu_4374_p2;
wire   [31:0] inp1_buf_15_1_89_fu_4395_p3;
wire   [31:0] inp1_buf_15_1_90_fu_4402_p3;
wire   [0:0] tmp_19_fu_4366_p3;
wire   [31:0] inp1_buf_12_1_5_fu_4379_p3;
wire   [31:0] inp1_buf_15_1_91_fu_4409_p3;
wire   [31:0] inp1_buf_12_0_5_fu_4387_p3;
wire   [31:0] inp1_buf_15_1_92_fu_4417_p3;
wire   [31:0] inp1_buf_load_13_phi_fu_4441_p3;
wire   [0:0] tmp_5_12_fu_4457_p2;
wire   [31:0] inp1_buf_15_1_93_fu_4478_p3;
wire   [31:0] inp1_buf_15_1_94_fu_4485_p3;
wire   [0:0] tmp_20_fu_4449_p3;
wire   [31:0] inp1_buf_13_1_5_fu_4462_p3;
wire   [31:0] inp1_buf_15_1_95_fu_4492_p3;
wire   [31:0] inp1_buf_13_0_5_fu_4470_p3;
wire   [31:0] inp1_buf_15_1_96_fu_4500_p3;
wire   [31:0] inp1_buf_load_14_phi_fu_4524_p3;
wire   [0:0] tmp_5_13_fu_4540_p2;
wire   [31:0] inp1_buf_15_1_97_fu_4561_p3;
wire   [31:0] inp1_buf_15_1_98_fu_4568_p3;
wire   [0:0] tmp_21_fu_4532_p3;
wire   [31:0] inp1_buf_14_1_5_fu_4545_p3;
wire   [31:0] inp1_buf_15_1_99_fu_4575_p3;
wire   [31:0] inp1_buf_14_0_5_fu_4553_p3;
wire   [31:0] inp1_buf_15_1_100_fu_4583_p3;
wire   [31:0] inp1_buf_load_15_phi_fu_4607_p3;
wire   [0:0] tmp_5_14_fu_4623_p2;
wire   [31:0] inp1_buf_15_1_7_fu_4644_p3;
wire   [31:0] inp1_buf_15_1_101_fu_4651_p3;
wire   [0:0] tmp_22_fu_4615_p3;
wire   [31:0] inp1_buf_15_1_5_fu_4628_p3;
wire   [31:0] inp1_buf_15_1_6_fu_4658_p3;
wire   [31:0] inp1_buf_15_0_5_fu_4636_p3;
wire   [31:0] inp1_buf_15_1_102_fu_4666_p3;
wire   [3:0] tmp_23_fu_4708_p1;
wire   [0:0] tmp_24_fu_4712_p3;
wire   [4:0] tmp_7_fu_4720_p3;
wire   [5:0] tmp_3_fu_4732_p33;
reg   [17:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_2386;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_reg_ioackin_BUS_DST_ARREADY = 1'b0;
#0 ap_reg_ioackin_BUS_DST_AWREADY = 1'b0;
#0 ap_reg_ioackin_BUS_DST_WREADY = 1'b0;
end

BoundIDctMatrix_BUS_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_CTRL_DATA_WIDTH ))
BoundIDctMatrix_BUS_CTRL_s_axi_U(
    .AWVALID(s_axi_BUS_CTRL_AWVALID),
    .AWREADY(s_axi_BUS_CTRL_AWREADY),
    .AWADDR(s_axi_BUS_CTRL_AWADDR),
    .WVALID(s_axi_BUS_CTRL_WVALID),
    .WREADY(s_axi_BUS_CTRL_WREADY),
    .WDATA(s_axi_BUS_CTRL_WDATA),
    .WSTRB(s_axi_BUS_CTRL_WSTRB),
    .ARVALID(s_axi_BUS_CTRL_ARVALID),
    .ARREADY(s_axi_BUS_CTRL_ARREADY),
    .ARADDR(s_axi_BUS_CTRL_ARADDR),
    .RVALID(s_axi_BUS_CTRL_RVALID),
    .RREADY(s_axi_BUS_CTRL_RREADY),
    .RDATA(s_axi_BUS_CTRL_RDATA),
    .RRESP(s_axi_BUS_CTRL_RRESP),
    .BVALID(s_axi_BUS_CTRL_BVALID),
    .BREADY(s_axi_BUS_CTRL_BREADY),
    .BRESP(s_axi_BUS_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .matrix(matrix)
);

BoundIDctMatrix_BUS_SRC_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_SRC_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_SRC_DATA_WIDTH ))
BoundIDctMatrix_BUS_SRC_s_axi_U(
    .AWVALID(s_axi_BUS_SRC_AWVALID),
    .AWREADY(s_axi_BUS_SRC_AWREADY),
    .AWADDR(s_axi_BUS_SRC_AWADDR),
    .WVALID(s_axi_BUS_SRC_WVALID),
    .WREADY(s_axi_BUS_SRC_WREADY),
    .WDATA(s_axi_BUS_SRC_WDATA),
    .WSTRB(s_axi_BUS_SRC_WSTRB),
    .ARVALID(s_axi_BUS_SRC_ARVALID),
    .ARREADY(s_axi_BUS_SRC_ARREADY),
    .ARADDR(s_axi_BUS_SRC_ARADDR),
    .RVALID(s_axi_BUS_SRC_RVALID),
    .RREADY(s_axi_BUS_SRC_RREADY),
    .RDATA(s_axi_BUS_SRC_RDATA),
    .RRESP(s_axi_BUS_SRC_RRESP),
    .BVALID(s_axi_BUS_SRC_BVALID),
    .BREADY(s_axi_BUS_SRC_BREADY),
    .BRESP(s_axi_BUS_SRC_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .Bound(Bound)
);

BoundIDctMatrix_BUS_DST_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BUS_DST_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BUS_DST_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BUS_DST_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BUS_DST_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BUS_DST_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BUS_DST_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BUS_DST_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BUS_DST_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_BUS_DST_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BUS_DST_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BUS_DST_CACHE_VALUE ))
BoundIDctMatrix_BUS_DST_m_axi_U(
    .AWVALID(m_axi_BUS_DST_AWVALID),
    .AWREADY(m_axi_BUS_DST_AWREADY),
    .AWADDR(m_axi_BUS_DST_AWADDR),
    .AWID(m_axi_BUS_DST_AWID),
    .AWLEN(m_axi_BUS_DST_AWLEN),
    .AWSIZE(m_axi_BUS_DST_AWSIZE),
    .AWBURST(m_axi_BUS_DST_AWBURST),
    .AWLOCK(m_axi_BUS_DST_AWLOCK),
    .AWCACHE(m_axi_BUS_DST_AWCACHE),
    .AWPROT(m_axi_BUS_DST_AWPROT),
    .AWQOS(m_axi_BUS_DST_AWQOS),
    .AWREGION(m_axi_BUS_DST_AWREGION),
    .AWUSER(m_axi_BUS_DST_AWUSER),
    .WVALID(m_axi_BUS_DST_WVALID),
    .WREADY(m_axi_BUS_DST_WREADY),
    .WDATA(m_axi_BUS_DST_WDATA),
    .WSTRB(m_axi_BUS_DST_WSTRB),
    .WLAST(m_axi_BUS_DST_WLAST),
    .WID(m_axi_BUS_DST_WID),
    .WUSER(m_axi_BUS_DST_WUSER),
    .ARVALID(m_axi_BUS_DST_ARVALID),
    .ARREADY(m_axi_BUS_DST_ARREADY),
    .ARADDR(m_axi_BUS_DST_ARADDR),
    .ARID(m_axi_BUS_DST_ARID),
    .ARLEN(m_axi_BUS_DST_ARLEN),
    .ARSIZE(m_axi_BUS_DST_ARSIZE),
    .ARBURST(m_axi_BUS_DST_ARBURST),
    .ARLOCK(m_axi_BUS_DST_ARLOCK),
    .ARCACHE(m_axi_BUS_DST_ARCACHE),
    .ARPROT(m_axi_BUS_DST_ARPROT),
    .ARQOS(m_axi_BUS_DST_ARQOS),
    .ARREGION(m_axi_BUS_DST_ARREGION),
    .ARUSER(m_axi_BUS_DST_ARUSER),
    .RVALID(m_axi_BUS_DST_RVALID),
    .RREADY(m_axi_BUS_DST_RREADY),
    .RDATA(m_axi_BUS_DST_RDATA),
    .RLAST(m_axi_BUS_DST_RLAST),
    .RID(m_axi_BUS_DST_RID),
    .RUSER(m_axi_BUS_DST_RUSER),
    .RRESP(m_axi_BUS_DST_RRESP),
    .BVALID(m_axi_BUS_DST_BVALID),
    .BREADY(m_axi_BUS_DST_BREADY),
    .BRESP(m_axi_BUS_DST_BRESP),
    .BID(m_axi_BUS_DST_BID),
    .BUSER(m_axi_BUS_DST_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(BUS_DST_ARVALID),
    .I_ARREADY(BUS_DST_ARREADY),
    .I_ARADDR(BUS_DST_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd64),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(BUS_DST_RVALID),
    .I_RREADY(BUS_DST_RREADY),
    .I_RDATA(BUS_DST_RDATA),
    .I_RID(BUS_DST_RID),
    .I_RUSER(BUS_DST_RUSER),
    .I_RRESP(BUS_DST_RRESP),
    .I_RLAST(BUS_DST_RLAST),
    .I_AWVALID(BUS_DST_AWVALID),
    .I_AWREADY(BUS_DST_AWREADY),
    .I_AWADDR(BUS_DST_addr_reg_4859),
    .I_AWID(1'd0),
    .I_AWLEN(32'd64),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(BUS_DST_WVALID),
    .I_WREADY(BUS_DST_WREADY),
    .I_WDATA(tmp_3_reg_5138),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(BUS_DST_BVALID),
    .I_BREADY(BUS_DST_BREADY),
    .I_BRESP(BUS_DST_BRESP),
    .I_BID(BUS_DST_BID),
    .I_BUSER(BUS_DST_BUSER)
);

BoundIDctMatrix_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
BoundIDctMatrix_mbkb_U1(
    .din0(inp1_buf_0_0_3_reg_3034),
    .din1(inp1_buf_0_1_3_reg_3022),
    .din2(inp1_buf_1_0_3_reg_3010),
    .din3(inp1_buf_1_1_3_reg_2998),
    .din4(inp1_buf_2_0_3_reg_2986),
    .din5(inp1_buf_2_1_3_reg_2974),
    .din6(inp1_buf_3_0_3_reg_2962),
    .din7(inp1_buf_3_1_3_reg_2950),
    .din8(inp1_buf_4_0_3_reg_2938),
    .din9(inp1_buf_4_1_3_reg_2926),
    .din10(inp1_buf_5_0_3_reg_2914),
    .din11(inp1_buf_5_1_3_reg_2902),
    .din12(inp1_buf_6_0_3_reg_2890),
    .din13(inp1_buf_6_1_3_reg_2878),
    .din14(inp1_buf_7_0_3_reg_2866),
    .din15(inp1_buf_7_1_3_reg_2854),
    .din16(inp1_buf_8_0_3_reg_2842),
    .din17(inp1_buf_8_1_3_reg_2830),
    .din18(inp1_buf_9_0_3_reg_2818),
    .din19(inp1_buf_9_1_3_reg_2806),
    .din20(inp1_buf_10_0_3_reg_2794),
    .din21(inp1_buf_10_1_3_reg_2782),
    .din22(inp1_buf_11_0_3_reg_2770),
    .din23(inp1_buf_11_1_3_reg_2758),
    .din24(inp1_buf_12_0_3_reg_2746),
    .din25(inp1_buf_12_1_3_reg_2734),
    .din26(inp1_buf_13_0_3_reg_2722),
    .din27(inp1_buf_13_1_3_reg_2710),
    .din28(inp1_buf_14_0_3_reg_2698),
    .din29(inp1_buf_14_1_3_reg_2686),
    .din30(inp1_buf_15_0_3_reg_2674),
    .din31(inp1_buf_15_1_3_reg_2662),
    .din32(tmp_3_fu_4732_p33),
    .dout(tmp_3_fu_4732_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_3100_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state15) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((exitcond_fu_3348_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state15))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state15);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((exitcond_fu_3348_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((ap_sig_ioackin_BUS_DST_ARREADY == 1'b1)) begin
                ap_reg_ioackin_BUS_DST_ARREADY <= 1'b0;
            end else if ((1'b1 == BUS_DST_ARREADY)) begin
                ap_reg_ioackin_BUS_DST_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            if ((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1)) begin
                ap_reg_ioackin_BUS_DST_AWREADY <= 1'b0;
            end else if ((1'b1 == BUS_DST_AWREADY)) begin
                ap_reg_ioackin_BUS_DST_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_WREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_2386)) begin
            if ((1'b0 == ap_block_pp1_stage0_11001)) begin
                ap_reg_ioackin_BUS_DST_WREADY <= 1'b0;
            end else if (((1'b1 == BUS_DST_WREADY) & (1'b0 == ap_block_pp1_stage0_01001))) begin
                ap_reg_ioackin_BUS_DST_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i_reg_560 <= i_1_reg_4870;
    end else if (((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_reg_560 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_3348_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        indvar6_reg_3057 <= 6'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond8_fu_4696_p2 == 1'd0))) begin
        indvar6_reg_3057 <= indvar_next7_fu_4702_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_fu_3100_p2 == 1'd0))) begin
        indvar_reg_571 <= indvar_next_fu_3106_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        indvar_reg_571 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_0_0_1_reg_923 <= ap_phi_mux_inp1_buf_0_0_s_phi_fu_2612_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_0_0_1_reg_923 <= inp1_buf_0_0_reg_548;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_0_0_3_reg_3034 <= inp1_buf_0_0_1_reg_923;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_0_0_3_reg_3034 <= inp1_buf_0_0_4_fu_3437_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_0_1_1_reg_912 <= ap_phi_mux_inp1_buf_0_1_2_phi_fu_2558_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_0_1_1_reg_912 <= inp1_buf_0_1_reg_536;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_0_1_3_reg_3022 <= inp1_buf_0_1_1_reg_912;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_0_1_3_reg_3022 <= inp1_buf_0_1_4_fu_3429_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_10_0_1_reg_703 <= ap_phi_mux_inp1_buf_10_0_2_phi_fu_1532_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_10_0_1_reg_703 <= inp1_buf_10_0_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_10_0_3_reg_2794 <= inp1_buf_10_0_1_reg_703;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_10_0_3_reg_2794 <= inp1_buf_10_0_4_fu_4267_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_10_1_1_reg_692 <= ap_phi_mux_inp1_buf_10_1_2_phi_fu_1478_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_10_1_1_reg_692 <= inp1_buf_10_1_reg_296;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_10_1_3_reg_2782 <= inp1_buf_10_1_1_reg_692;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_10_1_3_reg_2782 <= inp1_buf_10_1_4_fu_4259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_11_0_1_reg_681 <= ap_phi_mux_inp1_buf_11_0_2_phi_fu_1424_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_11_0_1_reg_681 <= inp1_buf_11_0_reg_284;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_11_0_3_reg_2770 <= inp1_buf_11_0_1_reg_681;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_11_0_3_reg_2770 <= inp1_buf_11_0_4_fu_4350_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_11_1_1_reg_670 <= ap_phi_mux_inp1_buf_11_1_2_phi_fu_1370_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_11_1_1_reg_670 <= inp1_buf_11_1_reg_272;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_11_1_3_reg_2758 <= inp1_buf_11_1_1_reg_670;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_11_1_3_reg_2758 <= inp1_buf_11_1_4_fu_4342_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_12_0_1_reg_659 <= ap_phi_mux_inp1_buf_12_0_2_phi_fu_1316_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_12_0_1_reg_659 <= inp1_buf_12_0_reg_260;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_12_0_3_reg_2746 <= inp1_buf_12_0_1_reg_659;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_12_0_3_reg_2746 <= inp1_buf_12_0_4_fu_4433_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_12_1_1_reg_648 <= ap_phi_mux_inp1_buf_12_1_2_phi_fu_1262_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_12_1_1_reg_648 <= inp1_buf_12_1_reg_248;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_12_1_3_reg_2734 <= inp1_buf_12_1_1_reg_648;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_12_1_3_reg_2734 <= inp1_buf_12_1_4_fu_4425_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_13_0_1_reg_637 <= ap_phi_mux_inp1_buf_13_0_2_phi_fu_1208_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_13_0_1_reg_637 <= inp1_buf_13_0_reg_236;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_13_0_3_reg_2722 <= inp1_buf_13_0_1_reg_637;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_13_0_3_reg_2722 <= inp1_buf_13_0_4_fu_4516_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_13_1_1_reg_626 <= ap_phi_mux_inp1_buf_13_1_2_phi_fu_1154_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_13_1_1_reg_626 <= inp1_buf_13_1_reg_224;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_13_1_3_reg_2710 <= inp1_buf_13_1_1_reg_626;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_13_1_3_reg_2710 <= inp1_buf_13_1_4_fu_4508_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_14_0_1_reg_615 <= ap_phi_mux_inp1_buf_14_0_2_phi_fu_1100_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_14_0_1_reg_615 <= inp1_buf_14_0_reg_212;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_14_0_3_reg_2698 <= inp1_buf_14_0_1_reg_615;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_14_0_3_reg_2698 <= inp1_buf_14_0_4_fu_4599_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_14_1_1_reg_604 <= ap_phi_mux_inp1_buf_14_1_2_phi_fu_1046_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_14_1_1_reg_604 <= inp1_buf_14_1_reg_200;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_14_1_3_reg_2686 <= inp1_buf_14_1_1_reg_604;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_14_1_3_reg_2686 <= inp1_buf_14_1_4_fu_4591_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_15_0_1_reg_593 <= ap_phi_mux_inp1_buf_15_0_2_phi_fu_992_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_15_0_1_reg_593 <= inp1_buf_15_0_reg_188;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_15_0_3_reg_2674 <= inp1_buf_15_0_1_reg_593;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_15_0_3_reg_2674 <= inp1_buf_15_0_4_fu_4682_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_15_1_1_reg_582 <= ap_phi_mux_inp1_buf_15_1_2_phi_fu_938_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_15_1_1_reg_582 <= inp1_buf_15_1_reg_176;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_15_1_3_reg_2662 <= inp1_buf_15_1_1_reg_582;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_15_1_3_reg_2662 <= inp1_buf_15_1_4_fu_4674_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_1_0_1_reg_901 <= ap_phi_mux_inp1_buf_1_0_2_phi_fu_2504_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_1_0_1_reg_901 <= inp1_buf_1_0_reg_524;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_1_0_3_reg_3010 <= inp1_buf_1_0_1_reg_901;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_1_0_3_reg_3010 <= inp1_buf_1_0_4_fu_3520_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_1_1_1_reg_890 <= ap_phi_mux_inp1_buf_1_1_2_phi_fu_2450_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_1_1_1_reg_890 <= inp1_buf_1_1_reg_512;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_1_1_3_reg_2998 <= inp1_buf_1_1_1_reg_890;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_1_1_3_reg_2998 <= inp1_buf_1_1_4_fu_3512_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_2_0_1_reg_879 <= ap_phi_mux_inp1_buf_2_0_2_phi_fu_2396_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_2_0_1_reg_879 <= inp1_buf_2_0_reg_500;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_2_0_3_reg_2986 <= inp1_buf_2_0_1_reg_879;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_2_0_3_reg_2986 <= inp1_buf_2_0_4_fu_3603_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_2_1_1_reg_868 <= ap_phi_mux_inp1_buf_2_1_2_phi_fu_2342_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_2_1_1_reg_868 <= inp1_buf_2_1_reg_488;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_2_1_3_reg_2974 <= inp1_buf_2_1_1_reg_868;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_2_1_3_reg_2974 <= inp1_buf_2_1_4_fu_3595_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_3_0_1_reg_857 <= ap_phi_mux_inp1_buf_3_0_2_phi_fu_2288_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_3_0_1_reg_857 <= inp1_buf_3_0_reg_476;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_3_0_3_reg_2962 <= inp1_buf_3_0_1_reg_857;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_3_0_3_reg_2962 <= inp1_buf_3_0_4_fu_3686_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_3_1_1_reg_846 <= ap_phi_mux_inp1_buf_3_1_2_phi_fu_2234_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_3_1_1_reg_846 <= inp1_buf_3_1_reg_464;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_3_1_3_reg_2950 <= inp1_buf_3_1_1_reg_846;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_3_1_3_reg_2950 <= inp1_buf_3_1_4_fu_3678_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_4_0_1_reg_835 <= ap_phi_mux_inp1_buf_4_0_2_phi_fu_2180_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_4_0_1_reg_835 <= inp1_buf_4_0_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_4_0_3_reg_2938 <= inp1_buf_4_0_1_reg_835;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_4_0_3_reg_2938 <= inp1_buf_4_0_4_fu_3769_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_4_1_1_reg_824 <= ap_phi_mux_inp1_buf_4_1_2_phi_fu_2126_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_4_1_1_reg_824 <= inp1_buf_4_1_reg_440;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_4_1_3_reg_2926 <= inp1_buf_4_1_1_reg_824;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_4_1_3_reg_2926 <= inp1_buf_4_1_4_fu_3761_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_5_0_1_reg_813 <= ap_phi_mux_inp1_buf_5_0_2_phi_fu_2072_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_5_0_1_reg_813 <= inp1_buf_5_0_reg_428;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_5_0_3_reg_2914 <= inp1_buf_5_0_1_reg_813;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_5_0_3_reg_2914 <= inp1_buf_5_0_4_fu_3852_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_5_1_1_reg_802 <= ap_phi_mux_inp1_buf_5_1_2_phi_fu_2018_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_5_1_1_reg_802 <= inp1_buf_5_1_reg_416;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_5_1_3_reg_2902 <= inp1_buf_5_1_1_reg_802;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_5_1_3_reg_2902 <= inp1_buf_5_1_4_fu_3844_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_6_0_1_reg_791 <= ap_phi_mux_inp1_buf_6_0_2_phi_fu_1964_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_6_0_1_reg_791 <= inp1_buf_6_0_reg_404;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_6_0_3_reg_2890 <= inp1_buf_6_0_1_reg_791;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_6_0_3_reg_2890 <= inp1_buf_6_0_4_fu_3935_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_6_1_1_reg_780 <= ap_phi_mux_inp1_buf_6_1_2_phi_fu_1910_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_6_1_1_reg_780 <= inp1_buf_6_1_reg_392;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_6_1_3_reg_2878 <= inp1_buf_6_1_1_reg_780;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_6_1_3_reg_2878 <= inp1_buf_6_1_4_fu_3927_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_7_0_1_reg_769 <= ap_phi_mux_inp1_buf_7_0_2_phi_fu_1856_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_7_0_1_reg_769 <= inp1_buf_7_0_reg_380;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_7_0_3_reg_2866 <= inp1_buf_7_0_1_reg_769;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_7_0_3_reg_2866 <= inp1_buf_7_0_4_fu_4018_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_7_1_1_reg_758 <= ap_phi_mux_inp1_buf_7_1_2_phi_fu_1802_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_7_1_1_reg_758 <= inp1_buf_7_1_reg_368;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_7_1_3_reg_2854 <= inp1_buf_7_1_1_reg_758;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_7_1_3_reg_2854 <= inp1_buf_7_1_4_fu_4010_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_8_0_1_reg_747 <= ap_phi_mux_inp1_buf_8_0_2_phi_fu_1748_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_8_0_1_reg_747 <= inp1_buf_8_0_reg_356;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_8_0_3_reg_2842 <= inp1_buf_8_0_1_reg_747;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_8_0_3_reg_2842 <= inp1_buf_8_0_4_fu_4101_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_8_1_1_reg_736 <= ap_phi_mux_inp1_buf_8_1_2_phi_fu_1694_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_8_1_1_reg_736 <= inp1_buf_8_1_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_8_1_3_reg_2830 <= inp1_buf_8_1_1_reg_736;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_8_1_3_reg_2830 <= inp1_buf_8_1_4_fu_4093_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_9_0_1_reg_725 <= ap_phi_mux_inp1_buf_9_0_2_phi_fu_1640_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_9_0_1_reg_725 <= inp1_buf_9_0_reg_332;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_9_0_3_reg_2818 <= inp1_buf_9_0_1_reg_725;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_9_0_3_reg_2818 <= inp1_buf_9_0_4_fu_4184_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_9_1_1_reg_714 <= ap_phi_mux_inp1_buf_9_1_2_phi_fu_1586_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
        inp1_buf_9_1_1_reg_714 <= inp1_buf_9_1_reg_320;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_9_1_3_reg_2806 <= inp1_buf_9_1_1_reg_714;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        inp1_buf_9_1_3_reg_2806 <= inp1_buf_9_1_4_fu_4176_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        k_reg_3046 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3348_p2 == 1'd0))) begin
        k_reg_3046 <= k_1_s_fu_4690_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_BUS_DST_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        BUS_DST_addr_reg_4859[29 : 0] <= tmp_fu_3078_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        Bound_read_reg_4802 <= Bound;
        matrix1_reg_4854 <= {{matrix[31:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_exitcond2_reg_4875 <= exitcond2_reg_4875;
        ap_reg_pp0_iter1_tmp_1_reg_4884 <= tmp_1_reg_4884;
        ap_reg_pp0_iter1_tmp_2_reg_4888 <= tmp_2_reg_4888;
        exitcond2_reg_4875 <= exitcond2_fu_3100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond8_reg_5129 <= exitcond8_fu_4696_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_1_reg_4870 <= i_1_fu_3094_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp1_buf_0_0_reg_548 <= inp1_buf_0_0_3_reg_3034;
        inp1_buf_0_1_reg_536 <= inp1_buf_0_1_3_reg_3022;
        inp1_buf_10_0_reg_308 <= inp1_buf_10_0_3_reg_2794;
        inp1_buf_10_1_reg_296 <= inp1_buf_10_1_3_reg_2782;
        inp1_buf_11_0_reg_284 <= inp1_buf_11_0_3_reg_2770;
        inp1_buf_11_1_reg_272 <= inp1_buf_11_1_3_reg_2758;
        inp1_buf_12_0_reg_260 <= inp1_buf_12_0_3_reg_2746;
        inp1_buf_12_1_reg_248 <= inp1_buf_12_1_3_reg_2734;
        inp1_buf_13_0_reg_236 <= inp1_buf_13_0_3_reg_2722;
        inp1_buf_13_1_reg_224 <= inp1_buf_13_1_3_reg_2710;
        inp1_buf_14_0_reg_212 <= inp1_buf_14_0_3_reg_2698;
        inp1_buf_14_1_reg_200 <= inp1_buf_14_1_3_reg_2686;
        inp1_buf_15_0_reg_188 <= inp1_buf_15_0_3_reg_2674;
        inp1_buf_15_1_reg_176 <= inp1_buf_15_1_3_reg_2662;
        inp1_buf_1_0_reg_524 <= inp1_buf_1_0_3_reg_3010;
        inp1_buf_1_1_reg_512 <= inp1_buf_1_1_3_reg_2998;
        inp1_buf_2_0_reg_500 <= inp1_buf_2_0_3_reg_2986;
        inp1_buf_2_1_reg_488 <= inp1_buf_2_1_3_reg_2974;
        inp1_buf_3_0_reg_476 <= inp1_buf_3_0_3_reg_2962;
        inp1_buf_3_1_reg_464 <= inp1_buf_3_1_3_reg_2950;
        inp1_buf_4_0_reg_452 <= inp1_buf_4_0_3_reg_2938;
        inp1_buf_4_1_reg_440 <= inp1_buf_4_1_3_reg_2926;
        inp1_buf_5_0_reg_428 <= inp1_buf_5_0_3_reg_2914;
        inp1_buf_5_1_reg_416 <= inp1_buf_5_1_3_reg_2902;
        inp1_buf_6_0_reg_404 <= inp1_buf_6_0_3_reg_2890;
        inp1_buf_6_1_reg_392 <= inp1_buf_6_1_3_reg_2878;
        inp1_buf_7_0_reg_380 <= inp1_buf_7_0_3_reg_2866;
        inp1_buf_7_1_reg_368 <= inp1_buf_7_1_3_reg_2854;
        inp1_buf_8_0_reg_356 <= inp1_buf_8_0_3_reg_2842;
        inp1_buf_8_1_reg_344 <= inp1_buf_8_1_3_reg_2830;
        inp1_buf_9_0_reg_332 <= inp1_buf_9_0_3_reg_2818;
        inp1_buf_9_1_reg_320 <= inp1_buf_9_1_3_reg_2806;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_4875 == 1'd0))) begin
        inp1_buf_0_1_7_reg_4924 <= BUS_DST_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_fu_3100_p2 == 1'd0))) begin
        tmp_1_reg_4884 <= tmp_1_fu_3112_p1;
        tmp_2_reg_4888 <= indvar_reg_571[32'd4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond8_fu_4696_p2 == 1'd0))) begin
        tmp_3_reg_5138 <= tmp_3_fu_4732_p34;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        BUS_DST_ARVALID = 1'b1;
    end else begin
        BUS_DST_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state8))) begin
        BUS_DST_AWVALID = 1'b1;
    end else begin
        BUS_DST_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state21))) begin
        BUS_DST_BREADY = 1'b1;
    end else begin
        BUS_DST_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_4875 == 1'd0))) begin
        BUS_DST_RREADY = 1'b1;
    end else begin
        BUS_DST_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_WREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001) & (exitcond8_reg_5129 == 1'd0))) begin
        BUS_DST_WVALID = 1'b1;
    end else begin
        BUS_DST_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        BUS_DST_blk_n_AR = m_axi_BUS_DST_ARREADY;
    end else begin
        BUS_DST_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        BUS_DST_blk_n_AW = m_axi_BUS_DST_AWREADY;
    end else begin
        BUS_DST_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        BUS_DST_blk_n_B = m_axi_BUS_DST_BVALID;
    end else begin
        BUS_DST_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        BUS_DST_blk_n_R = m_axi_BUS_DST_RVALID;
    end else begin
        BUS_DST_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (exitcond8_reg_5129 == 1'd0))) begin
        BUS_DST_blk_n_W = m_axi_BUS_DST_WREADY;
    end else begin
        BUS_DST_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond8_fu_4696_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_0_0_s_phi_fu_2612_p32 = inp1_buf_15_1_12_fu_3327_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_0_0_s_phi_fu_2612_p32 = inp1_buf_0_0_1_reg_923;
    end else begin
        ap_phi_mux_inp1_buf_0_0_s_phi_fu_2612_p32 = ap_phi_reg_pp0_iter2_inp1_buf_0_0_s_reg_2608;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_0_1_2_phi_fu_2558_p32 = inp1_buf_15_1_11_fu_3320_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_0_1_2_phi_fu_2558_p32 = inp1_buf_0_1_1_reg_912;
    end else begin
        ap_phi_mux_inp1_buf_0_1_2_phi_fu_2558_p32 = ap_phi_reg_pp0_iter2_inp1_buf_0_1_2_reg_2554;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_10_0_2_phi_fu_1532_p32 = inp1_buf_15_1_32_fu_3187_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_10_0_2_phi_fu_1532_p32 = inp1_buf_10_0_1_reg_703;
    end else begin
        ap_phi_mux_inp1_buf_10_0_2_phi_fu_1532_p32 = ap_phi_reg_pp0_iter2_inp1_buf_10_0_2_reg_1528;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_10_1_2_phi_fu_1478_p32 = inp1_buf_15_1_31_fu_3180_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_10_1_2_phi_fu_1478_p32 = inp1_buf_10_1_1_reg_692;
    end else begin
        ap_phi_mux_inp1_buf_10_1_2_phi_fu_1478_p32 = ap_phi_reg_pp0_iter2_inp1_buf_10_1_2_reg_1474;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_11_0_2_phi_fu_1424_p32 = inp1_buf_15_1_34_fu_3173_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_11_0_2_phi_fu_1424_p32 = inp1_buf_11_0_1_reg_681;
    end else begin
        ap_phi_mux_inp1_buf_11_0_2_phi_fu_1424_p32 = ap_phi_reg_pp0_iter2_inp1_buf_11_0_2_reg_1420;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_11_1_2_phi_fu_1370_p32 = inp1_buf_15_1_33_fu_3166_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_11_1_2_phi_fu_1370_p32 = inp1_buf_11_1_1_reg_670;
    end else begin
        ap_phi_mux_inp1_buf_11_1_2_phi_fu_1370_p32 = ap_phi_reg_pp0_iter2_inp1_buf_11_1_2_reg_1366;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_12_0_2_phi_fu_1316_p32 = inp1_buf_15_1_36_fu_3159_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_12_0_2_phi_fu_1316_p32 = inp1_buf_12_0_1_reg_659;
    end else begin
        ap_phi_mux_inp1_buf_12_0_2_phi_fu_1316_p32 = ap_phi_reg_pp0_iter2_inp1_buf_12_0_2_reg_1312;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_12_1_2_phi_fu_1262_p32 = inp1_buf_15_1_35_fu_3152_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_12_1_2_phi_fu_1262_p32 = inp1_buf_12_1_1_reg_648;
    end else begin
        ap_phi_mux_inp1_buf_12_1_2_phi_fu_1262_p32 = ap_phi_reg_pp0_iter2_inp1_buf_12_1_2_reg_1258;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_13_0_2_phi_fu_1208_p32 = inp1_buf_15_1_38_fu_3145_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_13_0_2_phi_fu_1208_p32 = inp1_buf_13_0_1_reg_637;
    end else begin
        ap_phi_mux_inp1_buf_13_0_2_phi_fu_1208_p32 = ap_phi_reg_pp0_iter2_inp1_buf_13_0_2_reg_1204;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_13_1_2_phi_fu_1154_p32 = inp1_buf_15_1_37_fu_3138_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_13_1_2_phi_fu_1154_p32 = inp1_buf_13_1_1_reg_626;
    end else begin
        ap_phi_mux_inp1_buf_13_1_2_phi_fu_1154_p32 = ap_phi_reg_pp0_iter2_inp1_buf_13_1_2_reg_1150;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_14_0_2_phi_fu_1100_p32 = inp1_buf_15_1_40_fu_3131_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_14_0_2_phi_fu_1100_p32 = inp1_buf_14_0_1_reg_615;
    end else begin
        ap_phi_mux_inp1_buf_14_0_2_phi_fu_1100_p32 = ap_phi_reg_pp0_iter2_inp1_buf_14_0_2_reg_1096;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_14_1_2_phi_fu_1046_p32 = inp1_buf_15_1_39_fu_3124_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_14_1_2_phi_fu_1046_p32 = inp1_buf_14_1_1_reg_604;
    end else begin
        ap_phi_mux_inp1_buf_14_1_2_phi_fu_1046_p32 = ap_phi_reg_pp0_iter2_inp1_buf_14_1_2_reg_1042;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_15_0_2_phi_fu_992_p32 = inp1_buf_15_0_1_reg_593;
    end else if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_15_0_2_phi_fu_992_p32 = inp1_buf_15_1_10_fu_3341_p3;
    end else begin
        ap_phi_mux_inp1_buf_15_0_2_phi_fu_992_p32 = ap_phi_reg_pp0_iter2_inp1_buf_15_0_2_reg_988;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_15_1_2_phi_fu_938_p32 = inp1_buf_15_1_1_reg_582;
    end else if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_15_1_2_phi_fu_938_p32 = inp1_buf_15_1_8_fu_3334_p3;
    end else begin
        ap_phi_mux_inp1_buf_15_1_2_phi_fu_938_p32 = ap_phi_reg_pp0_iter2_inp1_buf_15_1_2_reg_934;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_1_0_2_phi_fu_2504_p32 = inp1_buf_15_1_14_fu_3313_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_1_0_2_phi_fu_2504_p32 = inp1_buf_1_0_1_reg_901;
    end else begin
        ap_phi_mux_inp1_buf_1_0_2_phi_fu_2504_p32 = ap_phi_reg_pp0_iter2_inp1_buf_1_0_2_reg_2500;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_1_1_2_phi_fu_2450_p32 = inp1_buf_15_1_13_fu_3306_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_1_1_2_phi_fu_2450_p32 = inp1_buf_1_1_1_reg_890;
    end else begin
        ap_phi_mux_inp1_buf_1_1_2_phi_fu_2450_p32 = ap_phi_reg_pp0_iter2_inp1_buf_1_1_2_reg_2446;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_2_0_2_phi_fu_2396_p32 = inp1_buf_15_1_16_fu_3299_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_2_0_2_phi_fu_2396_p32 = inp1_buf_2_0_1_reg_879;
    end else begin
        ap_phi_mux_inp1_buf_2_0_2_phi_fu_2396_p32 = ap_phi_reg_pp0_iter2_inp1_buf_2_0_2_reg_2392;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_2_1_2_phi_fu_2342_p32 = inp1_buf_15_1_15_fu_3292_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_2_1_2_phi_fu_2342_p32 = inp1_buf_2_1_1_reg_868;
    end else begin
        ap_phi_mux_inp1_buf_2_1_2_phi_fu_2342_p32 = ap_phi_reg_pp0_iter2_inp1_buf_2_1_2_reg_2338;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_3_0_2_phi_fu_2288_p32 = inp1_buf_15_1_18_fu_3285_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_3_0_2_phi_fu_2288_p32 = inp1_buf_3_0_1_reg_857;
    end else begin
        ap_phi_mux_inp1_buf_3_0_2_phi_fu_2288_p32 = ap_phi_reg_pp0_iter2_inp1_buf_3_0_2_reg_2284;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_3_1_2_phi_fu_2234_p32 = inp1_buf_15_1_17_fu_3278_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_3_1_2_phi_fu_2234_p32 = inp1_buf_3_1_1_reg_846;
    end else begin
        ap_phi_mux_inp1_buf_3_1_2_phi_fu_2234_p32 = ap_phi_reg_pp0_iter2_inp1_buf_3_1_2_reg_2230;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_4_0_2_phi_fu_2180_p32 = inp1_buf_15_1_20_fu_3271_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_4_0_2_phi_fu_2180_p32 = inp1_buf_4_0_1_reg_835;
    end else begin
        ap_phi_mux_inp1_buf_4_0_2_phi_fu_2180_p32 = ap_phi_reg_pp0_iter2_inp1_buf_4_0_2_reg_2176;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_4_1_2_phi_fu_2126_p32 = inp1_buf_15_1_19_fu_3264_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_4_1_2_phi_fu_2126_p32 = inp1_buf_4_1_1_reg_824;
    end else begin
        ap_phi_mux_inp1_buf_4_1_2_phi_fu_2126_p32 = ap_phi_reg_pp0_iter2_inp1_buf_4_1_2_reg_2122;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_5_0_2_phi_fu_2072_p32 = inp1_buf_15_1_22_fu_3257_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_5_0_2_phi_fu_2072_p32 = inp1_buf_5_0_1_reg_813;
    end else begin
        ap_phi_mux_inp1_buf_5_0_2_phi_fu_2072_p32 = ap_phi_reg_pp0_iter2_inp1_buf_5_0_2_reg_2068;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_5_1_2_phi_fu_2018_p32 = inp1_buf_15_1_21_fu_3250_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_5_1_2_phi_fu_2018_p32 = inp1_buf_5_1_1_reg_802;
    end else begin
        ap_phi_mux_inp1_buf_5_1_2_phi_fu_2018_p32 = ap_phi_reg_pp0_iter2_inp1_buf_5_1_2_reg_2014;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_6_0_2_phi_fu_1964_p32 = inp1_buf_15_1_24_fu_3243_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_6_0_2_phi_fu_1964_p32 = inp1_buf_6_0_1_reg_791;
    end else begin
        ap_phi_mux_inp1_buf_6_0_2_phi_fu_1964_p32 = ap_phi_reg_pp0_iter2_inp1_buf_6_0_2_reg_1960;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_6_1_2_phi_fu_1910_p32 = inp1_buf_15_1_23_fu_3236_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_6_1_2_phi_fu_1910_p32 = inp1_buf_6_1_1_reg_780;
    end else begin
        ap_phi_mux_inp1_buf_6_1_2_phi_fu_1910_p32 = ap_phi_reg_pp0_iter2_inp1_buf_6_1_2_reg_1906;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_7_0_2_phi_fu_1856_p32 = inp1_buf_15_1_26_fu_3229_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_7_0_2_phi_fu_1856_p32 = inp1_buf_7_0_1_reg_769;
    end else begin
        ap_phi_mux_inp1_buf_7_0_2_phi_fu_1856_p32 = ap_phi_reg_pp0_iter2_inp1_buf_7_0_2_reg_1852;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_7_1_2_phi_fu_1802_p32 = inp1_buf_15_1_25_fu_3222_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_7_1_2_phi_fu_1802_p32 = inp1_buf_7_1_1_reg_758;
    end else begin
        ap_phi_mux_inp1_buf_7_1_2_phi_fu_1802_p32 = ap_phi_reg_pp0_iter2_inp1_buf_7_1_2_reg_1798;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_8_0_2_phi_fu_1748_p32 = inp1_buf_15_1_28_fu_3215_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_8_0_2_phi_fu_1748_p32 = inp1_buf_8_0_1_reg_747;
    end else begin
        ap_phi_mux_inp1_buf_8_0_2_phi_fu_1748_p32 = ap_phi_reg_pp0_iter2_inp1_buf_8_0_2_reg_1744;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_8_1_2_phi_fu_1694_p32 = inp1_buf_15_1_27_fu_3208_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_8_1_2_phi_fu_1694_p32 = inp1_buf_8_1_1_reg_736;
    end else begin
        ap_phi_mux_inp1_buf_8_1_2_phi_fu_1694_p32 = ap_phi_reg_pp0_iter2_inp1_buf_8_1_2_reg_1690;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_9_0_2_phi_fu_1640_p32 = inp1_buf_15_1_30_fu_3201_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_9_0_2_phi_fu_1640_p32 = inp1_buf_9_0_1_reg_725;
    end else begin
        ap_phi_mux_inp1_buf_9_0_2_phi_fu_1640_p32 = ap_phi_reg_pp0_iter2_inp1_buf_9_0_2_reg_1636;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_9_1_2_phi_fu_1586_p32 = inp1_buf_15_1_29_fu_3194_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4884 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4875 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_9_1_2_phi_fu_1586_p32 = inp1_buf_9_1_1_reg_714;
    end else begin
        ap_phi_mux_inp1_buf_9_1_2_phi_fu_1586_p32 = ap_phi_reg_pp0_iter2_inp1_buf_9_1_2_reg_1582;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_ARREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_ARREADY = BUS_DST_ARREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_AWREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_AWREADY = BUS_DST_AWREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_WREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_WREADY = BUS_DST_WREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_WREADY = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((ap_sig_ioackin_BUS_DST_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3088_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((exitcond_fu_3348_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond8_fu_4696_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond8_fu_4696_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign BUS_DST_ARADDR = tmp_fu_3078_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b0 == BUS_DST_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond2_reg_4875 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == BUS_DST_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond2_reg_4875 == 1'd0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = ((1'b0 == BUS_DST_RVALID) & (exitcond2_reg_4875 == 1'd0));
end

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_io = ((ap_sig_ioackin_BUS_DST_WREADY == 1'b0) & (exitcond8_reg_5129 == 1'd0));
end

assign ap_block_state16_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2386 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond8_reg_5129 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp0_iter2_inp1_buf_0_0_s_reg_2608 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_0_1_2_reg_2554 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_10_0_2_reg_1528 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_10_1_2_reg_1474 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_11_0_2_reg_1420 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_11_1_2_reg_1366 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_12_0_2_reg_1312 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_12_1_2_reg_1258 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_13_0_2_reg_1204 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_13_1_2_reg_1150 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_14_0_2_reg_1096 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_14_1_2_reg_1042 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_15_0_2_reg_988 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_15_1_2_reg_934 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_1_0_2_reg_2500 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_1_1_2_reg_2446 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_2_0_2_reg_2392 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_2_1_2_reg_2338 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_3_0_2_reg_2284 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_3_1_2_reg_2230 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_4_0_2_reg_2176 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_4_1_2_reg_2122 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_5_0_2_reg_2068 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_5_1_2_reg_2014 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_6_0_2_reg_1960 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_6_1_2_reg_1906 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_7_0_2_reg_1852 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_7_1_2_reg_1798 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_8_0_2_reg_1744 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_8_1_2_reg_1690 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_9_0_2_reg_1636 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_9_1_2_reg_1582 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_3088_p2 = ((i_reg_560 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond2_fu_3100_p2 = ((indvar_reg_571 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond8_fu_4696_p2 = ((indvar6_reg_3057 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond_fu_3348_p2 = ((k_reg_3046 == 6'd32) ? 1'b1 : 1'b0);

assign i_1_fu_3094_p2 = (i_reg_560 + 2'd1);

assign indvar_next7_fu_4702_p2 = (indvar6_reg_3057 + 6'd1);

assign indvar_next_fu_3106_p2 = (indvar_reg_571 + 6'd1);

assign inp1_buf_0_0_4_fu_3437_p3 = ((tmp_5_fu_3370_p3[0:0] === 1'b1) ? inp1_buf_0_0_5_fu_3391_p3 : inp1_buf_15_1_44_fu_3421_p3);

assign inp1_buf_0_0_5_fu_3391_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_0_0_3_reg_3034 : 32'd0);

assign inp1_buf_0_1_4_fu_3429_p3 = ((tmp_5_fu_3370_p3[0:0] === 1'b1) ? inp1_buf_0_1_5_fu_3383_p3 : inp1_buf_15_1_43_fu_3413_p3);

assign inp1_buf_0_1_5_fu_3383_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_0_1_3_reg_3022);

assign inp1_buf_10_0_4_fu_4267_p3 = ((tmp_17_fu_4200_p3[0:0] === 1'b1) ? inp1_buf_10_0_5_fu_4221_p3 : inp1_buf_15_1_84_fu_4251_p3);

assign inp1_buf_10_0_5_fu_4221_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_10_0_3_reg_2794 : 32'd0);

assign inp1_buf_10_1_4_fu_4259_p3 = ((tmp_17_fu_4200_p3[0:0] === 1'b1) ? inp1_buf_10_1_5_fu_4213_p3 : inp1_buf_15_1_83_fu_4243_p3);

assign inp1_buf_10_1_5_fu_4213_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_10_1_3_reg_2782);

assign inp1_buf_11_0_4_fu_4350_p3 = ((tmp_18_fu_4283_p3[0:0] === 1'b1) ? inp1_buf_11_0_5_fu_4304_p3 : inp1_buf_15_1_88_fu_4334_p3);

assign inp1_buf_11_0_5_fu_4304_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_11_0_3_reg_2770 : 32'd0);

assign inp1_buf_11_1_4_fu_4342_p3 = ((tmp_18_fu_4283_p3[0:0] === 1'b1) ? inp1_buf_11_1_5_fu_4296_p3 : inp1_buf_15_1_87_fu_4326_p3);

assign inp1_buf_11_1_5_fu_4296_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_11_1_3_reg_2758);

assign inp1_buf_12_0_4_fu_4433_p3 = ((tmp_19_fu_4366_p3[0:0] === 1'b1) ? inp1_buf_12_0_5_fu_4387_p3 : inp1_buf_15_1_92_fu_4417_p3);

assign inp1_buf_12_0_5_fu_4387_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_12_0_3_reg_2746 : 32'd0);

assign inp1_buf_12_1_4_fu_4425_p3 = ((tmp_19_fu_4366_p3[0:0] === 1'b1) ? inp1_buf_12_1_5_fu_4379_p3 : inp1_buf_15_1_91_fu_4409_p3);

assign inp1_buf_12_1_5_fu_4379_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_12_1_3_reg_2734);

assign inp1_buf_13_0_4_fu_4516_p3 = ((tmp_20_fu_4449_p3[0:0] === 1'b1) ? inp1_buf_13_0_5_fu_4470_p3 : inp1_buf_15_1_96_fu_4500_p3);

assign inp1_buf_13_0_5_fu_4470_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_13_0_3_reg_2722 : 32'd0);

assign inp1_buf_13_1_4_fu_4508_p3 = ((tmp_20_fu_4449_p3[0:0] === 1'b1) ? inp1_buf_13_1_5_fu_4462_p3 : inp1_buf_15_1_95_fu_4492_p3);

assign inp1_buf_13_1_5_fu_4462_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_13_1_3_reg_2710);

assign inp1_buf_14_0_4_fu_4599_p3 = ((tmp_21_fu_4532_p3[0:0] === 1'b1) ? inp1_buf_14_0_5_fu_4553_p3 : inp1_buf_15_1_100_fu_4583_p3);

assign inp1_buf_14_0_5_fu_4553_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_14_0_3_reg_2698 : 32'd0);

assign inp1_buf_14_1_4_fu_4591_p3 = ((tmp_21_fu_4532_p3[0:0] === 1'b1) ? inp1_buf_14_1_5_fu_4545_p3 : inp1_buf_15_1_99_fu_4575_p3);

assign inp1_buf_14_1_5_fu_4545_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_14_1_3_reg_2686);

assign inp1_buf_15_0_4_fu_4682_p3 = ((tmp_22_fu_4615_p3[0:0] === 1'b1) ? inp1_buf_15_0_5_fu_4636_p3 : inp1_buf_15_1_102_fu_4666_p3);

assign inp1_buf_15_0_5_fu_4636_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_15_0_3_reg_2674 : 32'd0);

assign inp1_buf_15_1_100_fu_4583_p3 = ((tmp_5_13_fu_4540_p2[0:0] === 1'b1) ? inp1_buf_15_1_98_fu_4568_p3 : inp1_buf_14_0_3_reg_2698);

assign inp1_buf_15_1_101_fu_4651_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_15_0_3_reg_2674 : Bound_read_reg_4802);

assign inp1_buf_15_1_102_fu_4666_p3 = ((tmp_5_14_fu_4623_p2[0:0] === 1'b1) ? inp1_buf_15_1_101_fu_4651_p3 : inp1_buf_15_0_3_reg_2674);

assign inp1_buf_15_1_10_fu_3341_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_15_0_1_reg_593 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_11_fu_3320_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_0_1_1_reg_912);

assign inp1_buf_15_1_12_fu_3327_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_0_1_reg_923 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_13_fu_3306_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_1_1_1_reg_890);

assign inp1_buf_15_1_14_fu_3313_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_1_0_1_reg_901 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_15_fu_3292_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_2_1_1_reg_868);

assign inp1_buf_15_1_16_fu_3299_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_2_0_1_reg_879 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_17_fu_3278_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_3_1_1_reg_846);

assign inp1_buf_15_1_18_fu_3285_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_3_0_1_reg_857 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_19_fu_3264_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_4_1_1_reg_824);

assign inp1_buf_15_1_20_fu_3271_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_4_0_1_reg_835 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_21_fu_3250_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_5_1_1_reg_802);

assign inp1_buf_15_1_22_fu_3257_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_5_0_1_reg_813 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_23_fu_3236_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_6_1_1_reg_780);

assign inp1_buf_15_1_24_fu_3243_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_6_0_1_reg_791 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_25_fu_3222_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_7_1_1_reg_758);

assign inp1_buf_15_1_26_fu_3229_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_7_0_1_reg_769 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_27_fu_3208_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_8_1_1_reg_736);

assign inp1_buf_15_1_28_fu_3215_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_8_0_1_reg_747 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_29_fu_3194_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_9_1_1_reg_714);

assign inp1_buf_15_1_30_fu_3201_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_9_0_1_reg_725 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_31_fu_3180_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_10_1_1_reg_692);

assign inp1_buf_15_1_32_fu_3187_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_10_0_1_reg_703 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_33_fu_3166_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_11_1_1_reg_670);

assign inp1_buf_15_1_34_fu_3173_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_11_0_1_reg_681 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_35_fu_3152_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_12_1_1_reg_648);

assign inp1_buf_15_1_36_fu_3159_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_12_0_1_reg_659 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_37_fu_3138_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_13_1_1_reg_626);

assign inp1_buf_15_1_38_fu_3145_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_13_0_1_reg_637 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_39_fu_3124_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_14_1_1_reg_604);

assign inp1_buf_15_1_40_fu_3131_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_14_0_1_reg_615 : inp1_buf_0_1_7_reg_4924);

assign inp1_buf_15_1_41_fu_3399_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_0_1_3_reg_3022);

assign inp1_buf_15_1_42_fu_3406_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_0_0_3_reg_3034 : Bound_read_reg_4802);

assign inp1_buf_15_1_43_fu_3413_p3 = ((tmp_s_fu_3378_p2[0:0] === 1'b1) ? inp1_buf_15_1_41_fu_3399_p3 : inp1_buf_0_1_3_reg_3022);

assign inp1_buf_15_1_44_fu_3421_p3 = ((tmp_s_fu_3378_p2[0:0] === 1'b1) ? inp1_buf_15_1_42_fu_3406_p3 : inp1_buf_0_0_3_reg_3034);

assign inp1_buf_15_1_45_fu_3482_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_1_1_3_reg_2998);

assign inp1_buf_15_1_46_fu_3489_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_1_0_3_reg_3010 : Bound_read_reg_4802);

assign inp1_buf_15_1_47_fu_3496_p3 = ((tmp_5_1_fu_3461_p2[0:0] === 1'b1) ? inp1_buf_15_1_45_fu_3482_p3 : inp1_buf_1_1_3_reg_2998);

assign inp1_buf_15_1_48_fu_3504_p3 = ((tmp_5_1_fu_3461_p2[0:0] === 1'b1) ? inp1_buf_15_1_46_fu_3489_p3 : inp1_buf_1_0_3_reg_3010);

assign inp1_buf_15_1_49_fu_3565_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_2_1_3_reg_2974);

assign inp1_buf_15_1_4_fu_4674_p3 = ((tmp_22_fu_4615_p3[0:0] === 1'b1) ? inp1_buf_15_1_5_fu_4628_p3 : inp1_buf_15_1_6_fu_4658_p3);

assign inp1_buf_15_1_50_fu_3572_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_2_0_3_reg_2986 : Bound_read_reg_4802);

assign inp1_buf_15_1_51_fu_3579_p3 = ((tmp_5_2_fu_3544_p2[0:0] === 1'b1) ? inp1_buf_15_1_49_fu_3565_p3 : inp1_buf_2_1_3_reg_2974);

assign inp1_buf_15_1_52_fu_3587_p3 = ((tmp_5_2_fu_3544_p2[0:0] === 1'b1) ? inp1_buf_15_1_50_fu_3572_p3 : inp1_buf_2_0_3_reg_2986);

assign inp1_buf_15_1_53_fu_3648_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_3_1_3_reg_2950);

assign inp1_buf_15_1_54_fu_3655_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_3_0_3_reg_2962 : Bound_read_reg_4802);

assign inp1_buf_15_1_55_fu_3662_p3 = ((tmp_5_3_fu_3627_p2[0:0] === 1'b1) ? inp1_buf_15_1_53_fu_3648_p3 : inp1_buf_3_1_3_reg_2950);

assign inp1_buf_15_1_56_fu_3670_p3 = ((tmp_5_3_fu_3627_p2[0:0] === 1'b1) ? inp1_buf_15_1_54_fu_3655_p3 : inp1_buf_3_0_3_reg_2962);

assign inp1_buf_15_1_57_fu_3731_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_4_1_3_reg_2926);

assign inp1_buf_15_1_58_fu_3738_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_4_0_3_reg_2938 : Bound_read_reg_4802);

assign inp1_buf_15_1_59_fu_3745_p3 = ((tmp_5_4_fu_3710_p2[0:0] === 1'b1) ? inp1_buf_15_1_57_fu_3731_p3 : inp1_buf_4_1_3_reg_2926);

assign inp1_buf_15_1_5_fu_4628_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_15_1_3_reg_2662);

assign inp1_buf_15_1_60_fu_3753_p3 = ((tmp_5_4_fu_3710_p2[0:0] === 1'b1) ? inp1_buf_15_1_58_fu_3738_p3 : inp1_buf_4_0_3_reg_2938);

assign inp1_buf_15_1_61_fu_3814_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_5_1_3_reg_2902);

assign inp1_buf_15_1_62_fu_3821_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_5_0_3_reg_2914 : Bound_read_reg_4802);

assign inp1_buf_15_1_63_fu_3828_p3 = ((tmp_5_5_fu_3793_p2[0:0] === 1'b1) ? inp1_buf_15_1_61_fu_3814_p3 : inp1_buf_5_1_3_reg_2902);

assign inp1_buf_15_1_64_fu_3836_p3 = ((tmp_5_5_fu_3793_p2[0:0] === 1'b1) ? inp1_buf_15_1_62_fu_3821_p3 : inp1_buf_5_0_3_reg_2914);

assign inp1_buf_15_1_65_fu_3897_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_6_1_3_reg_2878);

assign inp1_buf_15_1_66_fu_3904_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_6_0_3_reg_2890 : Bound_read_reg_4802);

assign inp1_buf_15_1_67_fu_3911_p3 = ((tmp_5_6_fu_3876_p2[0:0] === 1'b1) ? inp1_buf_15_1_65_fu_3897_p3 : inp1_buf_6_1_3_reg_2878);

assign inp1_buf_15_1_68_fu_3919_p3 = ((tmp_5_6_fu_3876_p2[0:0] === 1'b1) ? inp1_buf_15_1_66_fu_3904_p3 : inp1_buf_6_0_3_reg_2890);

assign inp1_buf_15_1_69_fu_3980_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_7_1_3_reg_2854);

assign inp1_buf_15_1_6_fu_4658_p3 = ((tmp_5_14_fu_4623_p2[0:0] === 1'b1) ? inp1_buf_15_1_7_fu_4644_p3 : inp1_buf_15_1_3_reg_2662);

assign inp1_buf_15_1_70_fu_3987_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_7_0_3_reg_2866 : Bound_read_reg_4802);

assign inp1_buf_15_1_71_fu_3994_p3 = ((tmp_5_7_fu_3959_p2[0:0] === 1'b1) ? inp1_buf_15_1_69_fu_3980_p3 : inp1_buf_7_1_3_reg_2854);

assign inp1_buf_15_1_72_fu_4002_p3 = ((tmp_5_7_fu_3959_p2[0:0] === 1'b1) ? inp1_buf_15_1_70_fu_3987_p3 : inp1_buf_7_0_3_reg_2866);

assign inp1_buf_15_1_73_fu_4063_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_8_1_3_reg_2830);

assign inp1_buf_15_1_74_fu_4070_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_8_0_3_reg_2842 : Bound_read_reg_4802);

assign inp1_buf_15_1_75_fu_4077_p3 = ((tmp_5_8_fu_4042_p2[0:0] === 1'b1) ? inp1_buf_15_1_73_fu_4063_p3 : inp1_buf_8_1_3_reg_2830);

assign inp1_buf_15_1_76_fu_4085_p3 = ((tmp_5_8_fu_4042_p2[0:0] === 1'b1) ? inp1_buf_15_1_74_fu_4070_p3 : inp1_buf_8_0_3_reg_2842);

assign inp1_buf_15_1_77_fu_4146_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_9_1_3_reg_2806);

assign inp1_buf_15_1_78_fu_4153_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_9_0_3_reg_2818 : Bound_read_reg_4802);

assign inp1_buf_15_1_79_fu_4160_p3 = ((tmp_5_9_fu_4125_p2[0:0] === 1'b1) ? inp1_buf_15_1_77_fu_4146_p3 : inp1_buf_9_1_3_reg_2806);

assign inp1_buf_15_1_7_fu_4644_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_15_1_3_reg_2662);

assign inp1_buf_15_1_80_fu_4168_p3 = ((tmp_5_9_fu_4125_p2[0:0] === 1'b1) ? inp1_buf_15_1_78_fu_4153_p3 : inp1_buf_9_0_3_reg_2818);

assign inp1_buf_15_1_81_fu_4229_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_10_1_3_reg_2782);

assign inp1_buf_15_1_82_fu_4236_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_10_0_3_reg_2794 : Bound_read_reg_4802);

assign inp1_buf_15_1_83_fu_4243_p3 = ((tmp_5_s_fu_4208_p2[0:0] === 1'b1) ? inp1_buf_15_1_81_fu_4229_p3 : inp1_buf_10_1_3_reg_2782);

assign inp1_buf_15_1_84_fu_4251_p3 = ((tmp_5_s_fu_4208_p2[0:0] === 1'b1) ? inp1_buf_15_1_82_fu_4236_p3 : inp1_buf_10_0_3_reg_2794);

assign inp1_buf_15_1_85_fu_4312_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_11_1_3_reg_2758);

assign inp1_buf_15_1_86_fu_4319_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_11_0_3_reg_2770 : Bound_read_reg_4802);

assign inp1_buf_15_1_87_fu_4326_p3 = ((tmp_5_10_fu_4291_p2[0:0] === 1'b1) ? inp1_buf_15_1_85_fu_4312_p3 : inp1_buf_11_1_3_reg_2758);

assign inp1_buf_15_1_88_fu_4334_p3 = ((tmp_5_10_fu_4291_p2[0:0] === 1'b1) ? inp1_buf_15_1_86_fu_4319_p3 : inp1_buf_11_0_3_reg_2770);

assign inp1_buf_15_1_89_fu_4395_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_12_1_3_reg_2734);

assign inp1_buf_15_1_8_fu_3334_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4888[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4924 : inp1_buf_15_1_1_reg_582);

assign inp1_buf_15_1_90_fu_4402_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_12_0_3_reg_2746 : Bound_read_reg_4802);

assign inp1_buf_15_1_91_fu_4409_p3 = ((tmp_5_11_fu_4374_p2[0:0] === 1'b1) ? inp1_buf_15_1_89_fu_4395_p3 : inp1_buf_12_1_3_reg_2734);

assign inp1_buf_15_1_92_fu_4417_p3 = ((tmp_5_11_fu_4374_p2[0:0] === 1'b1) ? inp1_buf_15_1_90_fu_4402_p3 : inp1_buf_12_0_3_reg_2746);

assign inp1_buf_15_1_93_fu_4478_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_13_1_3_reg_2710);

assign inp1_buf_15_1_94_fu_4485_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_13_0_3_reg_2722 : Bound_read_reg_4802);

assign inp1_buf_15_1_95_fu_4492_p3 = ((tmp_5_12_fu_4457_p2[0:0] === 1'b1) ? inp1_buf_15_1_93_fu_4478_p3 : inp1_buf_13_1_3_reg_2710);

assign inp1_buf_15_1_96_fu_4500_p3 = ((tmp_5_12_fu_4457_p2[0:0] === 1'b1) ? inp1_buf_15_1_94_fu_4485_p3 : inp1_buf_13_0_3_reg_2722);

assign inp1_buf_15_1_97_fu_4561_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? Bound_read_reg_4802 : inp1_buf_14_1_3_reg_2686);

assign inp1_buf_15_1_98_fu_4568_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_14_0_3_reg_2698 : Bound_read_reg_4802);

assign inp1_buf_15_1_99_fu_4575_p3 = ((tmp_5_13_fu_4540_p2[0:0] === 1'b1) ? inp1_buf_15_1_97_fu_4561_p3 : inp1_buf_14_1_3_reg_2686);

assign inp1_buf_1_0_4_fu_3520_p3 = ((tmp_6_fu_3453_p3[0:0] === 1'b1) ? inp1_buf_1_0_5_fu_3474_p3 : inp1_buf_15_1_48_fu_3504_p3);

assign inp1_buf_1_0_5_fu_3474_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_1_0_3_reg_3010 : 32'd0);

assign inp1_buf_1_1_4_fu_3512_p3 = ((tmp_6_fu_3453_p3[0:0] === 1'b1) ? inp1_buf_1_1_5_fu_3466_p3 : inp1_buf_15_1_47_fu_3496_p3);

assign inp1_buf_1_1_5_fu_3466_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_1_1_3_reg_2998);

assign inp1_buf_2_0_4_fu_3603_p3 = ((tmp_8_fu_3536_p3[0:0] === 1'b1) ? inp1_buf_2_0_5_fu_3557_p3 : inp1_buf_15_1_52_fu_3587_p3);

assign inp1_buf_2_0_5_fu_3557_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_2_0_3_reg_2986 : 32'd0);

assign inp1_buf_2_1_4_fu_3595_p3 = ((tmp_8_fu_3536_p3[0:0] === 1'b1) ? inp1_buf_2_1_5_fu_3549_p3 : inp1_buf_15_1_51_fu_3579_p3);

assign inp1_buf_2_1_5_fu_3549_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_2_1_3_reg_2974);

assign inp1_buf_3_0_4_fu_3686_p3 = ((tmp_10_fu_3619_p3[0:0] === 1'b1) ? inp1_buf_3_0_5_fu_3640_p3 : inp1_buf_15_1_56_fu_3670_p3);

assign inp1_buf_3_0_5_fu_3640_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_3_0_3_reg_2962 : 32'd0);

assign inp1_buf_3_1_4_fu_3678_p3 = ((tmp_10_fu_3619_p3[0:0] === 1'b1) ? inp1_buf_3_1_5_fu_3632_p3 : inp1_buf_15_1_55_fu_3662_p3);

assign inp1_buf_3_1_5_fu_3632_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_3_1_3_reg_2950);

assign inp1_buf_4_0_4_fu_3769_p3 = ((tmp_11_fu_3702_p3[0:0] === 1'b1) ? inp1_buf_4_0_5_fu_3723_p3 : inp1_buf_15_1_60_fu_3753_p3);

assign inp1_buf_4_0_5_fu_3723_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_4_0_3_reg_2938 : 32'd0);

assign inp1_buf_4_1_4_fu_3761_p3 = ((tmp_11_fu_3702_p3[0:0] === 1'b1) ? inp1_buf_4_1_5_fu_3715_p3 : inp1_buf_15_1_59_fu_3745_p3);

assign inp1_buf_4_1_5_fu_3715_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_4_1_3_reg_2926);

assign inp1_buf_5_0_4_fu_3852_p3 = ((tmp_12_fu_3785_p3[0:0] === 1'b1) ? inp1_buf_5_0_5_fu_3806_p3 : inp1_buf_15_1_64_fu_3836_p3);

assign inp1_buf_5_0_5_fu_3806_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_5_0_3_reg_2914 : 32'd0);

assign inp1_buf_5_1_4_fu_3844_p3 = ((tmp_12_fu_3785_p3[0:0] === 1'b1) ? inp1_buf_5_1_5_fu_3798_p3 : inp1_buf_15_1_63_fu_3828_p3);

assign inp1_buf_5_1_5_fu_3798_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_5_1_3_reg_2902);

assign inp1_buf_6_0_4_fu_3935_p3 = ((tmp_13_fu_3868_p3[0:0] === 1'b1) ? inp1_buf_6_0_5_fu_3889_p3 : inp1_buf_15_1_68_fu_3919_p3);

assign inp1_buf_6_0_5_fu_3889_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_6_0_3_reg_2890 : 32'd0);

assign inp1_buf_6_1_4_fu_3927_p3 = ((tmp_13_fu_3868_p3[0:0] === 1'b1) ? inp1_buf_6_1_5_fu_3881_p3 : inp1_buf_15_1_67_fu_3911_p3);

assign inp1_buf_6_1_5_fu_3881_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_6_1_3_reg_2878);

assign inp1_buf_7_0_4_fu_4018_p3 = ((tmp_14_fu_3951_p3[0:0] === 1'b1) ? inp1_buf_7_0_5_fu_3972_p3 : inp1_buf_15_1_72_fu_4002_p3);

assign inp1_buf_7_0_5_fu_3972_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_7_0_3_reg_2866 : 32'd0);

assign inp1_buf_7_1_4_fu_4010_p3 = ((tmp_14_fu_3951_p3[0:0] === 1'b1) ? inp1_buf_7_1_5_fu_3964_p3 : inp1_buf_15_1_71_fu_3994_p3);

assign inp1_buf_7_1_5_fu_3964_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_7_1_3_reg_2854);

assign inp1_buf_8_0_4_fu_4101_p3 = ((tmp_15_fu_4034_p3[0:0] === 1'b1) ? inp1_buf_8_0_5_fu_4055_p3 : inp1_buf_15_1_76_fu_4085_p3);

assign inp1_buf_8_0_5_fu_4055_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_8_0_3_reg_2842 : 32'd0);

assign inp1_buf_8_1_4_fu_4093_p3 = ((tmp_15_fu_4034_p3[0:0] === 1'b1) ? inp1_buf_8_1_5_fu_4047_p3 : inp1_buf_15_1_75_fu_4077_p3);

assign inp1_buf_8_1_5_fu_4047_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_8_1_3_reg_2830);

assign inp1_buf_9_0_4_fu_4184_p3 = ((tmp_16_fu_4117_p3[0:0] === 1'b1) ? inp1_buf_9_0_5_fu_4138_p3 : inp1_buf_15_1_80_fu_4168_p3);

assign inp1_buf_9_0_5_fu_4138_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_9_0_3_reg_2818 : 32'd0);

assign inp1_buf_9_1_4_fu_4176_p3 = ((tmp_16_fu_4117_p3[0:0] === 1'b1) ? inp1_buf_9_1_5_fu_4130_p3 : inp1_buf_15_1_79_fu_4160_p3);

assign inp1_buf_9_1_5_fu_4130_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_9_1_3_reg_2806);

assign inp1_buf_load_0_phi_fu_3362_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_0_1_3_reg_3022 : inp1_buf_0_0_3_reg_3034);

assign inp1_buf_load_10_phi_fu_4192_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_10_1_3_reg_2782 : inp1_buf_10_0_3_reg_2794);

assign inp1_buf_load_11_phi_fu_4275_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_11_1_3_reg_2758 : inp1_buf_11_0_3_reg_2770);

assign inp1_buf_load_12_phi_fu_4358_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_12_1_3_reg_2734 : inp1_buf_12_0_3_reg_2746);

assign inp1_buf_load_13_phi_fu_4441_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_13_1_3_reg_2710 : inp1_buf_13_0_3_reg_2722);

assign inp1_buf_load_14_phi_fu_4524_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_14_1_3_reg_2686 : inp1_buf_14_0_3_reg_2698);

assign inp1_buf_load_15_phi_fu_4607_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_15_1_3_reg_2662 : inp1_buf_15_0_3_reg_2674);

assign inp1_buf_load_17_phi_fu_3445_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_1_1_3_reg_2998 : inp1_buf_1_0_3_reg_3010);

assign inp1_buf_load_2_phi_fu_3528_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_2_1_3_reg_2974 : inp1_buf_2_0_3_reg_2986);

assign inp1_buf_load_3_phi_fu_3611_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_3_1_3_reg_2950 : inp1_buf_3_0_3_reg_2962);

assign inp1_buf_load_4_phi_fu_3694_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_4_1_3_reg_2926 : inp1_buf_4_0_3_reg_2938);

assign inp1_buf_load_5_phi_fu_3777_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_5_1_3_reg_2902 : inp1_buf_5_0_3_reg_2914);

assign inp1_buf_load_6_phi_fu_3860_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_6_1_3_reg_2878 : inp1_buf_6_0_3_reg_2890);

assign inp1_buf_load_7_phi_fu_3943_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_7_1_3_reg_2854 : inp1_buf_7_0_3_reg_2866);

assign inp1_buf_load_8_phi_fu_4026_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_8_1_3_reg_2830 : inp1_buf_8_0_3_reg_2842);

assign inp1_buf_load_9_phi_fu_4109_p3 = ((tmp_4_fu_3354_p3[0:0] === 1'b1) ? inp1_buf_9_1_3_reg_2806 : inp1_buf_9_0_3_reg_2818);

assign k_1_s_fu_4690_p2 = (k_reg_3046 + 6'd16);

assign tmp_10_fu_3619_p3 = inp1_buf_load_3_phi_fu_3611_p3[32'd31];

assign tmp_11_fu_3702_p3 = inp1_buf_load_4_phi_fu_3694_p3[32'd31];

assign tmp_12_fu_3785_p3 = inp1_buf_load_5_phi_fu_3777_p3[32'd31];

assign tmp_13_fu_3868_p3 = inp1_buf_load_6_phi_fu_3860_p3[32'd31];

assign tmp_14_fu_3951_p3 = inp1_buf_load_7_phi_fu_3943_p3[32'd31];

assign tmp_15_fu_4034_p3 = inp1_buf_load_8_phi_fu_4026_p3[32'd31];

assign tmp_16_fu_4117_p3 = inp1_buf_load_9_phi_fu_4109_p3[32'd31];

assign tmp_17_fu_4200_p3 = inp1_buf_load_10_phi_fu_4192_p3[32'd31];

assign tmp_18_fu_4283_p3 = inp1_buf_load_11_phi_fu_4275_p3[32'd31];

assign tmp_19_fu_4366_p3 = inp1_buf_load_12_phi_fu_4358_p3[32'd31];

assign tmp_1_fu_3112_p1 = indvar_reg_571[3:0];

assign tmp_20_fu_4449_p3 = inp1_buf_load_13_phi_fu_4441_p3[32'd31];

assign tmp_21_fu_4532_p3 = inp1_buf_load_14_phi_fu_4524_p3[32'd31];

assign tmp_22_fu_4615_p3 = inp1_buf_load_15_phi_fu_4607_p3[32'd31];

assign tmp_23_fu_4708_p1 = indvar6_reg_3057[3:0];

assign tmp_24_fu_4712_p3 = indvar6_reg_3057[32'd4];

assign tmp_3_fu_4732_p33 = tmp_7_fu_4720_p3;

assign tmp_4_fu_3354_p3 = k_reg_3046[32'd4];

assign tmp_5_10_fu_4291_p2 = (($signed(inp1_buf_load_11_phi_fu_4275_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_11_fu_4374_p2 = (($signed(inp1_buf_load_12_phi_fu_4358_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_12_fu_4457_p2 = (($signed(inp1_buf_load_13_phi_fu_4441_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_13_fu_4540_p2 = (($signed(inp1_buf_load_14_phi_fu_4524_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_14_fu_4623_p2 = (($signed(inp1_buf_load_15_phi_fu_4607_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_1_fu_3461_p2 = (($signed(inp1_buf_load_17_phi_fu_3445_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_2_fu_3544_p2 = (($signed(inp1_buf_load_2_phi_fu_3528_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_3_fu_3627_p2 = (($signed(inp1_buf_load_3_phi_fu_3611_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_4_fu_3710_p2 = (($signed(inp1_buf_load_4_phi_fu_3694_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_5_fu_3793_p2 = (($signed(inp1_buf_load_5_phi_fu_3777_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_6_fu_3876_p2 = (($signed(inp1_buf_load_6_phi_fu_3860_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_7_fu_3959_p2 = (($signed(inp1_buf_load_7_phi_fu_3943_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_8_fu_4042_p2 = (($signed(inp1_buf_load_8_phi_fu_4026_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_9_fu_4125_p2 = (($signed(inp1_buf_load_9_phi_fu_4109_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_5_fu_3370_p3 = inp1_buf_load_0_phi_fu_3362_p3[32'd31];

assign tmp_5_s_fu_4208_p2 = (($signed(inp1_buf_load_10_phi_fu_4192_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

assign tmp_6_fu_3453_p3 = inp1_buf_load_17_phi_fu_3445_p3[32'd31];

assign tmp_7_fu_4720_p3 = {{tmp_23_fu_4708_p1}, {tmp_24_fu_4712_p3}};

assign tmp_8_fu_3536_p3 = inp1_buf_load_2_phi_fu_3528_p3[32'd31];

assign tmp_fu_3078_p1 = matrix1_reg_4854;

assign tmp_s_fu_3378_p2 = (($signed(inp1_buf_load_0_phi_fu_3362_p3) > $signed(Bound_read_reg_4802)) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    BUS_DST_addr_reg_4859[31:30] <= 2'b00;
end

endmodule //BoundIDctMatrix
