Usage:

# To print the topology
python print_hierarchy.py <input_rdl_file>

# To generate the SystemVerilog header collateral
python svh_parser.py <input_rdl_file1> <input_rdl_file2> ...
ex: python svh_parser.py tru_cfg.rdl
